{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745745789173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745745789173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 04:23:09 2025 " "Processing started: Sun Apr 27 04:23:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745745789173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745789173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745789173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745745789533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745745789533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_resize/resized_img.v 1 1 " "Found 1 design units, including 1 entities, in source file img_resize/resized_img.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESIZED_IMG " "Found entity 1: RESIZED_IMG" {  } { { "img_resize/RESIZED_IMG.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/RESIZED_IMG.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ image_resize.sv(30) " "Verilog HDL Declaration information at image_resize.sv(30): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745745794212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE image_resize.sv(33) " "Verilog HDL Declaration information at image_resize.sv(33): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745745794212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_resize/image_resize.sv 1 1 " "Found 1 design units, including 1 entities, in source file img_resize/image_resize.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_resize " "Found entity 1: image_resize" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart/uart_tx.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/uart/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart/uart_rx.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/uart/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745745794353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_camera.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_camera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_CAMERA " "Found entity 1: DE1_SoC_CAMERA" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_CAMERA " "Elaborating entity \"DE1_SoC_CAMERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745745794603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 de1_soc_camera.sv(417) " "Verilog HDL assignment warning at de1_soc_camera.sv(417): truncated value with size 16 to match size of target (10)" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_camera.sv(41) " "Output port \"ADC_DIN\" at de1_soc_camera.sv(41) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_camera.sv(43) " "Output port \"ADC_SCLK\" at de1_soc_camera.sv(43) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_camera.sv(49) " "Output port \"AUD_DACDAT\" at de1_soc_camera.sv(49) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_camera.sv(51) " "Output port \"AUD_XCK\" at de1_soc_camera.sv(51) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_camera.sv(79) " "Output port \"FAN_CTRL\" at de1_soc_camera.sv(79) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_camera.sv(82) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_camera.sv(82) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_camera.sv(164) " "Output port \"IRDA_TXD\" at de1_soc_camera.sv(164) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_camera.sv(185) " "Output port \"TD_RESET_N\" at de1_soc_camera.sv(185) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 "|DE1_SoC_CAMERA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "de1_soc_camera.sv" "u2" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "de1_soc_camera.sv" "u3" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(164) " "Verilog HDL or VHDL warning at CCD_Capture.v(164): object \"ifval_fedge\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/CCD_Capture.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745745794642 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(165) " "Verilog HDL or VHDL warning at CCD_Capture.v(165): object \"y_cnt_d\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/CCD_Capture.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745745794642 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(125) " "Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/CCD_Capture.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794642 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(129) " "Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/CCD_Capture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794642 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(185) " "Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/CCD_Capture.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794642 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "de1_soc_camera.sv" "u4" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mCCD_R RAW2RGB.v(69) " "Verilog HDL or VHDL warning at RAW2RGB.v(69): object \"mCCD_R\" assigned a value but never read" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/RAW2RGB.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745745794667 "|DE1_SoC_CAMERA|RAW2RGB:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mCCD_G RAW2RGB.v(70) " "Verilog HDL or VHDL warning at RAW2RGB.v(70): object \"mCCD_G\" assigned a value but never read" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/RAW2RGB.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745745794667 "|DE1_SoC_CAMERA|RAW2RGB:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mCCD_B RAW2RGB.v(71) " "Verilog HDL or VHDL warning at RAW2RGB.v(71): object \"mCCD_B\" assigned a value but never read" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/RAW2RGB.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745745794667 "|DE1_SoC_CAMERA|RAW2RGB:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RAW2RGB.v(108) " "Verilog HDL assignment warning at RAW2RGB.v(108): truncated value with size 32 to match size of target (12)" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/RAW2RGB.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794667 "|DE1_SoC_CAMERA|RAW2RGB:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer1 RAW2RGB:u4\|Line_Buffer1:u0 " "Elaborating entity \"Line_Buffer1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\"" {  } { { "v/RAW2RGB.v" "u0" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/RAW2RGB.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer1.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/Line_Buffer1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/Line_Buffer1.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794737 ""}  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/Line_Buffer1.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745745794737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lv51 " "Found entity 1: shift_taps_lv51" {  } { { "db/shift_taps_lv51.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/shift_taps_lv51.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_lv51 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated " "Elaborating entity \"shift_taps_lv51\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jug1 " "Found entity 1: altsyncram_jug1" {  } { { "db/altsyncram_jug1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_jug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jug1 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2 " "Elaborating entity \"altsyncram_jug1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2\"" {  } { { "db/shift_taps_lv51.tdf" "altsyncram2" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/shift_taps_lv51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/cntr_7of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_lv51.tdf" "cntr1" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/shift_taps_lv51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745794841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4 " "Elaborating entity \"cmpr_qac\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/cntr_7of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u5 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u5\"" {  } { { "de1_soc_camera.sv" "u5" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u5\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_6.v" "u0" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/SEG7_LUT_6.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "de1_soc_camera.sv" "u6" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0002 sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst " "Elaborating entity \"sdram_pll_0002\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\"" {  } { { "v/sdram_pll.v" "sdram_pll_inst" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/sdram_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "altera_pll_i" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794888 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745745794913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 25.000000 MHz " "Parameter \"output_clock_frequency3\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745794913 ""}  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745745794913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "de1_soc_camera.sv" "u7" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794932 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745794933 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794935 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794935 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794935 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794935 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794942 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794942 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745794942 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745794942 "|DE1_SoC_CAMERA|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745794942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795095 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745745795095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ngp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ngp1 " "Found entity 1: dcfifo_ngp1" {  } { { "db/dcfifo_ngp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ngp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated " "Elaborating entity \"dcfifo_ngp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g1p" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "wrptr_g1p" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d1 " "Found entity 1: altsyncram_86d1" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86d1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram " "Elaborating entity \"altsyncram_86d1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram\"" {  } { { "db/dcfifo_ngp1.tdf" "fifo_ram" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_brp" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_dgwp" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_ngp1.tdf" "ws_dgrp" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_ngp1.tdf" "rdempty_eq_comp" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ngp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795622 ""}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745745795622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ahp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ahp1 " "Found entity 1: dcfifo_ahp1" {  } { { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ahp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated " "Elaborating entity \"dcfifo_ahp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ahp1.tdf" "rs_dgwp" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe5" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ahp1.tdf" "ws_dgrp" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745795714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe8" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "de1_soc_camera.sv" "u8" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(126) " "Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_CCD_Config.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795892 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(127) " "Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_CCD_Config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795892 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(149) " "Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_CCD_Config.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795892 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(154) " "Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_CCD_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(179) " "Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_CCD_Config.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(229) " "Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_CCD_Config.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "v/I2C_CCD_Config.v" "u0" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_CCD_Config.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "de1_soc_camera.sv" "u1" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(121) " "Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/VGA_Controller.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(124) " "Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/VGA_Controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(127) " "Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/VGA_Controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(184) " "Verilog HDL assignment warning at VGA_Controller.v(184): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/VGA_Controller.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(210) " "Verilog HDL assignment warning at VGA_Controller.v(210): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/v/VGA_Controller.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "de1_soc_camera.sv" "uart_rx_inst" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "de1_soc_camera.sv" "uart_tx_inst" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(37) " "Verilog HDL assignment warning at uart_tx.sv(37): truncated value with size 32 to match size of target (12)" {  } { { "uart/uart_tx.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/uart/uart_tx.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795902 "|DE1_SoC_CAMERA|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(46) " "Verilog HDL assignment warning at uart_tx.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "uart/uart_tx.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/uart/uart_tx.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795902 "|DE1_SoC_CAMERA|uart_tx:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_resize image_resize:u12 " "Elaborating entity \"image_resize\" for hierarchy \"image_resize:u12\"" {  } { { "de1_soc_camera.sv" "u12" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doneResize image_resize.sv(34) " "Verilog HDL or VHDL warning at image_resize.sv(34): object \"doneResize\" assigned a value but never read" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setPixel image_resize.sv(38) " "Verilog HDL or VHDL warning at image_resize.sv(38): object \"setPixel\" assigned a value but never read" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_resize.sv(68) " "Verilog HDL assignment warning at image_resize.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 image_resize.sv(110) " "Verilog HDL assignment warning at image_resize.sv(110): truncated value with size 32 to match size of target (23)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 image_resize.sv(111) " "Verilog HDL assignment warning at image_resize.sv(111): truncated value with size 32 to match size of target (23)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 image_resize.sv(112) " "Verilog HDL assignment warning at image_resize.sv(112): truncated value with size 32 to match size of target (23)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 image_resize.sv(116) " "Verilog HDL assignment warning at image_resize.sv(116): truncated value with size 32 to match size of target (23)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 image_resize.sv(117) " "Verilog HDL assignment warning at image_resize.sv(117): truncated value with size 32 to match size of target (23)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 image_resize.sv(120) " "Verilog HDL assignment warning at image_resize.sv(120): truncated value with size 32 to match size of target (23)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 image_resize.sv(121) " "Verilog HDL assignment warning at image_resize.sv(121): truncated value with size 32 to match size of target (23)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 image_resize.sv(125) " "Verilog HDL assignment warning at image_resize.sv(125): truncated value with size 32 to match size of target (23)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currBaseAddrV image_resize.sv(108) " "Verilog HDL Always Construct warning at image_resize.sv(108): inferring latch(es) for variable \"currBaseAddrV\", which holds its previous value in one or more paths through the always construct" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currBaseAddrV\[0\] image_resize.sv(108) " "Inferred latch for \"currBaseAddrV\[0\]\" at image_resize.sv(108)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currBaseAddrV\[1\] image_resize.sv(108) " "Inferred latch for \"currBaseAddrV\[1\]\" at image_resize.sv(108)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currBaseAddrV\[2\] image_resize.sv(108) " "Inferred latch for \"currBaseAddrV\[2\]\" at image_resize.sv(108)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currBaseAddrV\[3\] image_resize.sv(108) " "Inferred latch for \"currBaseAddrV\[3\]\" at image_resize.sv(108)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currBaseAddrV\[4\] image_resize.sv(108) " "Inferred latch for \"currBaseAddrV\[4\]\" at image_resize.sv(108)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currBaseAddrV\[5\] image_resize.sv(108) " "Inferred latch for \"currBaseAddrV\[5\]\" at image_resize.sv(108)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currBaseAddrV\[6\] image_resize.sv(108) " "Inferred latch for \"currBaseAddrV\[6\]\" at image_resize.sv(108)" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 "|DE1_SoC_CAMERA|image_resize:u12"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pixelsResize " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pixelsResize\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESIZED_IMG RESIZED_IMG:u100 " "Elaborating entity \"RESIZED_IMG\" for hierarchy \"RESIZED_IMG:u100\"" {  } { { "de1_soc_camera.sv" "u100" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RESIZED_IMG:u100\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RESIZED_IMG:u100\|altsyncram:altsyncram_component\"" {  } { { "img_resize/RESIZED_IMG.v" "altsyncram_component" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/RESIZED_IMG.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RESIZED_IMG:u100\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RESIZED_IMG:u100\|altsyncram:altsyncram_component\"" {  } { { "img_resize/RESIZED_IMG.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/RESIZED_IMG.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745795983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RESIZED_IMG:u100\|altsyncram:altsyncram_component " "Instantiated megafunction \"RESIZED_IMG:u100\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745795983 ""}  } { { "img_resize/RESIZED_IMG.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/RESIZED_IMG.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745745795983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aem1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aem1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aem1 " "Found entity 1: altsyncram_aem1" {  } { { "db/altsyncram_aem1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_aem1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745796015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745796015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aem1 RESIZED_IMG:u100\|altsyncram:altsyncram_component\|altsyncram_aem1:auto_generated " "Elaborating entity \"altsyncram_aem1\" for hierarchy \"RESIZED_IMG:u100\|altsyncram:altsyncram_component\|altsyncram_aem1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745796015 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 425 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 457 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 489 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 521 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 41 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 73 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 105 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 137 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 425 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 457 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 489 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/altsyncram_86d1.tdf" 521 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796182 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1745745796182 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1745745796182 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_resize:u12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_resize:u12\|Div0\"" {  } { { "img_resize/image_resize.sv" "Div0" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745796705 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745745796705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_resize:u12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"image_resize:u12\|lpm_divide:Div0\"" {  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745796752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_resize:u12\|lpm_divide:Div0 " "Instantiated megafunction \"image_resize:u12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745796760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745796760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745796760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745796760 ""}  } { { "img_resize/image_resize.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/img_resize/image_resize.sv" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745745796760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qbm " "Found entity 1: lpm_divide_qbm" {  } { { "db/lpm_divide_qbm.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/lpm_divide_qbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745796783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745796783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745796812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745796812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_60f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_60f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_60f " "Found entity 1: alt_u_div_60f" {  } { { "db/alt_u_div_60f.tdf" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/db/alt_u_div_60f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745745796842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745796842 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745745796992 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745745797015 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1745745797015 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 173 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1745745797015 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1745745797015 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745745797027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745745797027 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[0\] Sdram_Control:u7\|rRD2_ADDR\[0\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[0\]~1 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[0\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[0\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[0\]~1\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[8\] Sdram_Control:u7\|rRD2_ADDR\[8\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[8\]~5 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[8\]~5\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[8\] Sdram_Control:u7\|rRD1_ADDR\[8\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[1\] Sdram_Control:u7\|rRD2_ADDR\[1\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[1\]~9 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[1\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[1\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[1\]~9\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[9\] Sdram_Control:u7\|rRD2_ADDR\[9\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[9\]~13 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[9\]~13\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[9\] Sdram_Control:u7\|rRD1_ADDR\[9\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[9\]~5 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[9\]~5\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[2\] Sdram_Control:u7\|rRD2_ADDR\[2\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[2\]~17 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[2\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[2\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[2\]~17\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[2\] Sdram_Control:u7\|rRD1_ADDR\[2\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[2\]~9 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[2\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[2\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[2\]~9\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[10\] Sdram_Control:u7\|rRD2_ADDR\[10\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[10\]~21 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[10\]~21\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[10\] Sdram_Control:u7\|rRD1_ADDR\[10\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[10\]~13 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[10\]~13\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[3\] Sdram_Control:u7\|rRD2_ADDR\[3\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[3\]~25 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[3\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[3\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[3\]~25\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[3\] Sdram_Control:u7\|rRD1_ADDR\[3\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[3\]~17 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[3\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[3\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[3\]~17\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[11\] Sdram_Control:u7\|rRD2_ADDR\[11\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[11\]~29 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[11\]~29\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[11\] Sdram_Control:u7\|rRD1_ADDR\[11\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[11\]~21 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[11\]~21\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[4\] Sdram_Control:u7\|rRD2_ADDR\[4\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[4\]~33 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[4\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[4\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[4\]~33\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[4\] Sdram_Control:u7\|rRD1_ADDR\[4\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[4\]~25 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[4\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[4\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[4\]~25\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[12\] Sdram_Control:u7\|rRD2_ADDR\[12\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[12\]~37 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[12\]~37\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[12\] Sdram_Control:u7\|rRD1_ADDR\[12\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[12\]~29 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[12\]~29\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[5\] Sdram_Control:u7\|rRD2_ADDR\[5\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[5\]~41 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[5\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[5\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[5\]~41\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[5\] Sdram_Control:u7\|rRD1_ADDR\[5\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[5\]~33 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[5\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[5\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[5\]~33\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[13\] Sdram_Control:u7\|rRD2_ADDR\[13\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[13\]~45 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[13\]~45\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[13\] Sdram_Control:u7\|rRD1_ADDR\[13\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[13\]~37 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[13\]~37\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[6\] Sdram_Control:u7\|rRD2_ADDR\[6\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[6\]~49 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[6\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[6\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[6\]~49\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[6\] Sdram_Control:u7\|rRD1_ADDR\[6\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[6\]~41 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[6\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[6\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[6\]~41\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[14\] Sdram_Control:u7\|rRD2_ADDR\[14\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[14\]~53 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[14\]~53\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[14\] Sdram_Control:u7\|rRD1_ADDR\[14\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[14\]~45 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[14\]~45\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[7\] Sdram_Control:u7\|rRD2_ADDR\[7\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[7\]~57 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[7\]~57\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[7\] Sdram_Control:u7\|rRD1_ADDR\[7\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[7\]~49 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[7\]~49\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[15\] Sdram_Control:u7\|rRD2_ADDR\[15\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[15\]~61 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[15\]~61\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[15\] Sdram_Control:u7\|rRD1_ADDR\[15\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[15\]~53 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[15\]~53\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[16\] Sdram_Control:u7\|rRD2_ADDR\[16\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[16\]~65 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[16\]~65\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[16\] Sdram_Control:u7\|rRD1_ADDR\[16\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[16\]~57 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[16\]~57\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[17\] Sdram_Control:u7\|rRD2_ADDR\[17\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[17\]~69 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[17\]~69\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[17\] Sdram_Control:u7\|rRD1_ADDR\[17\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[17\]~61 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[17\]~61\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[18\] Sdram_Control:u7\|rRD2_ADDR\[18\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[18\]~73 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[18\]~73\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[18\] Sdram_Control:u7\|rRD1_ADDR\[18\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[18\]~65 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[18\]~65\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[19\] Sdram_Control:u7\|rRD2_ADDR\[19\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[19\]~77 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[19\]~77\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[19\] Sdram_Control:u7\|rRD1_ADDR\[19\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[19\]~69 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[19\]~69\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[20\] Sdram_Control:u7\|rRD2_ADDR\[20\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[20\]~81 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[20\]~81\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[20\] Sdram_Control:u7\|rRD1_ADDR\[20\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[20\]~73 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[20\]~73\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[21\] Sdram_Control:u7\|rRD2_ADDR\[21\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[21\]~85 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[21\]~85\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[21\] Sdram_Control:u7\|rRD1_ADDR\[21\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[21\]~77 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[21\]~77\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[22\] Sdram_Control:u7\|rRD2_ADDR\[22\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[22\]~89 " "Register \"Sdram_Control:u7\|rRD2_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[22\]~89\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD2_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[22\] Sdram_Control:u7\|rRD1_ADDR\[22\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[22\]~81 " "Register \"Sdram_Control:u7\|rRD1_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[22\]~81\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|Sdram_Control:u7|rRD1_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "resize_start resize_start~_emulated resize_start~1 " "Register \"resize_start\" is converted into an equivalent circuit using register \"resize_start~_emulated\" and latch \"resize_start~1\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 287 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1745745797029 "|DE1_SoC_CAMERA|resize_start"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1745745797029 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[4\]~33 Sdram_Control:u7\|rRD2_MAX_ADDR\[4\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[4\]~33\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[4\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[3\]~25 Sdram_Control:u7\|rRD2_MAX_ADDR\[3\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[3\]~25\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[3\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[2\]~17 Sdram_Control:u7\|rRD2_MAX_ADDR\[2\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[2\]~17\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[2\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[1\]~9 Sdram_Control:u7\|rRD2_MAX_ADDR\[1\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[1\]~9\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[1\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[0\]~1 Sdram_Control:u7\|rRD2_MAX_ADDR\[0\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[0\]~1\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[0\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[11\]~29 Sdram_Control:u7\|rRD2_MAX_ADDR\[11\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[11\]~29\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[11\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[10\]~21 Sdram_Control:u7\|rRD2_MAX_ADDR\[10\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[10\]~21\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[10\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[9\]~13 Sdram_Control:u7\|rRD2_MAX_ADDR\[9\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[9\]~13\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[9\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[8\]~5 Sdram_Control:u7\|rRD2_MAX_ADDR\[8\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[8\]~5\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[8\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[7\]~57 Sdram_Control:u7\|rRD2_MAX_ADDR\[7\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[7\]~57\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[7\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[6\]~49 Sdram_Control:u7\|rRD2_MAX_ADDR\[6\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[6\]~49\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[6\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Sdram_Control:u7\|rRD2_ADDR\[5\]~41 Sdram_Control:u7\|rRD2_MAX_ADDR\[5\] " "Duplicate LATCH primitive \"Sdram_Control:u7\|rRD2_ADDR\[5\]~41\" merged with LATCH primitive \"Sdram_Control:u7\|rRD2_MAX_ADDR\[5\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745745797394 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1745745797394 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745797423 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745745797423 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_TRIGGER VCC " "Pin \"D5M_TRIGGER\" is stuck at VCC" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745745797423 "|DE1_SoC_CAMERA|D5M_TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745745797423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745745797513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745745797879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/DE1_SoC_CAMERA.map.smsg " "Generated suppressed messages file C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/DE1_SoC_CAMERA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745797983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 4 0 0 " "Adding 12 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745745798192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745745798192 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1745745798253 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1745745798253 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1745745798253 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1745745798253 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1745745798262 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1745745798262 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1745745798262 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1745745798262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_STROBE " "No output dependent on input pin \"D5M_STROBE\"" {  } { { "de1_soc_camera.sv" "" { Text "C:/Users/albac/Downloads/face-filter/display/DE1_SoC_CAMERA_WORKING_RST_IMG_RESIZER_ALLIE/de1_soc_camera.sv" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745745798357 "|DE1_SoC_CAMERA|D5M_STROBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745745798357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2736 " "Implemented 2736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745745798363 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745745798363 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "62 " "Implemented 62 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1745745798363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2421 " "Implemented 2421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745745798363 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745745798363 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1745745798363 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1745745798363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745745798363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745745798392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 04:23:18 2025 " "Processing ended: Sun Apr 27 04:23:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745745798392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745745798392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745745798392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745745798392 ""}
