<profile>

<section name = "Vitis HLS Report for 'conv3'" level="0">
<item name = "Date">Tue Oct 31 13:45:09 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.542 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">60247126, 60247126, 0.602 sec, 0.602 sec, 60247126, 60247126, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv3_Pipeline_1_fu_151">conv3_Pipeline_1, 3530, 3530, 35.300 us, 35.300 us, 3530, 3530, no</column>
<column name="grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157">conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, 5493, 5493, 54.930 us, 54.930 us, 5493, 5493, no</column>
<column name="grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170">conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3, 3540, 3540, 35.400 us, 35.400 us, 3540, 3540, no</column>
<column name="grp_conv3_Pipeline_TY_TX_fu_183">conv3_Pipeline_TY_TX, 58418, 58418, 0.584 ms, 0.584 ms, 58418, 58418, no</column>
<column name="grp_conv3_Pipeline_5_fu_198">conv3_Pipeline_5, 291, 291, 2.910 us, 2.910 us, 291, 291, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TJ_TI">60247125, 60247125, 267765, -, -, 225, no</column>
<column name=" + TN">261976, 261976, 65494, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 128, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 40081, 29485, -</column>
<column name="Memory">9, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 593, -</column>
<column name="Register">-, -, 114, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">3, ~0, 17, 25, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_conv3_Pipeline_1_fu_151">conv3_Pipeline_1, 0, 0, 14, 65, 0</column>
<column name="grp_conv3_Pipeline_5_fu_198">conv3_Pipeline_5, 0, 0, 11, 59, 0</column>
<column name="grp_conv3_Pipeline_TY_TX_fu_183">conv3_Pipeline_TY_TX, 0, 0, 39574, 27779, 0</column>
<column name="grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170">conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3, 0, 2, 275, 889, 0</column>
<column name="grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157">conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, 0, 0, 207, 653, 0</column>
<column name="mul_5ns_8ns_12_1_1_U114">mul_5ns_8ns_12_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_fm_buffer_U">conv3_input_fm_buffer_RAM_AUTO_1R1W, 8, 0, 0, 0, 3528, 32, 1, 112896</column>
<column name="output_fm_buffer_0_U">conv3_output_fm_buffer_0_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 32, 1, 9248</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln31_1_fu_228_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln31_fu_240_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln32_fu_322_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln40_1_fu_300_p2">+, 0, 0, 19, 12, 10</column>
<column name="add_ln40_fu_312_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln31_fu_222_p2">icmp, 0, 0, 15, 8, 6</column>
<column name="icmp_ln32_fu_246_p2">icmp, 0, 0, 12, 4, 2</column>
<column name="icmp_ln40_fu_306_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="or_ln103_fu_355_p2">or, 0, 0, 5, 5, 3</column>
<column name="select_ln31_1_fu_276_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln31_2_fu_284_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln31_fu_252_p3">select, 0, 0, 4, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="grp_fu_479_ce">14, 3, 1, 3</column>
<column name="grp_fu_479_p0">14, 3, 32, 96</column>
<column name="grp_fu_479_p1">14, 3, 32, 96</column>
<column name="grp_fu_483_ce">9, 2, 1, 2</column>
<column name="indvar_flatten287_fu_100">9, 2, 8, 16</column>
<column name="input_fm_buffer_address0">20, 4, 12, 48</column>
<column name="input_fm_buffer_ce0">20, 4, 1, 4</column>
<column name="input_fm_buffer_ce1">9, 2, 1, 2</column>
<column name="input_fm_buffer_d0">14, 3, 32, 96</column>
<column name="input_fm_buffer_we0">14, 3, 1, 3</column>
<column name="m_axi_gmem_ARADDR">20, 4, 64, 256</column>
<column name="m_axi_gmem_ARBURST">20, 4, 2, 8</column>
<column name="m_axi_gmem_ARCACHE">20, 4, 4, 16</column>
<column name="m_axi_gmem_ARID">20, 4, 1, 4</column>
<column name="m_axi_gmem_ARLEN">20, 4, 32, 128</column>
<column name="m_axi_gmem_ARLOCK">20, 4, 2, 8</column>
<column name="m_axi_gmem_ARPROT">20, 4, 3, 12</column>
<column name="m_axi_gmem_ARQOS">20, 4, 4, 16</column>
<column name="m_axi_gmem_ARREGION">20, 4, 4, 16</column>
<column name="m_axi_gmem_ARSIZE">20, 4, 3, 12</column>
<column name="m_axi_gmem_ARUSER">20, 4, 1, 4</column>
<column name="m_axi_gmem_ARVALID">20, 4, 1, 4</column>
<column name="m_axi_gmem_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem_BREADY">9, 2, 1, 2</column>
<column name="m_axi_gmem_RREADY">20, 4, 1, 4</column>
<column name="m_axi_gmem_WVALID">9, 2, 1, 2</column>
<column name="output_fm_buffer_0_address0">20, 4, 9, 36</column>
<column name="output_fm_buffer_0_ce0">20, 4, 1, 4</column>
<column name="output_fm_buffer_0_d0">14, 3, 32, 96</column>
<column name="output_fm_buffer_0_we0">14, 3, 1, 3</column>
<column name="phi_mul_reg_139">9, 2, 12, 24</column>
<column name="ti_fu_92">9, 2, 4, 8</column>
<column name="tj_fu_96">9, 2, 4, 8</column>
<column name="tn_reg_128">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln31_1_reg_414">8, 0, 8, 0</column>
<column name="add_ln40_1_reg_444">12, 0, 12, 0</column>
<column name="add_ln40_reg_452">3, 0, 3, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="empty_reg_473">12, 0, 12, 0</column>
<column name="grp_conv3_Pipeline_1_fu_151_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv3_Pipeline_5_fu_198_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv3_Pipeline_TY_TX_fu_183_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_flatten287_fu_100">8, 0, 8, 0</column>
<column name="p_shl1_reg_439">4, 0, 8, 4</column>
<column name="phi_mul_reg_139">12, 0, 12, 0</column>
<column name="select_ln31_1_reg_426">8, 0, 8, 0</column>
<column name="select_ln31_2_reg_432">4, 0, 4, 0</column>
<column name="select_ln31_reg_419">4, 0, 4, 0</column>
<column name="shl_ln1_reg_462">2, 0, 5, 3</column>
<column name="ti_fu_92">4, 0, 4, 0</column>
<column name="tj_fu_96">4, 0, 4, 0</column>
<column name="tmp1_reg_468">8, 0, 8, 0</column>
<column name="tn_reg_128">3, 0, 3, 0</column>
<column name="trunc_ln103_reg_457">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_493_p_din0">out, 32, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_493_p_din1">out, 32, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_493_p_opcode">out, 2, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_493_p_dout0">in, 32, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_493_p_ce">out, 1, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_497_p_din0">out, 32, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_497_p_din1">out, 32, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_497_p_dout0">in, 32, ap_ctrl_hs, conv3, return value</column>
<column name="grp_fu_497_p_ce">out, 1, ap_ctrl_hs, conv3, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="input_ftmap">in, 64, ap_none, input_ftmap, scalar</column>
<column name="conv3_weights">in, 64, ap_none, conv3_weights, scalar</column>
<column name="conv3_biases_0_0_val">in, 32, ap_none, conv3_biases_0_0_val, scalar</column>
<column name="output_ftmap">in, 64, ap_none, output_ftmap, scalar</column>
</table>
</item>
</section>
</profile>
