Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DELL-CRISTIAN
Date:        Tue Mar 23 10:38:44 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch shiftRL00_shiftRL0_synplify.tcl
ProductType: synplify_pro




Copied C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr to C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\backup\shiftRL00_shiftRL0.srr
log file: "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr to C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srf

hdl_info_gen completed
# Tue Mar 23 10:38:45 2021

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr"
Running: shiftRL0 in foreground

Running proj_1|shiftRL0

Running Flow: compile (Compile) on proj_1|shiftRL0
# Tue Mar 23 10:38:45 2021

Running Flow: compile_flow (Compile Process) on proj_1|shiftRL0
# Tue Mar 23 10:38:45 2021

Running: compiler (Compile Input) on proj_1|shiftRL0
# Tue Mar 23 10:38:45 2021
Copied C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_comp.srs to C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srs

compiler completed
# Tue Mar 23 10:38:48 2021

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|shiftRL0
# Tue Mar 23 10:38:48 2021

multi_srs_gen completed
# Tue Mar 23 10:38:49 2021

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_mult.srs to C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srs
Copied C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr to C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srf
Complete: Compile Process on proj_1|shiftRL0

Running: premap (Premap) on proj_1|shiftRL0
# Tue Mar 23 10:38:49 2021

premap completed with warnings
# Tue Mar 23 10:38:51 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|shiftRL0

Running Flow: map (Map) on proj_1|shiftRL0
# Tue Mar 23 10:38:51 2021

Running: fpga_mapper (Map & Optimize) on proj_1|shiftRL0
# Tue Mar 23 10:38:51 2021
Copied C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_m.srm to C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srm

fpga_mapper completed with warnings
# Tue Mar 23 10:38:56 2021

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on proj_1|shiftRL0
Copied C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr to C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srf
Complete: Logic Synthesis on proj_1|shiftRL0
TCL script complete: "shiftRL00_shiftRL0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\proj_1.prj
batch mode default:no
