

================================================================
== Vivado HLS Report for 'hamming_window'
================================================================
* Date:           Mon Apr 20 15:17:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rom_init_c
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  259|  259|  259|  259|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  257|  257|         3|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %outdata) nounwind, !map !20"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %indata) nounwind, !map !26"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @hamming_window_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.06ns)   --->   "br label %1" [hamming_window.c:107]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.25ns)   --->   "%icmp_ln107 = icmp eq i9 %i_0, -256" [hamming_window.c:107]   --->   Operation 11 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.40ns)   --->   "%i = add i9 %i_0, 1" [hamming_window.c:107]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %2, label %hls_label_0" [hamming_window.c:107]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i9 %i_0 to i64" [hamming_window.c:109]   --->   Operation 15 'zext' 'zext_ln109' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%window_coeff_addr = getelementptr [256 x i14]* @window_coeff, i64 0, i64 %zext_ln109" [hamming_window.c:109]   --->   Operation 16 'getelementptr' 'window_coeff_addr' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.66ns)   --->   "%window_coeff_load = load i14* %window_coeff_addr, align 2" [hamming_window.c:109]   --->   Operation 17 'load' 'window_coeff_load' <Predicate = (!icmp_ln107)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 256> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr [256 x i16]* %indata, i64 0, i64 %zext_ln109" [hamming_window.c:109]   --->   Operation 18 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.66ns)   --->   "%indata_load = load i16* %indata_addr, align 2" [hamming_window.c:109]   --->   Operation 19 'load' 'indata_load' <Predicate = (!icmp_ln107)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 8.45>
ST_3 : Operation 20 [1/2] (2.66ns)   --->   "%window_coeff_load = load i14* %window_coeff_addr, align 2" [hamming_window.c:109]   --->   Operation 20 'load' 'window_coeff_load' <Predicate = (!icmp_ln107)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 256> <ROM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i14 %window_coeff_load to i30" [hamming_window.c:109]   --->   Operation 21 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (2.66ns)   --->   "%indata_load = load i16* %indata_addr, align 2" [hamming_window.c:109]   --->   Operation 22 'load' 'indata_load' <Predicate = (!icmp_ln107)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i16 %indata_load to i30" [hamming_window.c:109]   --->   Operation 23 'sext' 'sext_ln109' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln109 = mul i30 %zext_ln109_1, %sext_ln109" [hamming_window.c:109]   --->   Operation 24 'mul' 'mul_ln109' <Predicate = (!icmp_ln107)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [hamming_window.c:107]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hamming_window.c:108]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i30 %mul_ln109 to i32" [hamming_window.c:109]   --->   Operation 27 'sext' 'sext_ln109_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr [256 x i32]* %outdata, i64 0, i64 %zext_ln109" [hamming_window.c:109]   --->   Operation 28 'getelementptr' 'outdata_addr' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (2.66ns)   --->   "store i32 %sext_ln109_1, i32* %outdata_addr, align 4" [hamming_window.c:109]   --->   Operation 29 'store' <Predicate = (!icmp_ln107)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [hamming_window.c:110]   --->   Operation 30 'specregionend' 'empty_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [hamming_window.c:107]   --->   Operation 31 'br' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [hamming_window.c:111]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ window_coeff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000]
br_ln107           (br               ) [ 011110]
i_0                (phi              ) [ 001000]
icmp_ln107         (icmp             ) [ 001110]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011110]
br_ln107           (br               ) [ 000000]
zext_ln109         (zext             ) [ 001110]
window_coeff_addr  (getelementptr    ) [ 001100]
indata_addr        (getelementptr    ) [ 001100]
window_coeff_load  (load             ) [ 000000]
zext_ln109_1       (zext             ) [ 000000]
indata_load        (load             ) [ 000000]
sext_ln109         (sext             ) [ 000000]
mul_ln109          (mul              ) [ 001010]
tmp                (specregionbegin  ) [ 000000]
specpipeline_ln108 (specpipeline     ) [ 000000]
sext_ln109_1       (sext             ) [ 000000]
outdata_addr       (getelementptr    ) [ 000000]
store_ln109        (store            ) [ 000000]
empty_2            (specregionend    ) [ 000000]
br_ln107           (br               ) [ 011110]
ret_ln111          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outdata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="window_coeff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hamming_window_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="window_coeff_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="14" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="9" slack="0"/>
<pin id="44" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_coeff_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="8" slack="0"/>
<pin id="49" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_coeff_load/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="indata_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="16" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="9" slack="0"/>
<pin id="57" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indata_load/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="outdata_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="2"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_addr/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln109_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/4 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="1"/>
<pin id="81" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln107_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln109_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln109_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sext_ln109_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln109_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="30" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_1/4 "/>
</bind>
</comp>

<comp id="120" class="1007" name="mul_ln109_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="icmp_ln107_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="zext_ln109_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="2"/>
<pin id="137" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln109 "/>
</bind>
</comp>

<comp id="140" class="1005" name="window_coeff_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="1"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_coeff_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="indata_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="1"/>
<pin id="147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="mul_ln109_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="30" slack="1"/>
<pin id="152" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="83" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="83" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="83" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="111"><net_src comp="47" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="60" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="124"><net_src comp="108" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="90" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="96" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="138"><net_src comp="102" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="143"><net_src comp="40" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="148"><net_src comp="53" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="153"><net_src comp="120" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata | {4 }
 - Input state : 
	Port: hamming_window : indata | {2 3 }
	Port: hamming_window : window_coeff | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln107 : 1
		i : 1
		br_ln107 : 2
		zext_ln109 : 1
		window_coeff_addr : 2
		window_coeff_load : 3
		indata_addr : 2
		indata_load : 3
	State 3
		zext_ln109_1 : 1
		sext_ln109 : 1
		mul_ln109 : 2
	State 4
		store_ln109 : 1
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    add   |       i_fu_96       |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln107_fu_90  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln109_fu_120  |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln109_fu_102  |    0    |    0    |    0    |
|          | zext_ln109_1_fu_108 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln109_fu_112  |    0    |    0    |    0    |
|          | sext_ln109_1_fu_116 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |    29   |
|----------|---------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|window_coeff|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_0_reg_79       |    9   |
|        i_reg_130        |    9   |
|    icmp_ln107_reg_126   |    1   |
|   indata_addr_reg_145   |    8   |
|    mul_ln109_reg_150    |   30   |
|window_coeff_addr_reg_140|    8   |
|    zext_ln109_reg_135   |   64   |
+-------------------------+--------+
|          Total          |   129  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_60 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  2.122  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   29   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |    -   |   129  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    2   |   129  |   47   |
+-----------+--------+--------+--------+--------+--------+
