

================================================================
== Vitis HLS Report for 'gemver_Pipeline_VITIS_LOOP_23_2_loop_3'
================================================================
* Date:           Sun Jun 23 03:30:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393233|   393233|  1.966 ms|  1.966 ms|  393233|  393233|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_2_loop_3  |   393231|   393231|        22|          6|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     201|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     215|    -|
|Register             |        -|     -|      638|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      638|     512|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_207_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln23_fu_175_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln27_fu_256_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln28_fu_241_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln29_fu_284_p2       |         +|   0|  0|  24|          17|           9|
    |icmp_ln23_fu_169_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln27_1_fu_261_p2    |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln27_fu_187_p2      |      icmp|   0|  0|  17|           9|          10|
    |or_ln23_fu_193_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln23_1_fu_199_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln23_2_fu_228_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln23_fu_221_p3    |    select|   0|  0|  17|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 201|         108|          80|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  37|          7|    1|          7|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_1_phi_fu_129_p4  |   9|          2|    1|          2|
    |grp_fu_137_p0                          |  14|          3|   32|         96|
    |grp_fu_137_p1                          |  14|          3|   32|         96|
    |grp_fu_141_p0                          |  14|          3|   32|         96|
    |grp_fu_141_p1                          |  14|          3|   32|         96|
    |i_fu_60                                |   9|          2|    9|         18|
    |indvar_flatten10_fu_64                 |   9|          2|   17|         34|
    |j_fu_52                                |   9|          2|    9|         18|
    |jj_fu_56                               |   9|          2|   17|         34|
    |tmp_2_fu_68                            |   9|          2|   32|         64|
    |x_address0                             |  14|          3|    8|         24|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 215|         46|  228|        597|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_417                    |  32|   0|   32|          0|
    |add_ln23_1_reg_386                |   9|   0|    9|          0|
    |add_ln23_reg_361                  |  17|   0|   17|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |bitcast_ln31_1_reg_487            |  32|   0|   32|          0|
    |first_iter_1_reg_124              |   1|   0|    1|          0|
    |i_fu_60                           |   9|   0|    9|          0|
    |i_load_reg_366                    |   9|   0|    9|          0|
    |icmp_ln23_reg_357                 |   1|   0|    1|          0|
    |icmp_ln27_1_reg_427               |   1|   0|    1|          0|
    |icmp_ln27_reg_371                 |   1|   0|    1|          0|
    |indvar_flatten10_fu_64            |  17|   0|   17|          0|
    |j_fu_52                           |   9|   0|    9|          0|
    |jj_fu_56                          |  17|   0|   17|          0|
    |mul2_reg_441                      |  32|   0|   32|          0|
    |mul3_reg_456                      |  32|   0|   32|          0|
    |or_ln23_reg_377                   |   1|   0|    1|          0|
    |or_ln23_reg_377_pp0_iter1_reg     |   1|   0|    1|          0|
    |select_ln23_1_reg_381             |   9|   0|    9|          0|
    |select_ln23_2_reg_401             |   9|   0|    9|          0|
    |select_ln23_reg_396               |  17|   0|   17|          0|
    |tmp_2_fu_68                       |  32|   0|   32|          0|
    |tmp_3_reg_476                     |  32|   0|   32|          0|
    |x_addr_reg_436                    |   8|   0|    8|          0|
    |x_load_reg_446                    |  32|   0|   32|          0|
    |y_load_reg_412                    |  32|   0|   32|          0|
    |z_load_reg_471                    |  32|   0|   32|          0|
    |zext_ln23_reg_431                 |   9|   0|   64|         55|
    |icmp_ln23_reg_357                 |  64|  32|    1|          0|
    |icmp_ln27_1_reg_427               |  64|  32|    1|          0|
    |x_addr_reg_436                    |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 638|  96|  511|         55|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_76_p_din0    |  out|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_76_p_din1    |  out|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_76_p_opcode  |  out|    2|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_76_p_dout0   |   in|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_76_p_ce      |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_80_p_din0    |  out|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_80_p_din1    |  out|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_80_p_dout0   |   in|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_80_p_ce      |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|A_address0          |  out|   16|   ap_memory|                                       A|         array|
|A_ce0               |  out|    1|   ap_memory|                                       A|         array|
|A_q0                |   in|   32|   ap_memory|                                       A|         array|
|y_address0          |  out|    8|   ap_memory|                                       y|         array|
|y_ce0               |  out|    1|   ap_memory|                                       y|         array|
|y_q0                |   in|   32|   ap_memory|                                       y|         array|
|z_address0          |  out|    8|   ap_memory|                                       z|         array|
|z_ce0               |  out|    1|   ap_memory|                                       z|         array|
|z_q0                |   in|   32|   ap_memory|                                       z|         array|
|x_address0          |  out|    8|   ap_memory|                                       x|         array|
|x_ce0               |  out|    1|   ap_memory|                                       x|         array|
|x_we0               |  out|    1|   ap_memory|                                       x|         array|
|x_d0                |  out|   32|   ap_memory|                                       x|         array|
|x_q0                |   in|   32|   ap_memory|                                       x|         array|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 6, D = 23, States = { 1 2 3 4 5 6 7 8 9 11 12 10 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 
10 --> 13 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:25]   --->   Operation 26 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 29 'alloca' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten10"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln23 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 35 'store' 'store_ln23' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln25 = store i17 0, i17 %jj" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:25]   --->   Operation 36 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln27 = store i9 0, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 0, void %new.latch.for.inc41.split, i1 1, void %newFuncRoot"   --->   Operation 39 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i17 %indvar_flatten10" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 40 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.12ns)   --->   "%icmp_ln23 = icmp_eq  i17 %indvar_flatten10_load, i17 65536" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 41 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.12ns)   --->   "%add_ln23 = add i17 %indvar_flatten10_load, i17 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 42 'add' 'add_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc49, void %for.inc73.preheader.exitStub" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.90ns)   --->   "%icmp_ln27 = icmp_eq  i9 %j_load, i9 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 46 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.14ns)   --->   "%or_ln23 = or i1 %icmp_ln27, i1 %first_iter_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 47 'or' 'or_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%select_ln23_1 = select i1 %icmp_ln27, i9 0, i9 %j_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 48 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.90ns)   --->   "%add_ln23_1 = add i9 %i_load, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 49 'add' 'add_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %or_ln23, void %for.inc41.split, void %for.first.iter.for.inc41" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 50 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %select_ln23_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 51 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln27" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 52 'getelementptr' 'y_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.29ns)   --->   "%y_load = load i8 %y_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 53 'load' 'y_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.80>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%jj_load = load i17 %jj" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 54 'load' 'jj_load' <Predicate = (!icmp_ln23 & !icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.32ns)   --->   "%select_ln23 = select i1 %icmp_ln27, i17 0, i17 %jj_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 55 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%select_ln23_2 = select i1 %icmp_ln27, i9 %add_ln23_1, i9 %i_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 56 'select' 'select_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i9 %select_ln23_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 57 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i17 %select_ln23" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 58 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.12ns)   --->   "%add_ln28 = add i16 %trunc_ln27, i16 %zext_ln23_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 59 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %add_ln28" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 60 'zext' 'zext_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln28" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 61 'getelementptr' 'A_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 62 'load' 'A_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 63 [1/2] (1.29ns)   --->   "%y_load = load i8 %y_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 63 'load' 'y_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 64 [1/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 64 'load' 'A_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 65 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 66 [4/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln28, i32 0.69" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 66 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 67 [3/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln28, i32 0.69" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 67 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 68 [2/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln28, i32 0.69" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 68 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.90ns)   --->   "%add_ln27 = add i9 %select_ln23_1, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 69 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.90ns)   --->   "%icmp_ln27_1 = icmp_eq  i9 %add_ln27, i9 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 70 'icmp' 'icmp_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_1, void %new.latch.for.inc41.split, void %last.iter.for.inc41.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 71 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln23 = store i17 %add_ln23, i17 %indvar_flatten10" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 72 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.46>
ST_7 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln23 = store i9 %select_ln23_2, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 73 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.46>
ST_7 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln27 = store i9 %add_ln27, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 74 'store' 'store_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.46>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc41" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 75 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %select_ln23_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 76 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln23" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 77 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (1.29ns)   --->   "%x_load = load i8 %x_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 78 'load' 'x_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 79 [1/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln28, i32 0.69" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 79 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (1.12ns)   --->   "%add_ln29 = add i17 %select_ln23, i17 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:29]   --->   Operation 80 'add' 'add_ln29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.46ns)   --->   "%store_ln25 = store i17 %add_ln29, i17 %jj" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.46>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_2_loop_3_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (1.29ns)   --->   "%x_load = load i8 %x_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 84 'load' 'x_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %y_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 85 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [4/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 86 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 11> <Delay = 2.78>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %x_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 87 'bitcast' 'tmp' <Predicate = (or_ln23)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.46ns)   --->   "%store_ln24 = store i32 %tmp, i32 %tmp_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 88 'store' 'store_ln24' <Predicate = (or_ln23)> <Delay = 0.46>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc41.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 89 'br' 'br_ln27' <Predicate = (or_ln23)> <Delay = 0.00>
ST_10 : Operation 90 [1/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 90 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.78>
ST_11 : Operation 91 [3/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 91 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.78>
ST_12 : Operation 92 [2/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 92 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_2_load = load i32 %tmp_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 93 'load' 'tmp_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [5/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 94 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 95 [4/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 95 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln23" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 96 'getelementptr' 'z_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [2/2] (1.29ns)   --->   "%z_load = load i8 %z_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 97 'load' 'z_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 98 [3/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 98 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/2] (1.29ns)   --->   "%z_load = load i8 %z_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 99 'load' 'z_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 100 [2/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 100 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 101 [1/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 101 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %z_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 102 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [5/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 103 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.46ns)   --->   "%store_ln24 = store i32 %tmp_3, i32 %tmp_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 104 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.46>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 105 [4/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 105 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 106 [3/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 106 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 107 [2/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 107 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 108 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 109 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %add2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 110 'bitcast' 'bitcast_ln31_1' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 111 [1/1] (1.29ns)   --->   "%store_ln31 = store i32 %bitcast_ln31_1, i8 %x_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 111 'store' 'store_ln31' <Predicate = (icmp_ln27_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln27 = br void %new.latch.for.inc41.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 112 'br' 'br_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011111110000000000000000]
jj                    (alloca           ) [ 011111111000000000000000]
i                     (alloca           ) [ 011111110000000000000000]
indvar_flatten10      (alloca           ) [ 011111110000000000000000]
tmp_2                 (alloca           ) [ 011111111111111111100000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln23            (store            ) [ 000000000000000000000000]
store_ln25            (store            ) [ 000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 011111110000000000000000]
first_iter_1          (phi              ) [ 001000000000000000000000]
indvar_flatten10_load (load             ) [ 000000000000000000000000]
icmp_ln23             (icmp             ) [ 011111111111111111111111]
add_ln23              (add              ) [ 010111110000000000000000]
br_ln23               (br               ) [ 000000000000000000000000]
j_load                (load             ) [ 000000000000000000000000]
i_load                (load             ) [ 000100000000000000000000]
icmp_ln27             (icmp             ) [ 000100000000000000000000]
or_ln23               (or               ) [ 011111111111100000000000]
select_ln23_1         (select           ) [ 010111110000000000000000]
add_ln23_1            (add              ) [ 000100000000000000000000]
br_ln27               (br               ) [ 000000000000000000000000]
zext_ln27             (zext             ) [ 000000000000000000000000]
y_addr                (getelementptr    ) [ 000100000000000000000000]
jj_load               (load             ) [ 000000000000000000000000]
select_ln23           (select           ) [ 011011111000000000000000]
select_ln23_2         (select           ) [ 011011111000000000000000]
zext_ln23_1           (zext             ) [ 000000000000000000000000]
trunc_ln27            (trunc            ) [ 000000000000000000000000]
add_ln28              (add              ) [ 000000000000000000000000]
zext_ln28             (zext             ) [ 000000000000000000000000]
A_addr                (getelementptr    ) [ 000010000000000000000000]
y_load                (load             ) [ 011111111100000000000000]
A_load                (load             ) [ 000001000000000000000000]
bitcast_ln28          (bitcast          ) [ 011000111000000000000000]
add_ln27              (add              ) [ 000000000000000000000000]
icmp_ln27_1           (icmp             ) [ 011111101111111111111111]
br_ln27               (br               ) [ 000000000000000000000000]
store_ln23            (store            ) [ 000000000000000000000000]
store_ln23            (store            ) [ 000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000]
br_ln27               (br               ) [ 011000010000000000000000]
zext_ln23             (zext             ) [ 011111100111111000000000]
x_addr                (getelementptr    ) [ 011111100111111111111111]
mul2                  (fmul             ) [ 000111100111100000000000]
add_ln29              (add              ) [ 000000000000000000000000]
store_ln25            (store            ) [ 000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
x_load                (load             ) [ 000011100011100000000000]
bitcast_ln28_1        (bitcast          ) [ 000011100011100000000000]
tmp                   (bitcast          ) [ 000000000000000000000000]
store_ln24            (store            ) [ 000000000000000000000000]
br_ln27               (br               ) [ 000000000000000000000000]
mul3                  (fmul             ) [ 011111000000011111000000]
tmp_2_load            (load             ) [ 001111000000001111000000]
z_addr                (getelementptr    ) [ 000100000000000100000000]
z_load                (load             ) [ 000011100000000011100000]
tmp_3                 (fadd             ) [ 011110100000000000111110]
bitcast_ln31          (bitcast          ) [ 011110000000000000011110]
store_ln24            (store            ) [ 000000000000000000000000]
specpipeline_ln24     (specpipeline     ) [ 000000000000000000000000]
add2                  (fadd             ) [ 000000000000000000000000]
bitcast_ln31_1        (bitcast          ) [ 000001000000000000000001]
store_ln31            (store            ) [ 000000000000000000000000]
br_ln27               (br               ) [ 000000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_2_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="jj_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten10_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten10/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="9" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="A_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="16" slack="0"/>
<pin id="89" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_load/8 store_ln31/23 "/>
</bind>
</comp>

<comp id="111" class="1004" name="z_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="9" slack="6"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_addr/14 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/14 "/>
</bind>
</comp>

<comp id="124" class="1005" name="first_iter_1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="first_iter_1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3/13 add2/18 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/5 mul3/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="17" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln23_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln25_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln27_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten10_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="1"/>
<pin id="168" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten10_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln23_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="17" slack="0"/>
<pin id="171" dir="0" index="1" bw="17" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln23_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="j_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="1"/>
<pin id="183" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="1"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln27_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln23_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln23_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln23_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln27_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="jj_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="2"/>
<pin id="220" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_load/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln23_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="17" slack="0"/>
<pin id="224" dir="0" index="2" bw="17" slack="0"/>
<pin id="225" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln23_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="9" slack="1"/>
<pin id="231" dir="0" index="2" bw="9" slack="1"/>
<pin id="232" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln23_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln27_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln28_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln28_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="bitcast_ln28_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln27_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="5"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln27_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln23_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="5"/>
<pin id="269" dir="0" index="1" bw="17" slack="6"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln23_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="4"/>
<pin id="273" dir="0" index="1" bw="9" slack="6"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln27_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="6"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln23_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="5"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln29_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="5"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln25_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="17" slack="0"/>
<pin id="291" dir="0" index="1" bw="17" slack="7"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln28_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="6"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="3"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln24_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="11"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_2_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="12"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2_load/13 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bitcast_ln31_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="3"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/18 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln24_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="17"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/18 "/>
</bind>
</comp>

<comp id="318" class="1004" name="bitcast_ln31_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_1/22 "/>
</bind>
</comp>

<comp id="322" class="1005" name="j_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="329" class="1005" name="jj_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="17" slack="0"/>
<pin id="331" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten10_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="17" slack="0"/>
<pin id="345" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten10 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="11"/>
<pin id="352" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln23_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln23_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="17" slack="5"/>
<pin id="363" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_load_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="1"/>
<pin id="368" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln27_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="377" class="1005" name="or_ln23_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="10"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln23 "/>
</bind>
</comp>

<comp id="381" class="1005" name="select_ln23_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="5"/>
<pin id="383" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="add_ln23_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="1"/>
<pin id="388" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="y_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="select_ln23_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="5"/>
<pin id="398" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="401" class="1005" name="select_ln23_2_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="4"/>
<pin id="403" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="select_ln23_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="A_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="412" class="1005" name="y_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="6"/>
<pin id="414" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="A_load_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="422" class="1005" name="bitcast_ln28_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28 "/>
</bind>
</comp>

<comp id="427" class="1005" name="icmp_ln27_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="16"/>
<pin id="429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="zext_ln23_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="6"/>
<pin id="433" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="436" class="1005" name="x_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="mul2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="x_load_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="3"/>
<pin id="448" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="bitcast_ln28_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="mul3_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_2_load_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_load "/>
</bind>
</comp>

<comp id="466" class="1005" name="z_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="z_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="3"/>
<pin id="473" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_3_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="482" class="1005" name="bitcast_ln31_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31 "/>
</bind>
</comp>

<comp id="487" class="1005" name="bitcast_ln31_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="124" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="124" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="129" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="187" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="181" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="184" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="199" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="236"><net_src comp="228" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="221" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="233" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="279"><net_src comp="256" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="321"><net_src comp="137" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="52" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="332"><net_src comp="56" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="339"><net_src comp="60" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="346"><net_src comp="64" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="353"><net_src comp="68" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="360"><net_src comp="169" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="175" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="369"><net_src comp="184" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="374"><net_src comp="187" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="380"><net_src comp="193" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="199" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="389"><net_src comp="207" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="394"><net_src comp="72" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="399"><net_src comp="221" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="404"><net_src comp="228" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="410"><net_src comp="85" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="415"><net_src comp="79" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="420"><net_src comp="92" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="425"><net_src comp="252" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="430"><net_src comp="261" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="280" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="439"><net_src comp="98" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="444"><net_src comp="141" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="449"><net_src comp="105" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="454"><net_src comp="294" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="459"><net_src comp="141" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="464"><net_src comp="306" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="469"><net_src comp="111" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="474"><net_src comp="118" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="479"><net_src comp="137" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="485"><net_src comp="310" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="490"><net_src comp="318" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: y | {}
	Port: z | {}
	Port: x | {23 }
 - Input state : 
	Port: gemver_Pipeline_VITIS_LOOP_23_2_loop_3 : A | {3 4 }
	Port: gemver_Pipeline_VITIS_LOOP_23_2_loop_3 : y | {2 3 }
	Port: gemver_Pipeline_VITIS_LOOP_23_2_loop_3 : z | {14 15 }
	Port: gemver_Pipeline_VITIS_LOOP_23_2_loop_3 : x | {8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln23 : 1
		store_ln25 : 1
		store_ln27 : 1
	State 2
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		icmp_ln27 : 1
		or_ln23 : 2
		select_ln23_1 : 2
		add_ln23_1 : 1
		br_ln27 : 2
		zext_ln27 : 3
		y_addr : 4
		y_load : 5
	State 3
		select_ln23 : 1
		zext_ln23_1 : 1
		trunc_ln27 : 2
		add_ln28 : 3
		zext_ln28 : 4
		A_addr : 5
		A_load : 6
	State 4
	State 5
		mul2 : 1
	State 6
	State 7
		icmp_ln27_1 : 1
		br_ln27 : 2
		store_ln27 : 1
	State 8
		x_addr : 1
		x_load : 2
		store_ln25 : 1
	State 9
		mul3 : 1
	State 10
		store_ln24 : 1
	State 11
	State 12
	State 13
		tmp_3 : 1
	State 14
		z_load : 1
	State 15
	State 16
	State 17
	State 18
		add2 : 1
	State 19
	State 20
	State 21
	State 22
		bitcast_ln31_1 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_137      |    2    |   205   |   219   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_141      |    3    |   143   |    78   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln23_fu_175   |    0    |    0    |    24   |
|          |   add_ln23_1_fu_207  |    0    |    0    |    16   |
|    add   |    add_ln28_fu_241   |    0    |    0    |    23   |
|          |    add_ln27_fu_256   |    0    |    0    |    16   |
|          |    add_ln29_fu_284   |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln23_fu_169   |    0    |    0    |    24   |
|   icmp   |   icmp_ln27_fu_187   |    0    |    0    |    16   |
|          |  icmp_ln27_1_fu_261  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          | select_ln23_1_fu_199 |    0    |    0    |    9    |
|  select  |  select_ln23_fu_221  |    0    |    0    |    17   |
|          | select_ln23_2_fu_228 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln23_fu_193    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln27_fu_213   |    0    |    0    |    0    |
|   zext   |  zext_ln23_1_fu_233  |    0    |    0    |    0    |
|          |   zext_ln28_fu_247   |    0    |    0    |    0    |
|          |   zext_ln23_fu_280   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln27_fu_237  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   493   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     A_addr_reg_407     |   16   |
|     A_load_reg_417     |   32   |
|   add_ln23_1_reg_386   |    9   |
|    add_ln23_reg_361    |   17   |
| bitcast_ln28_1_reg_451 |   32   |
|  bitcast_ln28_reg_422  |   32   |
| bitcast_ln31_1_reg_487 |   32   |
|  bitcast_ln31_reg_482  |   32   |
|  first_iter_1_reg_124  |    1   |
|     i_load_reg_366     |    9   |
|        i_reg_336       |    9   |
|    icmp_ln23_reg_357   |    1   |
|   icmp_ln27_1_reg_427  |    1   |
|    icmp_ln27_reg_371   |    1   |
|indvar_flatten10_reg_343|   17   |
|        j_reg_322       |    9   |
|       jj_reg_329       |   17   |
|      mul2_reg_441      |   32   |
|      mul3_reg_456      |   32   |
|     or_ln23_reg_377    |    1   |
|  select_ln23_1_reg_381 |    9   |
|  select_ln23_2_reg_401 |    9   |
|   select_ln23_reg_396  |   17   |
|   tmp_2_load_reg_461   |   32   |
|      tmp_2_reg_350     |   32   |
|      tmp_3_reg_476     |   32   |
|     x_addr_reg_436     |    8   |
|     x_load_reg_446     |   32   |
|     y_addr_reg_391     |    8   |
|     y_load_reg_412     |   32   |
|     z_addr_reg_466     |    8   |
|     z_load_reg_471     |   32   |
|    zext_ln23_reg_431   |   64   |
+------------------------+--------+
|          Total         |   647  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_79   |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_92   |  p0  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_105  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_118  |  p0  |   2  |   8  |   16   ||    9    |
| first_iter_1_reg_124 |  p0  |   2  |   1  |    2   |
|      grp_fu_137      |  p0  |   3  |  32  |   96   ||    14   |
|      grp_fu_137      |  p1  |   3  |  32  |   96   ||    14   |
|      grp_fu_141      |  p0  |   3  |  32  |   96   ||    14   |
|      grp_fu_141      |  p1  |   3  |  32  |   96   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   466  || 4.30857 ||    92   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   493  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   92   |
|  Register |    -   |    -   |   647  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   995  |   585  |
+-----------+--------+--------+--------+--------+
