0.6
2018.3
Dec  7 2018
00:33:28
E:/vivado_files/uart/uart.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v,1654004416,verilog,,E:/vivado_files/uart/uart.srcs/sim_1/new/tb_top.v,,counter74x163;counter74x163_0;counter74x163_1;glbl;shift_register;state_change;top;tri_state,,,,,,,,
E:/vivado_files/uart/uart.srcs/sim_1/new/tb_top.v,1653999332,verilog,,,,top_tb,,,,,,,,
