<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p760" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_760{left:513px;bottom:68px;letter-spacing:0.1px;}
#t2_760{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_760{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_760{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_760{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_760{left:359px;bottom:652px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_760{left:69px;bottom:515px;letter-spacing:0.13px;}
#t8_760{left:69px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_760{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_760{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_760{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tc_760{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_760{left:69px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#te_760{left:69px;bottom:379px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#tf_760{left:69px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_760{left:69px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_760{left:69px;bottom:322px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ti_760{left:69px;bottom:305px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#tj_760{left:69px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_760{left:69px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tl_760{left:69px;bottom:249px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tm_760{left:69px;bottom:232px;letter-spacing:-0.17px;word-spacing:-1px;}
#tn_760{left:69px;bottom:215px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#to_760{left:69px;bottom:192px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tp_760{left:69px;bottom:176px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#tq_760{left:69px;bottom:159px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tr_760{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#ts_760{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tt_760{left:279px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tu_760{left:279px;bottom:1050px;letter-spacing:-0.18px;}
#tv_760{left:325px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tw_760{left:325px;bottom:1050px;letter-spacing:-0.14px;}
#tx_760{left:325px;bottom:1034px;letter-spacing:-0.14px;}
#ty_760{left:400px;bottom:1065px;letter-spacing:-0.12px;}
#tz_760{left:400px;bottom:1050px;letter-spacing:-0.12px;}
#t10_760{left:400px;bottom:1034px;letter-spacing:-0.17px;}
#t11_760{left:484px;bottom:1065px;letter-spacing:-0.13px;}
#t12_760{left:74px;bottom:1011px;letter-spacing:-0.12px;}
#t13_760{left:74px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t14_760{left:279px;bottom:1011px;}
#t15_760{left:325px;bottom:1011px;letter-spacing:-0.14px;}
#t16_760{left:400px;bottom:1011px;letter-spacing:-0.14px;}
#t17_760{left:484px;bottom:1011px;letter-spacing:-0.11px;}
#t18_760{left:484px;bottom:995px;letter-spacing:-0.14px;}
#t19_760{left:74px;bottom:972px;letter-spacing:-0.12px;}
#t1a_760{left:74px;bottom:955px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_760{left:74px;bottom:938px;letter-spacing:-0.17px;}
#t1c_760{left:279px;bottom:972px;}
#t1d_760{left:325px;bottom:972px;letter-spacing:-0.14px;}
#t1e_760{left:400px;bottom:972px;letter-spacing:-0.2px;}
#t1f_760{left:484px;bottom:972px;letter-spacing:-0.11px;}
#t1g_760{left:484px;bottom:955px;letter-spacing:-0.14px;}
#t1h_760{left:74px;bottom:915px;letter-spacing:-0.12px;}
#t1i_760{left:74px;bottom:898px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_760{left:74px;bottom:881px;letter-spacing:-0.17px;}
#t1k_760{left:279px;bottom:915px;}
#t1l_760{left:325px;bottom:915px;letter-spacing:-0.14px;}
#t1m_760{left:400px;bottom:915px;letter-spacing:-0.2px;}
#t1n_760{left:484px;bottom:915px;letter-spacing:-0.11px;}
#t1o_760{left:484px;bottom:898px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_760{left:74px;bottom:858px;letter-spacing:-0.13px;}
#t1q_760{left:74px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_760{left:74px;bottom:825px;letter-spacing:-0.15px;}
#t1s_760{left:279px;bottom:858px;}
#t1t_760{left:325px;bottom:858px;letter-spacing:-0.11px;}
#t1u_760{left:400px;bottom:858px;letter-spacing:-0.17px;}
#t1v_760{left:400px;bottom:842px;letter-spacing:-0.16px;}
#t1w_760{left:484px;bottom:858px;letter-spacing:-0.11px;}
#t1x_760{left:484px;bottom:842px;letter-spacing:-0.13px;}
#t1y_760{left:484px;bottom:825px;letter-spacing:-0.12px;}
#t1z_760{left:74px;bottom:802px;letter-spacing:-0.13px;}
#t20_760{left:74px;bottom:785px;letter-spacing:-0.13px;}
#t21_760{left:74px;bottom:768px;letter-spacing:-0.15px;}
#t22_760{left:279px;bottom:802px;}
#t23_760{left:325px;bottom:802px;letter-spacing:-0.11px;}
#t24_760{left:400px;bottom:802px;letter-spacing:-0.17px;}
#t25_760{left:400px;bottom:785px;letter-spacing:-0.16px;}
#t26_760{left:484px;bottom:802px;letter-spacing:-0.11px;}
#t27_760{left:484px;bottom:785px;letter-spacing:-0.13px;}
#t28_760{left:484px;bottom:768px;letter-spacing:-0.12px;}
#t29_760{left:74px;bottom:745px;letter-spacing:-0.13px;}
#t2a_760{left:74px;bottom:729px;letter-spacing:-0.13px;}
#t2b_760{left:74px;bottom:712px;letter-spacing:-0.14px;}
#t2c_760{left:279px;bottom:745px;}
#t2d_760{left:325px;bottom:745px;letter-spacing:-0.14px;}
#t2e_760{left:400px;bottom:745px;letter-spacing:-0.16px;}
#t2f_760{left:484px;bottom:745px;letter-spacing:-0.11px;}
#t2g_760{left:484px;bottom:729px;letter-spacing:-0.13px;}
#t2h_760{left:484px;bottom:712px;letter-spacing:-0.12px;}
#t2i_760{left:88px;bottom:631px;letter-spacing:-0.15px;}
#t2j_760{left:156px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2k_760{left:278px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2l_760{left:431px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2m_760{left:586px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2n_760{left:740px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2o_760{left:103px;bottom:606px;}
#t2p_760{left:179px;bottom:606px;letter-spacing:-0.18px;}
#t2q_760{left:261px;bottom:606px;letter-spacing:-0.12px;}
#t2r_760{left:423px;bottom:606px;letter-spacing:-0.12px;}
#t2s_760{left:607px;bottom:606px;letter-spacing:-0.14px;}
#t2t_760{left:761px;bottom:606px;letter-spacing:-0.12px;}
#t2u_760{left:103px;bottom:582px;}
#t2v_760{left:179px;bottom:582px;letter-spacing:-0.17px;}
#t2w_760{left:267px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_760{left:428px;bottom:582px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2y_760{left:577px;bottom:582px;letter-spacing:-0.12px;}
#t2z_760{left:761px;bottom:582px;letter-spacing:-0.12px;}
#t30_760{left:104px;bottom:558px;}
#t31_760{left:180px;bottom:558px;letter-spacing:-0.1px;}
#t32_760{left:267px;bottom:558px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t33_760{left:424px;bottom:558px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t34_760{left:577px;bottom:558px;letter-spacing:-0.12px;}
#t35_760{left:761px;bottom:558px;letter-spacing:-0.12px;}

.s1_760{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_760{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_760{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_760{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_760{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_760{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_760{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts760" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg760Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg760" style="-webkit-user-select: none;"><object width="935" height="1210" data="760/760.svg" type="image/svg+xml" id="pdf760" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_760" class="t s1_760">MINPS—Minimum of Packed Single Precision Floating-Point Values </span>
<span id="t2_760" class="t s2_760">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_760" class="t s1_760">4-26 </span><span id="t4_760" class="t s1_760">Vol. 2B </span>
<span id="t5_760" class="t s3_760">MINPS—Minimum of Packed Single Precision Floating-Point Values </span>
<span id="t6_760" class="t s4_760">Instruction Operand Encoding </span>
<span id="t7_760" class="t s4_760">Description </span>
<span id="t8_760" class="t s5_760">Performs a SIMD compare of the packed single precision floating-point values in the first source operand and the </span>
<span id="t9_760" class="t s5_760">second source operand and returns the minimum value for each pair of values to the destination operand. </span>
<span id="ta_760" class="t s5_760">If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is </span>
<span id="tb_760" class="t s5_760">returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that </span>
<span id="tc_760" class="t s5_760">is, a QNaN version of the SNaN is not returned). </span>
<span id="td_760" class="t s5_760">If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN </span>
<span id="te_760" class="t s5_760">or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source </span>
<span id="tf_760" class="t s5_760">operand (from either the first or second operand) be returned, the action of MINPS can be emulated using a </span>
<span id="tg_760" class="t s5_760">sequence of instructions, such as, a comparison followed by AND, ANDN, and OR. </span>
<span id="th_760" class="t s5_760">EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second </span>
<span id="ti_760" class="t s5_760">source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector </span>
<span id="tj_760" class="t s5_760">broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally </span>
<span id="tk_760" class="t s5_760">updated with writemask k1. </span>
<span id="tl_760" class="t s5_760">VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM </span>
<span id="tm_760" class="t s5_760">register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of </span>
<span id="tn_760" class="t s5_760">the corresponding ZMM register destination are zeroed. </span>
<span id="to_760" class="t s5_760">VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM </span>
<span id="tp_760" class="t s5_760">register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="tq_760" class="t s5_760">the corresponding ZMM register destination are zeroed. </span>
<span id="tr_760" class="t s6_760">Opcode/ </span>
<span id="ts_760" class="t s6_760">Instruction </span>
<span id="tt_760" class="t s6_760">Op / </span>
<span id="tu_760" class="t s6_760">En </span>
<span id="tv_760" class="t s6_760">64/32 bit </span>
<span id="tw_760" class="t s6_760">Mode </span>
<span id="tx_760" class="t s6_760">Support </span>
<span id="ty_760" class="t s6_760">CPUID </span>
<span id="tz_760" class="t s6_760">Feature </span>
<span id="t10_760" class="t s6_760">Flag </span>
<span id="t11_760" class="t s6_760">Description </span>
<span id="t12_760" class="t s7_760">NP 0F 5D /r </span>
<span id="t13_760" class="t s7_760">MINPS xmm1, xmm2/m128 </span>
<span id="t14_760" class="t s7_760">A </span><span id="t15_760" class="t s7_760">V/V </span><span id="t16_760" class="t s7_760">SSE </span><span id="t17_760" class="t s7_760">Return the minimum single precision floating-point values </span>
<span id="t18_760" class="t s7_760">between xmm1 and xmm2/mem. </span>
<span id="t19_760" class="t s7_760">VEX.128.0F.WIG 5D /r </span>
<span id="t1a_760" class="t s7_760">VMINPS xmm1, xmm2, </span>
<span id="t1b_760" class="t s7_760">xmm3/m128 </span>
<span id="t1c_760" class="t s7_760">B </span><span id="t1d_760" class="t s7_760">V/V </span><span id="t1e_760" class="t s7_760">AVX </span><span id="t1f_760" class="t s7_760">Return the minimum single precision floating-point values </span>
<span id="t1g_760" class="t s7_760">between xmm2 and xmm3/mem. </span>
<span id="t1h_760" class="t s7_760">VEX.256.0F.WIG 5D /r </span>
<span id="t1i_760" class="t s7_760">VMINPS ymm1, ymm2, </span>
<span id="t1j_760" class="t s7_760">ymm3/m256 </span>
<span id="t1k_760" class="t s7_760">B </span><span id="t1l_760" class="t s7_760">V/V </span><span id="t1m_760" class="t s7_760">AVX </span><span id="t1n_760" class="t s7_760">Return the minimum single double precision floating-point </span>
<span id="t1o_760" class="t s7_760">values between ymm2 and ymm3/mem. </span>
<span id="t1p_760" class="t s7_760">EVEX.128.0F.W0 5D /r </span>
<span id="t1q_760" class="t s7_760">VMINPS xmm1 {k1}{z}, xmm2, </span>
<span id="t1r_760" class="t s7_760">xmm3/m128/m32bcst </span>
<span id="t1s_760" class="t s7_760">C </span><span id="t1t_760" class="t s7_760">V/V </span><span id="t1u_760" class="t s7_760">AVX512VL </span>
<span id="t1v_760" class="t s7_760">AVX512F </span>
<span id="t1w_760" class="t s7_760">Return the minimum packed single precision floating-point </span>
<span id="t1x_760" class="t s7_760">values between xmm2 and xmm3/m128/m32bcst and store </span>
<span id="t1y_760" class="t s7_760">result in xmm1 subject to writemask k1. </span>
<span id="t1z_760" class="t s7_760">EVEX.256.0F.W0 5D /r </span>
<span id="t20_760" class="t s7_760">VMINPS ymm1 {k1}{z}, ymm2, </span>
<span id="t21_760" class="t s7_760">ymm3/m256/m32bcst </span>
<span id="t22_760" class="t s7_760">C </span><span id="t23_760" class="t s7_760">V/V </span><span id="t24_760" class="t s7_760">AVX512VL </span>
<span id="t25_760" class="t s7_760">AVX512F </span>
<span id="t26_760" class="t s7_760">Return the minimum packed single precision floating-point </span>
<span id="t27_760" class="t s7_760">values between ymm2 and ymm3/m256/m32bcst and store </span>
<span id="t28_760" class="t s7_760">result in ymm1 subject to writemask k1. </span>
<span id="t29_760" class="t s7_760">EVEX.512.0F.W0 5D /r </span>
<span id="t2a_760" class="t s7_760">VMINPS zmm1 {k1}{z}, zmm2, </span>
<span id="t2b_760" class="t s7_760">zmm3/m512/m32bcst{sae} </span>
<span id="t2c_760" class="t s7_760">C </span><span id="t2d_760" class="t s7_760">V/V </span><span id="t2e_760" class="t s7_760">AVX512F </span><span id="t2f_760" class="t s7_760">Return the minimum packed single precision floating-point </span>
<span id="t2g_760" class="t s7_760">values between zmm2 and zmm3/m512/m32bcst and store </span>
<span id="t2h_760" class="t s7_760">result in zmm1 subject to writemask k1. </span>
<span id="t2i_760" class="t s6_760">Op/En </span><span id="t2j_760" class="t s6_760">Tuple Type </span><span id="t2k_760" class="t s6_760">Operand 1 </span><span id="t2l_760" class="t s6_760">Operand 2 </span><span id="t2m_760" class="t s6_760">Operand 3 </span><span id="t2n_760" class="t s6_760">Operand 4 </span>
<span id="t2o_760" class="t s7_760">A </span><span id="t2p_760" class="t s7_760">N/A </span><span id="t2q_760" class="t s7_760">ModRM:reg (r, w) </span><span id="t2r_760" class="t s7_760">ModRM:r/m (r) </span><span id="t2s_760" class="t s7_760">N/A </span><span id="t2t_760" class="t s7_760">N/A </span>
<span id="t2u_760" class="t s7_760">B </span><span id="t2v_760" class="t s7_760">N/A </span><span id="t2w_760" class="t s7_760">ModRM:reg (w) </span><span id="t2x_760" class="t s7_760">VEX.vvvv (r) </span><span id="t2y_760" class="t s7_760">ModRM:r/m (r) </span><span id="t2z_760" class="t s7_760">N/A </span>
<span id="t30_760" class="t s7_760">C </span><span id="t31_760" class="t s7_760">Full </span><span id="t32_760" class="t s7_760">ModRM:reg (w) </span><span id="t33_760" class="t s7_760">EVEX.vvvv (r) </span><span id="t34_760" class="t s7_760">ModRM:r/m (r) </span><span id="t35_760" class="t s7_760">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
