SERIAL_ADDER_SerialAdder_0_0.v,verilog,xil_defaultlib,../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_SerialAdder_0_0/sim/SERIAL_ADDER_SerialAdder_0_0.v,
SERIAL_ADDER_rst_clk_100MHz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_rst_clk_100MHz_100M_0/sim/SERIAL_ADDER_rst_clk_100MHz_100M_0.vhd,
SERIAL_ADDER.v,verilog,xil_defaultlib,../../../bd/SERIAL_ADDER/sim/SERIAL_ADDER.v,
SERIAL_ADDER_SIPO_0_0.v,verilog,xil_defaultlib,../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_SIPO_0_0/sim/SERIAL_ADDER_SIPO_0_0.v,
SERIAL_ADDER_PISO_0_0.v,verilog,xil_defaultlib,../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_PISO_0_0/sim/SERIAL_ADDER_PISO_0_0.v,
SERIAL_ADDER_dff_0_0.v,verilog,xil_defaultlib,../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_dff_0_0/sim/SERIAL_ADDER_dff_0_0.v,
SERIAL_ADDER_PISO_0_1.v,verilog,xil_defaultlib,../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_PISO_0_1/sim/SERIAL_ADDER_PISO_0_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
