Running: D:\ISE14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ISE_workspace/CPU2/VTF_CPU_isim_beh.exe -prj E:/ISE_workspace/CPU2/VTF_CPU_beh.prj work.VTF_CPU work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ISE_workspace/CPU2/PCPUcontroller.v" into library work
Analyzing Verilog file "E:/ISE_workspace/CPU2/PCPU.v" into library work
WARNING:HDLCompiler:327 - "E:/ISE_workspace/CPU2/PCPU.v" Line 128: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "E:/ISE_workspace/CPU2/PCPU.v" Line 130: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "E:/ISE_workspace/CPU2/PCPU.v" Line 165: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "E:/ISE_workspace/CPU2/light_show.v" into library work
Analyzing Verilog file "E:/ISE_workspace/CPU2/I_mem.v" into library work
Analyzing Verilog file "E:/ISE_workspace/CPU2/D_mem.v" into library work
Analyzing Verilog file "E:/ISE_workspace/CPU2/clk_div.v" into library work
Analyzing Verilog file "E:/ISE_workspace/CPU2/CPU.v" into library work
Analyzing Verilog file "E:/ISE_workspace/CPU2/VTF_CPU.v" into library work
Analyzing Verilog file "D:/ISE14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "E:/ISE_workspace/CPU2/PCPU.v" Line 128: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "E:/ISE_workspace/CPU2/PCPU.v" Line 130: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "E:/ISE_workspace/CPU2/PCPU.v" Line 165: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module clk_div
Compiling module PCPUcontroller
Compiling module PCPU
Compiling module I_mem
Compiling module D_mem
Compiling module light_show
Compiling module CPU
Compiling module VTF_CPU
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable E:/ISE_workspace/CPU2/VTF_CPU_isim_beh.exe
Fuse Memory Usage: 35188 KB
Fuse CPU Usage: 1484 ms
