

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14'
================================================================
* Date:           Wed Jan  3 23:38:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.491 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       14|  60.000 ns|  0.140 us|    6|   14|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_562_14  |        4|       12|         2|          1|          1|  4 ~ 12|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%existLen_2 = alloca i32 1"   --->   Operation 6 'alloca' 'existLen_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln561_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln561_2"   --->   Operation 7 'read' 'zext_ln561_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%BypassTile_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %BypassTile"   --->   Operation 8 'read' 'BypassTile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load"   --->   Operation 9 'read' 'shape_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_load_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %CGRA_NumTiles_shapes_values_load_1"   --->   Operation 10 'read' 'CGRA_NumTiles_shapes_values_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inc23826_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %inc23826"   --->   Operation 11 'read' 'inc23826_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln561_2_cast = zext i4 %zext_ln561_2_read"   --->   Operation 12 'zext' 'zext_ln561_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i8 %inc23826_read, i8 %existLen_2"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_28 = load i4 %i" [DynMap/DynMap_4HLS.cpp:562]   --->   Operation 16 'load' 'i_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.96ns)   --->   "%icmp_ln562 = icmp_eq  i4 %i_28, i4 %CGRA_NumTiles_shapes_values_load_1_read" [DynMap/DynMap_4HLS.cpp:562]   --->   Operation 19 'icmp' 'icmp_ln562' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%i_29 = add i4 %i_28, i4 1" [DynMap/DynMap_4HLS.cpp:562]   --->   Operation 20 'add' 'i_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln562 = br i1 %icmp_ln562, void %.split24, void %._crit_edge71.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:562]   --->   Operation 21 'br' 'br_ln562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load_read, i4 %i_28" [DynMap/DynMap_4HLS.cpp:563]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln562)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:563]   --->   Operation 23 'zext' 'zext_ln563' <Predicate = (!icmp_ln562)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln563" [DynMap/DynMap_4HLS.cpp:563]   --->   Operation 24 'getelementptr' 'allocated_tiles_shapes_values_addr' <Predicate = (!icmp_ln562)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:563]   --->   Operation 25 'load' 'allocated_tiles_shapes_values_load' <Predicate = (!icmp_ln562)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln562 = store i4 %i_29, i4 %i" [DynMap/DynMap_4HLS.cpp:562]   --->   Operation 26 'store' 'store_ln562' <Predicate = (!icmp_ln562)> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln562)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%existLen_2_load_1 = load i8 %existLen_2"   --->   Operation 39 'load' 'existLen_2_load_1' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %existLen_2_out, i8 %existLen_2_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln562)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.49>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln562 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [DynMap/DynMap_4HLS.cpp:562]   --->   Operation 28 'specloopname' 'specloopname_ln562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:563]   --->   Operation 29 'load' 'allocated_tiles_shapes_values_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_2 : Operation 30 [1/1] (0.96ns)   --->   "%icmp_ln563 = icmp_eq  i4 %allocated_tiles_shapes_values_load, i4 %BypassTile_read" [DynMap/DynMap_4HLS.cpp:563]   --->   Operation 30 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln563 = br i1 %icmp_ln563, void %.split24._crit_edge, void" [DynMap/DynMap_4HLS.cpp:563]   --->   Operation 31 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%existLen_2_load = load i8 %existLen_2" [DynMap/DynMap_4HLS.cpp:565]   --->   Operation 32 'load' 'existLen_2_load' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln564 = zext i8 %existLen_2_load" [DynMap/DynMap_4HLS.cpp:564]   --->   Operation 33 'zext' 'zext_ln564' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln564" [DynMap/DynMap_4HLS.cpp:564]   --->   Operation 34 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.75ns)   --->   "%store_ln564 = store i5 %zext_ln561_2_cast, i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:564]   --->   Operation 35 'store' 'store_ln564' <Predicate = (icmp_ln563)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (1.30ns)   --->   "%add_ln565 = add i8 %existLen_2_load, i8 1" [DynMap/DynMap_4HLS.cpp:565]   --->   Operation 36 'add' 'add_ln565' <Predicate = (icmp_ln563)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln566 = store i8 %add_ln565, i8 %existLen_2" [DynMap/DynMap_4HLS.cpp:566]   --->   Operation 37 'store' 'store_ln566' <Predicate = (icmp_ln563)> <Delay = 1.29>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln566 = br void %.split24._crit_edge" [DynMap/DynMap_4HLS.cpp:566]   --->   Operation 38 'br' 'br_ln566' <Predicate = (icmp_ln563)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:562) on local variable 'i' [21]  (0 ns)
	'getelementptr' operation ('allocated_tiles_shapes_values_addr', DynMap/DynMap_4HLS.cpp:563) [31]  (0 ns)
	'load' operation ('allocated_tiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:563) on array 'allocated_tiles_shapes_values' [32]  (2.77 ns)

 <State 2>: 5.49ns
The critical path consists of the following:
	'load' operation ('allocated_tiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:563) on array 'allocated_tiles_shapes_values' [32]  (2.77 ns)
	'icmp' operation ('icmp_ln563', DynMap/DynMap_4HLS.cpp:563) [33]  (0.965 ns)
	blocking operation 1.75 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
