<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May 26 21:13:14 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clear_0" SIGIS="undef" SIGNAME="External_Ports_clear_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="registru16_0" PORT="clear"/>
        <CONNECTION INSTANCE="registru16_1" PORT="clear"/>
        <CONNECTION INSTANCE="registru48_0" PORT="clear"/>
        <CONNECTION INSTANCE="registru48_1" PORT="clear"/>
        <CONNECTION INSTANCE="registru57_0" PORT="clear"/>
        <CONNECTION INSTANCE="registru8_0" PORT="clear"/>
        <CONNECTION INSTANCE="registru8_1" PORT="clear"/>
        <CONNECTION INSTANCE="registru8_2" PORT="clear"/>
        <CONNECTION INSTANCE="registru26_0" PORT="clear"/>
        <CONNECTION INSTANCE="registru24_0" PORT="clear"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="load_0" SIGIS="undef" SIGNAME="External_Ports_load_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="registru16_0" PORT="load"/>
        <CONNECTION INSTANCE="registru16_1" PORT="load"/>
        <CONNECTION INSTANCE="registru48_0" PORT="load"/>
        <CONNECTION INSTANCE="registru48_1" PORT="load"/>
        <CONNECTION INSTANCE="registru57_0" PORT="load"/>
        <CONNECTION INSTANCE="registru8_0" PORT="load"/>
        <CONNECTION INSTANCE="registru8_1" PORT="load"/>
        <CONNECTION INSTANCE="registru8_2" PORT="load"/>
        <CONNECTION INSTANCE="registru26_0" PORT="load"/>
        <CONNECTION INSTANCE="registru24_0" PORT="load"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="registru16_0" PORT="clk"/>
        <CONNECTION INSTANCE="registru16_1" PORT="clk"/>
        <CONNECTION INSTANCE="registru48_0" PORT="clk"/>
        <CONNECTION INSTANCE="registru48_1" PORT="clk"/>
        <CONNECTION INSTANCE="registru57_0" PORT="clk"/>
        <CONNECTION INSTANCE="registru8_0" PORT="clk"/>
        <CONNECTION INSTANCE="registru8_1" PORT="clk"/>
        <CONNECTION INSTANCE="registru8_2" PORT="clk"/>
        <CONNECTION INSTANCE="registru26_0" PORT="clk"/>
        <CONNECTION INSTANCE="registru24_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="op_0" SIGIS="undef" SIGNAME="External_Ports_op_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adun_scad_0" PORT="op"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="number2_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_number2_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="extragere_0" PORT="number2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="number1_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_number1_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="extragere_0" PORT="number1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="result_0" RIGHT="0" SIGIS="undef" SIGNAME="rezultatFinal_0_result">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rezultatFinal_0" PORT="result"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/adun_scad_0" HWVERSION="1.0" INSTANCE="adun_scad_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adun_scad" VLNV="xilinx.com:module_ref:adun_scad:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adun_scad_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="registru48_1_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru48_1" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op" SIGIS="undef" SIGNAME="External_Ports_op_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="op_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="adun_scad_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru26_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ajustare_0" HWVERSION="1.0" INSTANCE="ajustare_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ajustare" VLNV="xilinx.com:module_ref:ajustare:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ajustare_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="exp" RIGHT="0" SIGIS="undef" SIGNAME="registru8_1_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru8_1" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="norm_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="norm_0" PORT="out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="ajustare_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru8_2" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alege_0" HWVERSION="1.0" INSTANCE="alege_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alege" VLNV="xilinx.com:module_ref:alege:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_alege_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="registru16_1_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru16_1" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="alege_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru8_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/aliniere_0" HWVERSION="1.0" INSTANCE="aliniere_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="aliniere" VLNV="xilinx.com:module_ref:aliniere:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_aliniere_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="56" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="registru57_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru57_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="aliniere_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru48_1" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/compara_0" HWVERSION="1.0" INSTANCE="compara_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="compara" VLNV="xilinx.com:module_ref:compara:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_compara_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="registru16_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru16_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out1" RIGHT="0" SIGIS="undef" SIGNAME="compara_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru16_1" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="out2" RIGHT="0" SIGIS="undef" SIGNAME="compara_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concatenare_0" PORT="comp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/concatenare_0" HWVERSION="1.0" INSTANCE="concatenare_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="concatenare" VLNV="xilinx.com:module_ref:concatenare:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_concatenare_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="registru48_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru48_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="comp" RIGHT="0" SIGIS="undef" SIGNAME="compara_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compara_0" PORT="out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="56" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="concatenare_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru57_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/extragere_0" HWVERSION="1.0" INSTANCE="extragere_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="extragere" VLNV="xilinx.com:module_ref:extragere:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_extragere_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="32" NAME="number1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_number1_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="number1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="number2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_number2_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="number2_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="exp1" RIGHT="0" SIGIS="undef" SIGNAME="extragere_0_exp1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="refacere_0" PORT="exp1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="exp2" RIGHT="0" SIGIS="undef" SIGNAME="extragere_0_exp2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="refacere_0" PORT="exp2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="mant1" RIGHT="0" SIGIS="undef" SIGNAME="extragere_0_mant1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="refacere_0" PORT="mant1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="mant2" RIGHT="0" SIGIS="undef" SIGNAME="extragere_0_mant2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="refacere_0" PORT="mant2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/norm_0" HWVERSION="1.0" INSTANCE="norm_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="norm" VLNV="xilinx.com:module_ref:norm:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_norm_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="25" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="registru26_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru26_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out1" RIGHT="0" SIGIS="undef" SIGNAME="norm_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru24_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="out2" RIGHT="0" SIGIS="undef" SIGNAME="norm_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ajustare_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/refacere_0" HWVERSION="1.0" INSTANCE="refacere_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="refacere" VLNV="xilinx.com:module_ref:refacere:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_refacere_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="exp1" RIGHT="0" SIGIS="undef" SIGNAME="extragere_0_exp1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extragere_0" PORT="exp1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="exp2" RIGHT="0" SIGIS="undef" SIGNAME="extragere_0_exp2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extragere_0" PORT="exp2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="mant1" RIGHT="0" SIGIS="undef" SIGNAME="extragere_0_mant1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extragere_0" PORT="mant1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="mant2" RIGHT="0" SIGIS="undef" SIGNAME="extragere_0_mant2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extragere_0" PORT="mant2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="mantise" RIGHT="0" SIGIS="undef" SIGNAME="refacere_0_mantise">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru48_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="exponenti" RIGHT="0" SIGIS="undef" SIGNAME="refacere_0_exponenti">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru16_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru16_0" HWVERSION="1.0" INSTANCE="registru16_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru16" VLNV="xilinx.com:module_ref:registru16:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru16_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="refacere_0_exponenti">
          <CONNECTIONS>
            <CONNECTION INSTANCE="refacere_0" PORT="exponenti"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru16_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compara_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru16_1" HWVERSION="1.0" INSTANCE="registru16_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru16" VLNV="xilinx.com:module_ref:registru16:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru16_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="compara_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="compara_0" PORT="out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru16_1_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alege_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru24_0" HWVERSION="1.0" INSTANCE="registru24_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru24" VLNV="xilinx.com:module_ref:registru24:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru24_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="norm_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="norm_0" PORT="out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru24_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rezultatFinal_0" PORT="mantisa"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru26_0" HWVERSION="1.0" INSTANCE="registru26_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru26" VLNV="xilinx.com:module_ref:registru26:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru26_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="25" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="adun_scad_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adun_scad_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru26_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="norm_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru48_0" HWVERSION="1.0" INSTANCE="registru48_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru48" VLNV="xilinx.com:module_ref:registru48:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru48_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="refacere_0_mantise">
          <CONNECTIONS>
            <CONNECTION INSTANCE="refacere_0" PORT="mantise"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru48_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concatenare_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru48_1" HWVERSION="1.0" INSTANCE="registru48_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru48" VLNV="xilinx.com:module_ref:registru48:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru48_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="aliniere_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aliniere_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru48_1_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adun_scad_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru57_0" HWVERSION="1.0" INSTANCE="registru57_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru57" VLNV="xilinx.com:module_ref:registru57:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru57_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="56" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="concatenare_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concatenare_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="56" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru57_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aliniere_0" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru8_0" HWVERSION="1.0" INSTANCE="registru8_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru8" VLNV="xilinx.com:module_ref:registru8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru8_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="alege_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alege_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru8_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru8_1" PORT="inn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru8_1" HWVERSION="1.0" INSTANCE="registru8_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru8" VLNV="xilinx.com:module_ref:registru8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru8_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="registru8_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru8_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru8_1_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ajustare_0" PORT="exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registru8_2" HWVERSION="1.0" INSTANCE="registru8_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registru8" VLNV="xilinx.com:module_ref:registru8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_registru8_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="inn" RIGHT="0" SIGIS="undef" SIGNAME="ajustare_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ajustare_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="outt" RIGHT="0" SIGIS="undef" SIGNAME="registru8_2_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rezultatFinal_0" PORT="exponent"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rezultatFinal_0" HWVERSION="1.0" INSTANCE="rezultatFinal_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rezultatFinal" VLNV="xilinx.com:module_ref:rezultatFinal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rezultatFinal_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="exponent" RIGHT="0" SIGIS="undef" SIGNAME="registru8_2_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru8_2" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="mantisa" RIGHT="0" SIGIS="undef" SIGNAME="registru24_0_outt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registru24_0" PORT="outt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="result" RIGHT="0" SIGIS="undef" SIGNAME="rezultatFinal_0_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="result_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
