Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Oct 15 11:39:05 2021
| Host         : DESKTOP-0VQB5DC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file registrador16bits_timing_summary_routed.rpt -pb registrador16bits_timing_summary_routed.pb -rpx registrador16bits_timing_summary_routed.rpx -warn_on_violation
| Design       : registrador16bits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clock/s_1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.213        0.000                      0                   55        0.278        0.000                      0                   55        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.213        0.000                      0                   55        0.278        0.000                      0                   55        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.300ns  (logic 0.707ns (21.426%)  route 2.593ns (78.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 19.855 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.665    13.454    clock/clear
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    19.855    clock/clk
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.128    
                         clock uncertainty           -0.035    20.093    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.426    19.667    clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         19.667    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.300ns  (logic 0.707ns (21.426%)  route 2.593ns (78.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 19.855 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.665    13.454    clock/clear
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    19.855    clock/clk
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.128    
                         clock uncertainty           -0.035    20.093    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.426    19.667    clock/count_reg[13]
  -------------------------------------------------------------------
                         required time                         19.667    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.300ns  (logic 0.707ns (21.426%)  route 2.593ns (78.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 19.855 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.665    13.454    clock/clear
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    19.855    clock/clk
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.128    
                         clock uncertainty           -0.035    20.093    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.426    19.667    clock/count_reg[14]
  -------------------------------------------------------------------
                         required time                         19.667    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.300ns  (logic 0.707ns (21.426%)  route 2.593ns (78.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 19.855 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.665    13.454    clock/clear
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    19.855    clock/clk
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.128    
                         clock uncertainty           -0.035    20.093    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.426    19.667    clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         19.667    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.293ns  (logic 0.707ns (21.473%)  route 2.586ns (78.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 19.853 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.658    13.447    clock/clear
    SLICE_X4Y35          FDRE                                         r  clock/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    19.853    clock/clk
    SLICE_X4Y35          FDRE                                         r  clock/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.126    
                         clock uncertainty           -0.035    20.091    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.426    19.665    clock/count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.665    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.293ns  (logic 0.707ns (21.473%)  route 2.586ns (78.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 19.853 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.658    13.447    clock/clear
    SLICE_X4Y35          FDRE                                         r  clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    19.853    clock/clk
    SLICE_X4Y35          FDRE                                         r  clock/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.126    
                         clock uncertainty           -0.035    20.091    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.426    19.665    clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.665    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.293ns  (logic 0.707ns (21.473%)  route 2.586ns (78.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 19.853 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.658    13.447    clock/clear
    SLICE_X4Y35          FDRE                                         r  clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    19.853    clock/clk
    SLICE_X4Y35          FDRE                                         r  clock/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.126    
                         clock uncertainty           -0.035    20.091    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.426    19.665    clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.665    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.293ns  (logic 0.707ns (21.473%)  route 2.586ns (78.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 19.853 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.658    13.447    clock/clear
    SLICE_X4Y35          FDRE                                         r  clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    19.853    clock/clk
    SLICE_X4Y35          FDRE                                         r  clock/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.126    
                         clock uncertainty           -0.035    20.091    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.426    19.665    clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.665    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.288ns  (logic 0.707ns (21.504%)  route 2.581ns (78.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 19.857 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.653    13.442    clock/clear
    SLICE_X4Y41          FDRE                                         r  clock/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.516    19.857    clock/clk
    SLICE_X4Y41          FDRE                                         r  clock/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.130    
                         clock uncertainty           -0.035    20.095    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.426    19.669    clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.288ns  (logic 0.707ns (21.504%)  route 2.581ns (78.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 19.857 - 15.000 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 10.154 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633    10.154    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.459    10.613 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           1.109    11.722    clock/count_reg[23]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.846 r  clock/count[0]_i_7/O
                         net (fo=2, routed)           0.819    12.665    clock/count[0]_i_7_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.124    12.789 r  clock/count[0]_i_1/O
                         net (fo=27, routed)          0.653    13.442    clock/clear
    SLICE_X4Y41          FDRE                                         r  clock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.516    19.857    clock/clk
    SLICE_X4Y41          FDRE                                         r  clock/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.130    
                         clock uncertainty           -0.035    20.095    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.426    19.669    clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                  6.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock/count_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.390ns  (logic 0.257ns (65.972%)  route 0.133ns (34.028%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     6.474    clock/clk
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.146     6.620 r  clock/count_reg[14]/Q
                         net (fo=2, routed)           0.133     6.753    clock/count_reg[14]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.864 r  clock/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.864    clock/count_reg[12]_i_1_n_5
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     6.989    clock/clk
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.474    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.112     6.586    clock/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.864    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock/count_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.390ns  (logic 0.257ns (65.908%)  route 0.133ns (34.092%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     6.474    clock/clk
    SLICE_X4Y39          FDRE                                         r  clock/count_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.146     6.620 r  clock/count_reg[18]/Q
                         net (fo=2, routed)           0.133     6.753    clock/count_reg[18]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.864 r  clock/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.864    clock/count_reg[16]_i_1_n_5
    SLICE_X4Y39          FDRE                                         r  clock/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     6.989    clock/clk
    SLICE_X4Y39          FDRE                                         r  clock/count_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.474    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.112     6.586    clock/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.864    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock/count_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.390ns  (logic 0.257ns (65.908%)  route 0.133ns (34.092%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     6.475    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.146     6.621 r  clock/count_reg[22]/Q
                         net (fo=2, routed)           0.133     6.754    clock/count_reg[22]
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.865 r  clock/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.865    clock/count_reg[20]_i_1_n_5
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     6.990    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.112     6.587    clock/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.865    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock/count_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.390ns  (logic 0.257ns (65.908%)  route 0.133ns (34.092%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     6.472    clock/clk
    SLICE_X4Y36          FDRE                                         r  clock/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.146     6.618 r  clock/count_reg[6]/Q
                         net (fo=2, routed)           0.133     6.751    clock/count_reg[6]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.862 r  clock/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.862    clock/count_reg[4]_i_1_n_5
    SLICE_X4Y36          FDRE                                         r  clock/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     6.986    clock/clk
    SLICE_X4Y36          FDRE                                         r  clock/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.472    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.112     6.584    clock/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.584    
                         arrival time                           6.862    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.257ns (65.798%)  route 0.134ns (34.202%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     6.475    clock/clk
    SLICE_X4Y41          FDRE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.146     6.621 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           0.134     6.755    clock/count_reg[26]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.866 r  clock/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.866    clock/count_reg[24]_i_1_n_5
    SLICE_X4Y41          FDRE                                         r  clock/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     6.990    clock/clk
    SLICE_X4Y41          FDRE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.112     6.587    clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.866    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clock/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.257ns (65.787%)  route 0.134ns (34.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     6.473    clock/clk
    SLICE_X4Y37          FDRE                                         r  clock/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.146     6.619 r  clock/count_reg[10]/Q
                         net (fo=2, routed)           0.134     6.753    clock/count_reg[10]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.864 r  clock/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.864    clock/count_reg[8]_i_1_n_5
    SLICE_X4Y37          FDRE                                         r  clock/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     6.987    clock/clk
    SLICE_X4Y37          FDRE                                         r  clock/count_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.473    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.112     6.585    clock/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.864    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clock/s_1hz_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/s_1hz_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.398ns  (logic 0.191ns (47.997%)  route 0.207ns (52.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     6.474    clock/clk
    SLICE_X5Y38          FDRE                                         r  clock/s_1hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.146     6.620 r  clock/s_1hz_reg/Q
                         net (fo=29, routed)          0.207     6.827    clock/s_1hz
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.045     6.872 r  clock/s_1hz_i_1/O
                         net (fo=1, routed)           0.000     6.872    clock/s_1hz_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  clock/s_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     6.989    clock/clk
    SLICE_X5Y38          FDRE                                         r  clock/s_1hz_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.474    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.098     6.572    clock/s_1hz_reg
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.872    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.290ns (68.629%)  route 0.133ns (31.371%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     6.474    clock/clk
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.146     6.620 r  clock/count_reg[14]/Q
                         net (fo=2, routed)           0.133     6.753    clock/count_reg[14]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     6.897 r  clock/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.897    clock/count_reg[12]_i_1_n_4
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     6.989    clock/clk
    SLICE_X4Y38          FDRE                                         r  clock/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.474    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.112     6.586    clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.897    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.290ns (68.568%)  route 0.133ns (31.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     6.474    clock/clk
    SLICE_X4Y39          FDRE                                         r  clock/count_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.146     6.620 r  clock/count_reg[18]/Q
                         net (fo=2, routed)           0.133     6.753    clock/count_reg[18]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     6.897 r  clock/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.897    clock/count_reg[16]_i_1_n_4
    SLICE_X4Y39          FDRE                                         r  clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     6.989    clock/clk
    SLICE_X4Y39          FDRE                                         r  clock/count_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.474    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.112     6.586    clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.897    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.290ns (68.568%)  route 0.133ns (31.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     6.475    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.146     6.621 r  clock/count_reg[22]/Q
                         net (fo=2, routed)           0.133     6.754    clock/count_reg[22]
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     6.898 r  clock/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.898    clock/count_reg[20]_i_1_n_4
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     6.990    clock/clk
    SLICE_X4Y40          FDRE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.112     6.587    clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.898    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37    clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37    clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    clock/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    clock/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    clock/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    clock/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    clock/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    clock/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    clock/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    clock/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    clock/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    clock/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    clock/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    clock/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    clock/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    clock/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    clock/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    clock/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    ff00/qt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    clock/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    clock/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    clock/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    clock/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    clock/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    clock/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    clock/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    clock/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    clock/count_reg[18]/C



