// Seed: 2461691781
module module_0 (
    input  tri1 id_0,
    input  tri  id_1,
    input  wor  id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  wor  id_5,
    output tri  id_6
);
  logic id_8 = 1;
  assign module_1.id_0 = 0;
  assign id_8 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    output wand  id_4,
    output wand  id_5
);
  always @(posedge id_3) begin : LABEL_0
    id_0 = -1 * -1;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_4
  );
endmodule
