// Seed: 3294434570
`define pp_9 0
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    output id_7,
    output id_8
);
  assign id_3 = 1;
  initial begin
    id_5 <= 1;
  end
  assign id_0 = id_1 == id_2;
  logic id_9 = 1'b0;
  real  id_10;
endmodule
