<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: NVDLA_SDP.rdl
       Parms: opendla.parms
       Date: Tue Feb 18 10:18:57 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA registers</shorttext>
  <regset>
    <id>NVDLA_SDP</id>
    <shorttext>NVDLA_SDP registers</shorttext>
    <baseaddr>0x9000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x9000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Functional Logic and Write DMA for Single Data Processor Registers
//// 
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x9004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_ACCESS_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_ACCESS_CFG</shorttext>
      <baseaddr>0x9008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Content Program -- begin
//// LUT_DATA When WRITE, the value will be wrote to a specific LUT entry
//// When READ,  the value is read from a specific LUT entry
]]></longtext>
      <field>
        <id>LUT_ADDR</id>
        <shorttext>LUT_ADDR field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
//// The address to access the Table
]]></longtext>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_TABLE_ID</id>
        <shorttext>LUT_TABLE_ID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_ACCESS_CFG_LUT_TABLE_ID_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_ACCESS_TYPE</id>
        <shorttext>LUT_ACCESS_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>READ</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WRITE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_ACCESS_DATA</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_ACCESS_DATA</shorttext>
      <baseaddr>0x900c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_DATA</id>
        <shorttext>LUT_DATA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_CFG</shorttext>
      <baseaddr>0x9010</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Content Program -- end
//// LUT Index -- begin
]]></longtext>
      <field>
        <id>LUT_LE_FUNCTION</id>
        <shorttext>LUT_LE_FUNCTION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_LE_FUNCTION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>EXPONENT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LINEAR</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_UFLOW_PRIORITY</id>
        <shorttext>LUT_UFLOW_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when underflow happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_UFLOW_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_OFLOW_PRIORITY</id>
        <shorttext>LUT_OFLOW_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when overflow happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_OFLOW_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_HYBRID_PRIORITY</id>
        <shorttext>LUT_HYBRID_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when hit or miss happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_HYBRID_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_INFO</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_INFO</shorttext>
      <baseaddr>0x9014</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_INDEX_OFFSET</id>
        <shorttext>LUT_LE_INDEX_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_INDEX_SELECT</id>
        <shorttext>LUT_LE_INDEX_SELECT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_INDEX_SELECT</id>
        <shorttext>LUT_LO_INDEX_SELECT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_START</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LE_START</shorttext>
      <baseaddr>0x9018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32
//// Pipeline=FP: FP32, denorm/inf/nan are not allowed;
]]></longtext>
      <field>
        <id>LUT_LE_START</id>
        <shorttext>LUT_LE_START field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// LE_lut coverage range is [min, max], LUT_LE_START means the value of min.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_END</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LE_END</shorttext>
      <baseaddr>0x901c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_END</id>
        <shorttext>LUT_LE_END field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// LE_lut coverage range is [min, max], LUT_LE_START means the value of min.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_START</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LO_START</shorttext>
      <baseaddr>0x9020</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_START</id>
        <shorttext>LUT_LO_START field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// LO_lut coverage range is [min, max], LUT_LO_START means the value of min.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_END</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LO_END</shorttext>
      <baseaddr>0x9024</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_END</id>
        <shorttext>LUT_LO_END field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// LO_lut coverage range is [min, max], LUT_LO_START means the value of min.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_SLOPE_SCALE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LE_SLOPE_SCALE</shorttext>
      <baseaddr>0x9028</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, inf/nan are not supported
]]></longtext>
      <field>
        <id>LUT_LE_SLOPE_UFLOW_SCALE</id>
        <shorttext>LUT_LE_SLOPE_UFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LE_lut underflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_SLOPE_OFLOW_SCALE</id>
        <shorttext>LUT_LE_SLOPE_OFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LE_lut overflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_SLOPE_SHIFT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LE_SLOPE_SHIFT</shorttext>
      <baseaddr>0x902c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: UINT5
//// Pipeline=FP: DONT care
]]></longtext>
      <field>
        <id>LUT_LE_SLOPE_UFLOW_SHIFT</id>
        <shorttext>LUT_LE_SLOPE_UFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LE_lut underflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_SLOPE_OFLOW_SHIFT</id>
        <shorttext>LUT_LE_SLOPE_OFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LE_lut overflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_SLOPE_SCALE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LO_SLOPE_SCALE</shorttext>
      <baseaddr>0x9030</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, inf/nan are not supported
]]></longtext>
      <field>
        <id>LUT_LO_SLOPE_UFLOW_SCALE</id>
        <shorttext>LUT_LO_SLOPE_UFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LO_lut underflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_SLOPE_OFLOW_SCALE</id>
        <shorttext>LUT_LO_SLOPE_OFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LO_lut overflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_SLOPE_SHIFT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>S_LUT_LO_SLOPE_SHIFT</shorttext>
      <baseaddr>0x9034</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_SLOPE_UFLOW_SHIFT</id>
        <shorttext>LUT_LO_SLOPE_UFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LO_lut underflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_SLOPE_OFLOW_SHIFT</id>
        <shorttext>LUT_LO_SLOPE_OFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LO_lut overflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x9038</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Index -- end
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_WIDTH</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DATA_CUBE_WIDTH</shorttext>
      <baseaddr>0x903c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, begin
//// Pipeline = INT/FP, U13
]]></longtext>
      <field>
        <id>WIDTH</id>
        <shorttext>WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_HEIGHT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DATA_CUBE_HEIGHT</shorttext>
      <baseaddr>0x9040</baseaddr>
      <width>32</width>
      <field>
        <id>HEIGHT</id>
        <shorttext>HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_CHANNEL</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DATA_CUBE_CHANNEL</shorttext>
      <baseaddr>0x9044</baseaddr>
      <width>32</width>
      <field>
        <id>CHANNEL</id>
        <shorttext>CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x9048</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, end
//// Destination data cube memory configuration, begin
]]></longtext>
      <field>
        <id>DST_BASE_ADDR_LOW</id>
        <shorttext>DST_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the destination data cube which will be wrote to external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x904c</baseaddr>
      <width>32</width>
      <field>
        <id>DST_BASE_ADDR_HIGH</id>
        <shorttext>DST_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the destination data cube which will be wrote external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_LINE_STRIDE</shorttext>
      <baseaddr>0x9050</baseaddr>
      <width>32</width>
      <field>
        <id>DST_LINE_STRIDE</id>
        <shorttext>DST_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_SURFACE_STRIDE</shorttext>
      <baseaddr>0x9054</baseaddr>
      <width>32</width>
      <field>
        <id>DST_SURFACE_STRIDE</id>
        <shorttext>DST_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_CFG</shorttext>
      <baseaddr>0x9058</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////====================================================
//// Bias
////====================================================
]]></longtext>
      <field>
        <id>BS_BYPASS</id>
        <shorttext>BS_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_ALU_BYPASS</id>
        <shorttext>BS_ALU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_ALU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_ALU_ALGO</id>
        <shorttext>BS_ALU_ALGO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_ALU_ALGO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MAX</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MIN</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SUM</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_MUL_BYPASS</id>
        <shorttext>BS_MUL_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_MUL_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_MUL_PRELU</id>
        <shorttext>BS_MUL_PRELU field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_MUL_PRELU_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_RELU_BYPASS</id>
        <shorttext>BS_RELU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_CFG_BS_RELU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_ALU_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_ALU_CFG</shorttext>
      <baseaddr>0x905c</baseaddr>
      <width>32</width>
      <field>
        <id>BS_ALU_SRC</id>
        <shorttext>BS_ALU_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////    1:1     rw  BS_ALU_SHIFT_DIR    init=0
////                                    enum (  LEFT   =0,
////                                            RIGHT  =1 
////                                    )
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_ALU_CFG_BS_ALU_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_ALU_SHIFT_VALUE</id>
        <shorttext>BS_ALU_SHIFT_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>6</width>
        <longtext><![CDATA[
//// U6, not used for FP pipeline
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_ALU_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_ALU_SRC_VALUE</shorttext>
      <baseaddr>0x9060</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, nan/inf are not supported
]]></longtext>
      <field>
        <id>BS_ALU_OPERAND</id>
        <shorttext>BS_ALU_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_MUL_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_MUL_CFG</shorttext>
      <baseaddr>0x9064</baseaddr>
      <width>32</width>
      <field>
        <id>BS_MUL_SRC</id>
        <shorttext>BS_MUL_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BS_MUL_CFG_BS_MUL_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BS_MUL_SHIFT_VALUE</id>
        <shorttext>BS_MUL_SHIFT_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// Truncate after multiplier in DP pipeline
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BS_MUL_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BS_MUL_SRC_VALUE</shorttext>
      <baseaddr>0x9068</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, nan/inf are not supported
]]></longtext>
      <field>
        <id>BS_MUL_OPERAND</id>
        <shorttext>BS_MUL_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_CFG</shorttext>
      <baseaddr>0x906c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////====================================================
//// Batch Normalization
////====================================================
//// Module Functional Configuration on the first DP, which is mainly for Batch Normorlization, but could be used for other purpuse too
]]></longtext>
      <field>
        <id>BN_BYPASS</id>
        <shorttext>BN_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_ALU_BYPASS</id>
        <shorttext>BN_ALU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_ALU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_ALU_ALGO</id>
        <shorttext>BN_ALU_ALGO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_ALU_ALGO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MAX</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MIN</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SUM</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_MUL_BYPASS</id>
        <shorttext>BN_MUL_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_MUL_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_MUL_PRELU</id>
        <shorttext>BN_MUL_PRELU field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_MUL_PRELU_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_RELU_BYPASS</id>
        <shorttext>BN_RELU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_CFG_BN_RELU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_ALU_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_ALU_CFG</shorttext>
      <baseaddr>0x9070</baseaddr>
      <width>32</width>
      <field>
        <id>BN_ALU_SRC</id>
        <shorttext>BN_ALU_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////    1:1     rw  BN_ALU_SHIFT_DIR    init=0
////                                    enum (  LEFT   =0,
////                                            RIGHT  =1 
////                                    )
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_ALU_CFG_BN_ALU_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_ALU_SHIFT_VALUE</id>
        <shorttext>BN_ALU_SHIFT_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>6</width>
        <longtext><![CDATA[
//// U6, not used for FP pipe
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_ALU_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_ALU_SRC_VALUE</shorttext>
      <baseaddr>0x9074</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, nan/inf are not supported
]]></longtext>
      <field>
        <id>BN_ALU_OPERAND</id>
        <shorttext>BN_ALU_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_MUL_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_MUL_CFG</shorttext>
      <baseaddr>0x9078</baseaddr>
      <width>32</width>
      <field>
        <id>BN_MUL_SRC</id>
        <shorttext>BN_MUL_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_BN_MUL_CFG_BN_MUL_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BN_MUL_SHIFT_VALUE</id>
        <shorttext>BN_MUL_SHIFT_VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// Truncate value after BN multiplier in DP pipeline, U8
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_BN_MUL_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_BN_MUL_SRC_VALUE</shorttext>
      <baseaddr>0x907c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: FP16, nan/inf are not supported
]]></longtext>
      <field>
        <id>BN_MUL_OPERAND</id>
        <shorttext>BN_MUL_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_CFG</shorttext>
      <baseaddr>0x9080</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////====================================================
//// Element Wise
////====================================================
//// EW_BYPASS: bypass the whole module, all ALU/MUL/LUT will be bypassed
//// EW_ALU_BYPASS: bypass ALU(max/min/sum depends on ALU_ALGO field) logic
//// EW_ALU_ALGO:   output = max/min/sum of two input
//// EW_MUL_BYPASS: bypass MULTIPLIER logic
//// EW_MUL_PRELU:  only do a MUL when the incoming data is negtive, and the operand from RDMA is per channel
////                and the previous stage of RELU need be set as BYPASS to make the negtive number unchanged
//// EW_RELU_BYPASS: bypass RELU logic
]]></longtext>
      <field>
        <id>EW_BYPASS</id>
        <shorttext>EW_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_ALU_BYPASS</id>
        <shorttext>EW_ALU_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_ALU_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_ALU_ALGO</id>
        <shorttext>EW_ALU_ALGO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_ALU_ALGO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MAX</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MIN</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>SUM</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>EQL</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_MUL_BYPASS</id>
        <shorttext>EW_MUL_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_MUL_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_MUL_PRELU</id>
        <shorttext>EW_MUL_PRELU field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_MUL_PRELU_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_LUT_BYPASS</id>
        <shorttext>EW_LUT_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_CFG_EW_LUT_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_CFG</shorttext>
      <baseaddr>0x9084</baseaddr>
      <width>32</width>
      <field>
        <id>EW_ALU_SRC</id>
        <shorttext>EW_ALU_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_ALU_CFG_EW_ALU_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_ALU_CVT_BYPASS</id>
        <shorttext>EW_ALU_CVT_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_SRC_VALUE</shorttext>
      <baseaddr>0x9088</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: FP32, denorm/nan/inf are not supported
]]></longtext>
      <field>
        <id>EW_ALU_OPERAND</id>
        <shorttext>EW_ALU_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_CVT_OFFSET_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_CVT_OFFSET_VALUE</shorttext>
      <baseaddr>0x908c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_ALU_CVT_OFFSET</id>
        <shorttext>EW_ALU_CVT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_CVT_SCALE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_CVT_SCALE_VALUE</shorttext>
      <baseaddr>0x9090</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_ALU_CVT_SCALE</id>
        <shorttext>EW_ALU_CVT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_ALU_CVT_TRUNCATE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_ALU_CVT_TRUNCATE_VALUE</shorttext>
      <baseaddr>0x9094</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: U6;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_ALU_CVT_TRUNCATE</id>
        <shorttext>EW_ALU_CVT_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_CFG</shorttext>
      <baseaddr>0x9098</baseaddr>
      <width>32</width>
      <field>
        <id>EW_MUL_SRC</id>
        <shorttext>EW_MUL_SRC field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_MUL_CFG_EW_MUL_SRC_enum</enc_name>
          <enc_elem>
            <enc_elem_name>REG</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>EW_MUL_CVT_BYPASS</id>
        <shorttext>EW_MUL_CVT_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_SRC_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_SRC_VALUE</shorttext>
      <baseaddr>0x909c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: FP32, denorm/nan/inf are not supported
]]></longtext>
      <field>
        <id>EW_MUL_OPERAND</id>
        <shorttext>EW_MUL_OPERAND field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_CVT_OFFSET_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_CVT_OFFSET_VALUE</shorttext>
      <baseaddr>0x90a0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_MUL_CVT_OFFSET</id>
        <shorttext>EW_MUL_CVT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_CVT_SCALE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_CVT_SCALE_VALUE</shorttext>
      <baseaddr>0x90a4</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_MUL_CVT_SCALE</id>
        <shorttext>EW_MUL_CVT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_MUL_CVT_TRUNCATE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_MUL_CVT_TRUNCATE_VALUE</shorttext>
      <baseaddr>0x90a8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: U6;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_MUL_CVT_TRUNCATE</id>
        <shorttext>EW_MUL_CVT_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DP_EW_TRUNCATE_VALUE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DP_EW_TRUNCATE_VALUE</shorttext>
      <baseaddr>0x90ac</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: U8;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>EW_TRUNCATE</id>
        <shorttext>EW_TRUNCATE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_FEATURE_MODE_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_FEATURE_MODE_CFG</shorttext>
      <baseaddr>0x90b0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Feature Configuration, Bias/BatchNorm/Elementwise
//// BATCH_NUMBER: +1
]]></longtext>
      <field>
        <id>FLYING_MODE</id>
        <shorttext>FLYING_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_FLYING_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>OFF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ON</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>OUTPUT_DST</id>
        <shorttext>OUTPUT_DST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Output data destination
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_OUTPUT_DST_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MEM</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PDP</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>WINOGRAD</id>
        <shorttext>WINOGRAD field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_WINOGRAD_enum</enc_name>
          <enc_elem>
            <enc_elem_name>OFF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ON</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NAN_TO_ZERO</id>
        <shorttext>NAN_TO_ZERO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////option to flush input NaN to zero
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_NAN_TO_ZERO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BATCH_NUMBER</id>
        <shorttext>BATCH_NUMBER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// Batch number, range is 1~32, actual value = BATCH_NUMBER+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_DMA_CFG</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_DMA_CFG</shorttext>
      <baseaddr>0x90b4</baseaddr>
      <width>32</width>
      <field>
        <id>DST_RAM_TYPE</id>
        <shorttext>DST_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DST_DMA_CFG_DST_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BATCH_STRIDE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DST_BATCH_STRIDE</shorttext>
      <baseaddr>0x90b8</baseaddr>
      <width>32</width>
      <field>
        <id>DST_BATCH_STRIDE</id>
        <shorttext>DST_BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_FORMAT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_DATA_FORMAT</shorttext>
      <baseaddr>0x90bc</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data cube memory configuration, end
]]></longtext>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>OUT_PRECISION</id>
        <shorttext>OUT_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_OUT_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_OFFSET</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_CVT_OFFSET</shorttext>
      <baseaddr>0x90c0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT32;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>CVT_OFFSET</id>
        <shorttext>CVT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Offset which has been performed on output data before write to DMA
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_SCALE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_CVT_SCALE</shorttext>
      <baseaddr>0x90c4</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: INT16;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>CVT_SCALE</id>
        <shorttext>CVT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////  Scaling factor which has been performed on output data before write to DMA
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_CVT_SHIFT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_CVT_SHIFT</shorttext>
      <baseaddr>0x90c8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Pipeline=INT: U6;
//// Pipeline=FP: Not used 
]]></longtext>
      <field>
        <id>CVT_SHIFT</id>
        <shorttext>CVT_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_STATUS</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_STATUS</shorttext>
      <baseaddr>0x90cc</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////status register
]]></longtext>
      <field>
        <id>STATUS_UNEQUAL</id>
        <shorttext>STATUS_UNEQUAL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_STATUS_NAN_INPUT_NUM</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_STATUS_NAN_INPUT_NUM</shorttext>
      <baseaddr>0x90d0</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_NAN_INPUT_NUM</id>
        <shorttext>STATUS_NAN_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_STATUS_INF_INPUT_NUM</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_STATUS_INF_INPUT_NUM</shorttext>
      <baseaddr>0x90d4</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_INF_INPUT_NUM</id>
        <shorttext>STATUS_INF_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input Infinity element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_STATUS_NAN_OUTPUT_NUM</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_STATUS_NAN_OUTPUT_NUM</shorttext>
      <baseaddr>0x90d8</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_NAN_OUTPUT_NUM</id>
        <shorttext>STATUS_NAN_OUTPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// output NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0x90dc</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_DMA_EN</id>
        <shorttext>PERF_DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PERF_LUT_EN</id>
        <shorttext>PERF_LUT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_LUT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PERF_SAT_EN</id>
        <shorttext>PERF_SAT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_SAT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PERF_NAN_INF_COUNT_EN</id>
        <shorttext>PERF_NAN_INF_COUNT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_WDMA_WRITE_STALL</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_WDMA_WRITE_STALL</shorttext>
      <baseaddr>0x90e0</baseaddr>
      <width>32</width>
      <field>
        <id>WDMA_STALL</id>
        <shorttext>WDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of write DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_UFLOW</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_UFLOW</shorttext>
      <baseaddr>0x90e4</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_UFLOW</id>
        <shorttext>LUT_UFLOW field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of both table underflow
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_OFLOW</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_OFLOW</shorttext>
      <baseaddr>0x90e8</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_OFLOW</id>
        <shorttext>LUT_OFLOW field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of both table overflow
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_OUT_SATURATION</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_OUT_SATURATION</shorttext>
      <baseaddr>0x90ec</baseaddr>
      <width>32</width>
      <field>
        <id>OUT_SATURATION</id>
        <shorttext>OUT_SATURATION field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of both table overflow
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_HYBRID</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_HYBRID</shorttext>
      <baseaddr>0x90f0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// element number of both hit, or both miss situation that element underflow one table and at the same time overflow the other. 
]]></longtext>
      <field>
        <id>LUT_HYBRID</id>
        <shorttext>LUT_HYBRID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_LE_HIT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_LE_HIT</shorttext>
      <baseaddr>0x90f4</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_HIT</id>
        <shorttext>LUT_LE_HIT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of only linear_exponent table hitted
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_LO_HIT</id>
      <parentpath>NVDLA_SDP</parentpath>
      <shorttext>D_PERF_LUT_LO_HIT</shorttext>
      <baseaddr>0x90f8</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_HIT</id>
        <shorttext>LUT_LO_HIT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number of only linear_only table hitted
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x90fb</highaddr>
  </regset>
</map>
