<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="cycloneiii" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="ASYNC_MODE" TYPE="STRING" VALUE="clear|preset|none" DEFAULT_VALUE_INDEX="2" />
		<PARAMETER NAME="POWER_UP" TYPE="STRING" VALUE="high|low" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="SYNC_MODE" TYPE="STRING" VALUE="clear|preset|none" DEFAULT_VALUE_INDEX="2" />
		<PARAMETER NAME="USE_NEW_CLOCKING_MODEL" TYPE="STRING" VALUE="true|false" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="cycloneiii_ddio_out" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="areset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clkhi" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clklo" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="datainhi" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="datainlo" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" />
		<PORT NAME="ena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="muxsel" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="sreset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="dffhi" TYPE="OUTPUT" CONTEXT="SIM_ONLY" />
		<PORT NAME="dfflo" TYPE="OUTPUT" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
