// Seed: 1309612104
module module_0;
  always begin : LABEL_0
    id_1 <= "";
  end
  parameter id_2 = 1'b0;
  tri  id_3;
  wire id_4;
  assign module_1.id_3 = 0;
  assign id_3 = id_3 & id_2;
  module_3 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_1 (
    inout tri1 id_0,
    inout wor id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    output wire void id_5
);
  id_7(
      id_4, id_4, ((id_1))
  );
  xor primCall (id_0, id_1, id_2, id_3, id_4, id_7);
  module_0 modCall_1 ();
endmodule
module module_2;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_8, id_9;
  wire id_10, id_11, id_12, id_13;
  wire id_14;
  assign module_0.id_3 = 0;
  wire id_15;
  assign id_4 = id_1;
  assign id_9 = -1;
  wire id_16;
  wire id_17;
endmodule
