<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1,998,122.916 ns"></ZoomStartTime>
      <ZoomEndTime time="1,998,497.417 ns"></ZoomEndTime>
      <Cursor1Time time="1,998,435.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="232"></NameColumnWidth>
      <ValueColumnWidth column_width="117"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="96" />
   <wave_markers>
      <marker time="1988555000" label="" />
   </wave_markers>
   <wvobject fp_name="/tb_top/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_pc" type="array">
      <obj_property name="ElementShortName">ref_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_pc" type="array">
      <obj_property name="ElementShortName">debug_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">ref_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_MEM_stage/ms_pc" type="array">
      <obj_property name="ElementShortName">ms_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/ertn_csr_eentry_pc" type="array">
      <obj_property name="ElementShortName">ertn_csr_eentry_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ertn_csr_eentry_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/ertn_csr_era_pc" type="array">
      <obj_property name="ElementShortName">ertn_csr_era_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ertn_csr_era_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/csr_eentry_rvalue" type="array">
      <obj_property name="ElementShortName">csr_eentry_rvalue[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_eentry_rvalue[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ertn_pc" type="array">
      <obj_property name="ElementShortName">ertn_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ertn_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/fs_ready_go" type="logic">
      <obj_property name="ElementShortName">fs_ready_go</obj_property>
      <obj_property name="ObjectShortName">fs_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/ds_ready_go" type="logic">
      <obj_property name="ElementShortName">ds_ready_go</obj_property>
      <obj_property name="ObjectShortName">ds_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/es_ready_go" type="logic">
      <obj_property name="ElementShortName">es_ready_go</obj_property>
      <obj_property name="ObjectShortName">es_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_ready_go" type="logic">
      <obj_property name="ElementShortName">ws_ready_go</obj_property>
      <obj_property name="ObjectShortName">ws_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_MEM_stage/ms_ready_go" type="logic">
      <obj_property name="ElementShortName">ms_ready_go</obj_property>
      <obj_property name="ObjectShortName">ms_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/ws_ertn_flush" type="logic">
      <obj_property name="ElementShortName">ws_ertn_flush</obj_property>
      <obj_property name="ObjectShortName">ws_ertn_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/es_ertn" type="logic">
      <obj_property name="ElementShortName">es_ertn</obj_property>
      <obj_property name="ObjectShortName">es_ertn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_ertn" type="logic">
      <obj_property name="ElementShortName">ws_ertn</obj_property>
      <obj_property name="ObjectShortName">ws_ertn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/es_ertn_delay" type="logic">
      <obj_property name="ElementShortName">es_ertn_delay</obj_property>
      <obj_property name="ObjectShortName">es_ertn_delay</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/next_pc" type="array">
      <obj_property name="ElementShortName">next_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">next_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/ertn_pc" type="array">
      <obj_property name="ElementShortName">ertn_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ertn_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/seq_pc" type="array">
      <obj_property name="ElementShortName">seq_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">seq_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/fs_br_target" type="array">
      <obj_property name="ElementShortName">fs_br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/fs_adef" type="logic">
      <obj_property name="ElementShortName">fs_adef</obj_property>
      <obj_property name="ObjectShortName">fs_adef</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ertn_pc" type="array">
      <obj_property name="ElementShortName">ertn_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ertn_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_res_from_csr" type="logic">
      <obj_property name="ElementShortName">ws_res_from_csr</obj_property>
      <obj_property name="ObjectShortName">ws_res_from_csr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_csr_rvalue" type="array">
      <obj_property name="ElementShortName">ws_csr_rvalue[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_csr_rvalue[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_final_result" type="array">
      <obj_property name="ElementShortName">ws_final_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_final_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_csr_wvalue" type="array">
      <obj_property name="ElementShortName">ws_csr_wvalue[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_csr_wvalue[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_ine" type="logic">
      <obj_property name="ElementShortName">ws_ine</obj_property>
      <obj_property name="ObjectShortName">ws_ine</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_sys" type="logic">
      <obj_property name="ElementShortName">ws_sys</obj_property>
      <obj_property name="ObjectShortName">ws_sys</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_syscall" type="logic">
      <obj_property name="ElementShortName">inst_syscall</obj_property>
      <obj_property name="ObjectShortName">inst_syscall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/ds_ine" type="logic">
      <obj_property name="ElementShortName">ds_ine</obj_property>
      <obj_property name="ObjectShortName">ds_ine</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/wb_ex" type="logic">
      <obj_property name="ElementShortName">wb_ex</obj_property>
      <obj_property name="ObjectShortName">wb_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_adef" type="logic">
      <obj_property name="ElementShortName">ws_adef</obj_property>
      <obj_property name="ObjectShortName">ws_adef</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_ine" type="logic">
      <obj_property name="ElementShortName">ws_ine</obj_property>
      <obj_property name="ObjectShortName">ws_ine</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_sys" type="logic">
      <obj_property name="ElementShortName">ws_sys</obj_property>
      <obj_property name="ObjectShortName">ws_sys</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_ale" type="logic">
      <obj_property name="ElementShortName">ws_ale</obj_property>
      <obj_property name="ObjectShortName">ws_ale</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_ertn" type="logic">
      <obj_property name="ElementShortName">ws_ertn</obj_property>
      <obj_property name="ObjectShortName">ws_ertn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_ertn_flush" type="logic">
      <obj_property name="ElementShortName">ws_ertn_flush</obj_property>
      <obj_property name="ObjectShortName">ws_ertn_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_IF_stage/fs_valid" type="logic">
      <obj_property name="ElementShortName">fs_valid</obj_property>
      <obj_property name="ObjectShortName">fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/ds_valid" type="logic">
      <obj_property name="ElementShortName">ds_valid</obj_property>
      <obj_property name="ObjectShortName">ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/es_valid" type="logic">
      <obj_property name="ElementShortName">es_valid</obj_property>
      <obj_property name="ObjectShortName">es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_MEM_stage/ms_valid" type="logic">
      <obj_property name="ElementShortName">ms_valid</obj_property>
      <obj_property name="ObjectShortName">ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/csr_tval_rvalue" type="array">
      <obj_property name="ElementShortName">csr_tval_rvalue[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_tval_rvalue[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/csr_tcfg_en" type="logic">
      <obj_property name="ElementShortName">csr_tcfg_en</obj_property>
      <obj_property name="ObjectShortName">csr_tcfg_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/csr_tcfg_periodic" type="logic">
      <obj_property name="ElementShortName">csr_tcfg_periodic</obj_property>
      <obj_property name="ObjectShortName">csr_tcfg_periodic</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/csr_tcfg_initval" type="array">
      <obj_property name="ElementShortName">csr_tcfg_initval[31:2]</obj_property>
      <obj_property name="ObjectShortName">csr_tcfg_initval[31:2]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/tcfg_next_value" type="array">
      <obj_property name="ElementShortName">tcfg_next_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">tcfg_next_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/csr_wvalue" type="array">
      <obj_property name="ElementShortName">csr_wvalue[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_wvalue[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_has_int" type="logic">
      <obj_property name="ElementShortName">ws_has_int</obj_property>
      <obj_property name="ObjectShortName">ws_has_int</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_b" type="logic">
      <obj_property name="ElementShortName">inst_b</obj_property>
      <obj_property name="ObjectShortName">inst_b</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/fs_to_ds_bus" type="array">
      <obj_property name="ElementShortName">fs_to_ds_bus[64:0]</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_bus[64:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/fs_to_ds_bus_r" type="array">
      <obj_property name="ElementShortName">fs_to_ds_bus_r[64:0]</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_bus_r[64:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/es_ine" type="logic">
      <obj_property name="ElementShortName">es_ine</obj_property>
      <obj_property name="ObjectShortName">es_ine</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/ds_to_es_bus_r" type="array">
      <obj_property name="ElementShortName">ds_to_es_bus_r[249:0]</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_bus_r[249:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/rf_we" type="logic">
      <obj_property name="ElementShortName">rf_we</obj_property>
      <obj_property name="ObjectShortName">rf_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/rf_wdata" type="array">
      <obj_property name="ElementShortName">rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/rf_waddr" type="array">
      <obj_property name="ElementShortName">rf_waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_waddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_ale" type="logic">
      <obj_property name="ElementShortName">ws_ale</obj_property>
      <obj_property name="ObjectShortName">ws_ale</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/u_regcsr/csr_badv_rvalue" type="array">
      <obj_property name="ElementShortName">csr_badv_rvalue[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_badv_rvalue[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_MEM_stage/ms_alu_result" type="array">
      <obj_property name="ElementShortName">ms_alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_WB_stage/ws_mem_addr" type="array">
      <obj_property name="ElementShortName">ws_mem_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_mem_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_MEM_stage/ms_res_from_mem" type="logic">
      <obj_property name="ElementShortName">ms_res_from_mem</obj_property>
      <obj_property name="ObjectShortName">ms_res_from_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/es_ale" type="logic">
      <obj_property name="ElementShortName">es_ale</obj_property>
      <obj_property name="ObjectShortName">es_ale</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_st_w" type="logic">
      <obj_property name="ElementShortName">inst_st_w</obj_property>
      <obj_property name="ObjectShortName">inst_st_w</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_st_b" type="logic">
      <obj_property name="ElementShortName">inst_st_b</obj_property>
      <obj_property name="ObjectShortName">inst_st_b</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_st_h" type="logic">
      <obj_property name="ElementShortName">inst_st_h</obj_property>
      <obj_property name="ObjectShortName">inst_st_h</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_ld_w" type="logic">
      <obj_property name="ElementShortName">inst_ld_w</obj_property>
      <obj_property name="ObjectShortName">inst_ld_w</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_ld_b" type="logic">
      <obj_property name="ElementShortName">inst_ld_b</obj_property>
      <obj_property name="ObjectShortName">inst_ld_b</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_ld_h" type="logic">
      <obj_property name="ElementShortName">inst_ld_h</obj_property>
      <obj_property name="ObjectShortName">inst_ld_h</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_ld_bu" type="logic">
      <obj_property name="ElementShortName">inst_ld_bu</obj_property>
      <obj_property name="ObjectShortName">inst_ld_bu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_ld_hu" type="logic">
      <obj_property name="ElementShortName">inst_ld_hu</obj_property>
      <obj_property name="ObjectShortName">inst_ld_hu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_rf_wnum" type="array">
      <obj_property name="ElementShortName">ref_wb_rf_wnum[4:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_rf_wnum[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_rf_wnum" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wnum[4:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wnum[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">ref_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_pc" type="array">
      <obj_property name="ElementShortName">ref_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/data_sram_addr" type="array">
      <obj_property name="ElementShortName">data_sram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/data_sram_wdata" type="array">
      <obj_property name="ElementShortName">data_sram_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/data_sram_we" type="array">
      <obj_property name="ElementShortName">data_sram_we[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_we[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_EXE_stage/es_ex" type="logic">
      <obj_property name="ElementShortName">es_ex</obj_property>
      <obj_property name="ObjectShortName">es_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_rdcntvl_w" type="logic">
      <obj_property name="ElementShortName">inst_rdcntvl_w</obj_property>
      <obj_property name="ObjectShortName">inst_rdcntvl_w</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_rdcntvh_w" type="logic">
      <obj_property name="ElementShortName">inst_rdcntvh_w</obj_property>
      <obj_property name="ObjectShortName">inst_rdcntvh_w</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/u_ID_stage/inst_rdcntid_w" type="logic">
      <obj_property name="ElementShortName">inst_rdcntid_w</obj_property>
      <obj_property name="ObjectShortName">inst_rdcntid_w</obj_property>
   </wvobject>
</wave_config>
