#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: LAPTOP-HH0DB6L7
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 12 16:48:51 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable SystemVerilog features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram1 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram2 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.695s wall, 0.016s user + 0.031s system = 0.047s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 48)] Elaborating instance pll589824
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 243)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 118)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 121)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 122)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 123)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 124)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 125)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 126)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 127)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 128)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 129)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 135)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 136)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 137)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 138)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 139)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 140)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[12] in pll(original module pll) does not have a driver, tie it to 0
E: Verilog-4119: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 48)] Referenced port name 'clkin0' was not defined in module 'pll'
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Thu Oct 12 16:48:53 2023
Action compile: Peak memory pool usage is 128 MB
