{"Source Block": ["oh/elink/hdl/etx_io.v@40:50@HdlIdDef", "   //############\n   //# REGS\n   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg \t\t  tx_access_reg;\n   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [63:0] \t  tx_double;\n   reg [2:0] \t  tx_state_reg;\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@46:56", "   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [63:0] \t  tx_double;\n   reg [2:0] \t  tx_state_reg;\n   reg [2:0] \t  tx_state;\n   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n"], ["oh/elink/hdl/etx_io.v@45:55", "   reg \t\t  tx_access_reg;\n   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [63:0] \t  tx_double;\n   reg [2:0] \t  tx_state_reg;\n   reg [2:0] \t  tx_state;\n   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n"], ["oh/elink/hdl/etx_io.v@38:48", "   output \t  tx_rd_wait;\n   \n   //############\n   //# REGS\n   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg \t\t  tx_access_reg;\n   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n"], ["oh/elink/hdl/etx_io.v@42:52", "   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg \t\t  tx_access_reg;\n   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [63:0] \t  tx_double;\n   reg [2:0] \t  tx_state_reg;\n   reg [2:0] \t  tx_state;\n   //############\n"], ["oh/elink/hdl/etx_io.v@43:53", "   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg \t\t  tx_access_reg;\n   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [63:0] \t  tx_double;\n   reg [2:0] \t  tx_state_reg;\n   reg [2:0] \t  tx_state;\n   //############\n   //# WIRES\n"], ["oh/elink/hdl/etx_io.v@44:54", "   reg [15:0] \t  tx_data16;\n   reg \t\t  tx_access_reg;\n   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [63:0] \t  tx_double;\n   reg [2:0] \t  tx_state_reg;\n   reg [2:0] \t  tx_state;\n   //############\n   //# WIRES\n   //############\n"], ["oh/elink/hdl/etx_io.v@39:49", "   \n   //############\n   //# REGS\n   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg \t\t  tx_access_reg;\n   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [63:0] \t  tx_double;\n"], ["oh/elink/hdl/etx_io.v@41:51", "   //# REGS\n   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg \t\t  tx_access_reg;\n   reg \t\t  tx_frame;\n   reg \t\t  tx_io_wait_reg;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [63:0] \t  tx_double;\n   reg [2:0] \t  tx_state_reg;\n   reg [2:0] \t  tx_state;\n"]], "Diff Content": {"Delete": [[45, "   reg \t\t  tx_access_reg;\n"]], "Add": []}}