# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do CEG3155_PROJECT_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux41
# -- Compiling architecture structural of nbitmux41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/mux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/fsmController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmController
# -- Compiling architecture structural of fsmController
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# 
vsim -voptargs=+acc work.fsmcontroller
# vsim -voptargs=+acc work.fsmcontroller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsmcontroller(structural)
# Loading work.enardff_2(rtl)
# Loading work.nbitmux41(structural)
# Loading work.mux41(structural)
# Loading work.mux21(structural)
add wave -position insertpoint  \
sim:/fsmcontroller/clk \
sim:/fsmcontroller/greset \
sim:/fsmcontroller/msc \
sim:/fsmcontroller/mst \
sim:/fsmcontroller/ssc \
sim:/fsmcontroller/sscs \
sim:/fsmcontroller/sst \
sim:/fsmcontroller/mstl \
sim:/fsmcontroller/reset_timer \
sim:/fsmcontroller/sstl \
sim:/fsmcontroller/state
force -freeze sim:/fsmcontroller/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmcontroller/greset 1 0
force -freeze sim:/fsmcontroller/msc 0 0
force -freeze sim:/fsmcontroller/mst 0 0
force -freeze sim:/fsmcontroller/ssc 0 0
force -freeze sim:/fsmcontroller/sscs 0 0
force -freeze sim:/fsmcontroller/sst 0 0
run
force -freeze sim:/fsmcontroller/greset 0 0
run
run
force -freeze sim:/fsmcontroller/msc 1 0
run
run
force -freeze sim:/fsmcontroller/sscs 1 0
run
run
run
force -freeze sim:/fsmcontroller/mst 1 0
run
run
run
run
run
force -freeze sim:/fsmcontroller/ssc 1 0
run
run
run
