Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o G:/Dzis/Lab_406AD/MIL_RXD_tf_isim_beh.exe -prj G:/Dzis/Lab_406AD/MIL_RXD_tf_beh.prj work.MIL_RXD_tf work.glbl 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "G:/Dzis/Lab_406AD/MIL_TXD.v" into library work
Analyzing Verilog file "G:/Dzis/Lab_406AD/MIL_RXD.v" into library work
WARNING:HDLCompiler:327 - "G:/Dzis/Lab_406AD/MIL_RXD.v" Line 45: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "G:/Dzis/Lab_406AD/MIL_RXD.v" Line 46: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "G:/Dzis/Lab_406AD/MIL_RXD_tf.v" into library work
WARNING:HDLCompiler:35 - "G:/Dzis/Lab_406AD/MIL_RXD_tf.v" Line 82: <TXP> is already implicitly declared earlier.
WARNING:HDLCompiler:35 - "G:/Dzis/Lab_406AD/MIL_RXD_tf.v" Line 83: <TXN> is already implicitly declared earlier.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "G:/Dzis/Lab_406AD/MIL_RXD.v" Line 45: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "G:/Dzis/Lab_406AD/MIL_RXD.v" Line 46: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 64928 KB
Fuse CPU Usage: 389 ms
Compiling module MIL_RXD
Compiling module MIL_TXD
Compiling module MIL_RXD_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable G:/Dzis/Lab_406AD/MIL_RXD_tf_isim_beh.exe
Fuse Memory Usage: 70300 KB
Fuse CPU Usage: 530 ms
