{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733345449702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733345449702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 23:50:49 2024 " "Processing started: Wed Dec 04 23:50:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733345449702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733345449702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BC_I -c BC_I " "Command: quartus_map --read_settings_files=on --write_settings_files=off BC_I -c BC_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733345449703 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1733345449856 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733345449930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sequence_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_counter " "Found entity 1: sequence_counter" {  } { { "sequence_counter.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/sequence_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_1 " "Found entity 1: MUX_8_1" {  } { { "MUX_8_1.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/MUX_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address MemoryUnit.v(2) " "Verilog HDL Declaration information at MemoryUnit.v(2): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "MemoryUnit.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/MemoryUnit.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733345449960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryunit.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryUnit " "Found entity 1: MemoryUnit" {  } { { "MemoryUnit.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/MemoryUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register.v 1 1 " "Found 1 design units, including 1 entities, in source file generic_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "generic_register.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/generic_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4to16 " "Found entity 1: decoder_4to16" {  } { { "decoder_4to16.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r comb_control_logic.v(11) " "Verilog HDL Declaration information at comb_control_logic.v(11): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "comb_control_logic.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/comb_control_logic.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file comb_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 comb_control_logic " "Found entity 1: comb_control_logic" {  } { { "comb_control_logic.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/comb_control_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_i.v 1 1 " "Found 1 design units, including 1 entities, in source file bc_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 BC_I " "Found entity 1: BC_I" {  } { { "BC_I.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/BC_I.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BC_I " "Elaborating entity \"BC_I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733345450016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:CONTROL_UNIT " "Elaborating entity \"Controller\" for hierarchy \"Controller:CONTROL_UNIT\"" {  } { { "BC_I.v" "CONTROL_UNIT" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/BC_I.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register Controller:CONTROL_UNIT\|generic_register:I_FF " "Elaborating entity \"generic_register\" for hierarchy \"Controller:CONTROL_UNIT\|generic_register:I_FF\"" {  } { { "Controller.v" "I_FF" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_1 Controller:CONTROL_UNIT\|generic_register:I_FF\|MUX_8_1:mux1 " "Elaborating entity \"MUX_8_1\" for hierarchy \"Controller:CONTROL_UNIT\|generic_register:I_FF\|MUX_8_1:mux1\"" {  } { { "generic_register.v" "mux1" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/generic_register.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_control_logic Controller:CONTROL_UNIT\|comb_control_logic:COMBCONTROL " "Elaborating entity \"comb_control_logic\" for hierarchy \"Controller:CONTROL_UNIT\|comb_control_logic:COMBCONTROL\"" {  } { { "Controller.v" "COMBCONTROL" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450029 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comb_control_logic.v(83) " "Verilog HDL Case Statement information at comb_control_logic.v(83): all case item expressions in this case statement are onehot" {  } { { "comb_control_logic.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/comb_control_logic.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733345450032 "|BC_I|Controller:CONTROL_UNIT|comb_control_logic:COMBCONTROL"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comb_control_logic.v(95) " "Verilog HDL Case Statement information at comb_control_logic.v(95): all case item expressions in this case statement are onehot" {  } { { "comb_control_logic.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/comb_control_logic.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733345450032 "|BC_I|Controller:CONTROL_UNIT|comb_control_logic:COMBCONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 Controller:CONTROL_UNIT\|decoder_3to8:OPR_DECODER " "Elaborating entity \"decoder_3to8\" for hierarchy \"Controller:CONTROL_UNIT\|decoder_3to8:OPR_DECODER\"" {  } { { "Controller.v" "OPR_DECODER" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_counter Controller:CONTROL_UNIT\|sequence_counter:SC " "Elaborating entity \"sequence_counter\" for hierarchy \"Controller:CONTROL_UNIT\|sequence_counter:SC\"" {  } { { "Controller.v" "SC" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 Controller:CONTROL_UNIT\|decoder_4to16:T_DECODER " "Elaborating entity \"decoder_4to16\" for hierarchy \"Controller:CONTROL_UNIT\|decoder_4to16:T_DECODER\"" {  } { { "Controller.v" "T_DECODER" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DATAPATH_UNIT " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DATAPATH_UNIT\"" {  } { { "BC_I.v" "DATAPATH_UNIT" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/BC_I.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_1 Datapath:DATAPATH_UNIT\|MUX_8_1:BUS " "Elaborating entity \"MUX_8_1\" for hierarchy \"Datapath:DATAPATH_UNIT\|MUX_8_1:BUS\"" {  } { { "Datapath.v" "BUS" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:DATAPATH_UNIT\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:DATAPATH_UNIT\|ALU:ALU1\"" {  } { { "Datapath.v" "ALU1" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryUnit Datapath:DATAPATH_UNIT\|MemoryUnit:M " "Elaborating entity \"MemoryUnit\" for hierarchy \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\"" {  } { { "Datapath.v" "M" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register Datapath:DATAPATH_UNIT\|generic_register:AR " "Elaborating entity \"generic_register\" for hierarchy \"Datapath:DATAPATH_UNIT\|generic_register:AR\"" {  } { { "Datapath.v" "AR" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_1 Datapath:DATAPATH_UNIT\|generic_register:AR\|MUX_8_1:mux1 " "Elaborating entity \"MUX_8_1\" for hierarchy \"Datapath:DATAPATH_UNIT\|generic_register:AR\|MUX_8_1:mux1\"" {  } { { "generic_register.v" "mux1" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/generic_register.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register Datapath:DATAPATH_UNIT\|generic_register:DR " "Elaborating entity \"generic_register\" for hierarchy \"Datapath:DATAPATH_UNIT\|generic_register:DR\"" {  } { { "Datapath.v" "DR" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450048 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/ugure/cocotb_BCI/hdl/BC_I/db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/ugure/cocotb_BCI/hdl/BC_I/db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1733345450265 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Datapath:DATAPATH_UNIT\|MemoryUnit:M\|memory_rtl_0 " "Inferred RAM node \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1733345450265 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:DATAPATH_UNIT\|MemoryUnit:M\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif " "Parameter INIT_FILE set to db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1733345450355 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1733345450355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:DATAPATH_UNIT\|MemoryUnit:M\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:DATAPATH_UNIT\|MemoryUnit:M\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif " "Parameter \"INIT_FILE\" = \"db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733345450385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ken1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ken1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ken1 " "Found entity 1: altsyncram_ken1" {  } { { "db/altsyncram_ken1.tdf" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/db/altsyncram_ken1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345450425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345450425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733345450704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ugure/cocotb_BCI/hdl/BC_I/output_files/BC_I.map.smsg " "Generated suppressed messages file C:/Users/ugure/cocotb_BCI/hdl/BC_I/output_files/BC_I.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733345450908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733345451023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733345451023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "453 " "Implemented 453 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733345451069 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733345451069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733345451069 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733345451069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733345451069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733345451095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 23:50:51 2024 " "Processing ended: Wed Dec 04 23:50:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733345451095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733345451095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733345451095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733345451095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733345449702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733345449702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 23:50:49 2024 " "Processing started: Wed Dec 04 23:50:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733345449702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733345449702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BC_I -c BC_I " "Command: quartus_map --read_settings_files=on --write_settings_files=off BC_I -c BC_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733345449703 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1733345449856 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733345449930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sequence_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_counter " "Found entity 1: sequence_counter" {  } { { "sequence_counter.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/sequence_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_1 " "Found entity 1: MUX_8_1" {  } { { "MUX_8_1.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/MUX_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address MemoryUnit.v(2) " "Verilog HDL Declaration information at MemoryUnit.v(2): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "MemoryUnit.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/MemoryUnit.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733345449960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryunit.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryUnit " "Found entity 1: MemoryUnit" {  } { { "MemoryUnit.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/MemoryUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register.v 1 1 " "Found 1 design units, including 1 entities, in source file generic_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "generic_register.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/generic_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4to16 " "Found entity 1: decoder_4to16" {  } { { "decoder_4to16.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r comb_control_logic.v(11) " "Verilog HDL Declaration information at comb_control_logic.v(11): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "comb_control_logic.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/comb_control_logic.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file comb_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 comb_control_logic " "Found entity 1: comb_control_logic" {  } { { "comb_control_logic.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/comb_control_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_i.v 1 1 " "Found 1 design units, including 1 entities, in source file bc_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 BC_I " "Found entity 1: BC_I" {  } { { "BC_I.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/BC_I.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345449968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BC_I " "Elaborating entity \"BC_I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733345450016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:CONTROL_UNIT " "Elaborating entity \"Controller\" for hierarchy \"Controller:CONTROL_UNIT\"" {  } { { "BC_I.v" "CONTROL_UNIT" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/BC_I.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register Controller:CONTROL_UNIT\|generic_register:I_FF " "Elaborating entity \"generic_register\" for hierarchy \"Controller:CONTROL_UNIT\|generic_register:I_FF\"" {  } { { "Controller.v" "I_FF" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_1 Controller:CONTROL_UNIT\|generic_register:I_FF\|MUX_8_1:mux1 " "Elaborating entity \"MUX_8_1\" for hierarchy \"Controller:CONTROL_UNIT\|generic_register:I_FF\|MUX_8_1:mux1\"" {  } { { "generic_register.v" "mux1" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/generic_register.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_control_logic Controller:CONTROL_UNIT\|comb_control_logic:COMBCONTROL " "Elaborating entity \"comb_control_logic\" for hierarchy \"Controller:CONTROL_UNIT\|comb_control_logic:COMBCONTROL\"" {  } { { "Controller.v" "COMBCONTROL" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450029 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comb_control_logic.v(83) " "Verilog HDL Case Statement information at comb_control_logic.v(83): all case item expressions in this case statement are onehot" {  } { { "comb_control_logic.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/comb_control_logic.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733345450032 "|BC_I|Controller:CONTROL_UNIT|comb_control_logic:COMBCONTROL"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comb_control_logic.v(95) " "Verilog HDL Case Statement information at comb_control_logic.v(95): all case item expressions in this case statement are onehot" {  } { { "comb_control_logic.v" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/comb_control_logic.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733345450032 "|BC_I|Controller:CONTROL_UNIT|comb_control_logic:COMBCONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 Controller:CONTROL_UNIT\|decoder_3to8:OPR_DECODER " "Elaborating entity \"decoder_3to8\" for hierarchy \"Controller:CONTROL_UNIT\|decoder_3to8:OPR_DECODER\"" {  } { { "Controller.v" "OPR_DECODER" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_counter Controller:CONTROL_UNIT\|sequence_counter:SC " "Elaborating entity \"sequence_counter\" for hierarchy \"Controller:CONTROL_UNIT\|sequence_counter:SC\"" {  } { { "Controller.v" "SC" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 Controller:CONTROL_UNIT\|decoder_4to16:T_DECODER " "Elaborating entity \"decoder_4to16\" for hierarchy \"Controller:CONTROL_UNIT\|decoder_4to16:T_DECODER\"" {  } { { "Controller.v" "T_DECODER" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Controller.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DATAPATH_UNIT " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DATAPATH_UNIT\"" {  } { { "BC_I.v" "DATAPATH_UNIT" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/BC_I.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_1 Datapath:DATAPATH_UNIT\|MUX_8_1:BUS " "Elaborating entity \"MUX_8_1\" for hierarchy \"Datapath:DATAPATH_UNIT\|MUX_8_1:BUS\"" {  } { { "Datapath.v" "BUS" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:DATAPATH_UNIT\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:DATAPATH_UNIT\|ALU:ALU1\"" {  } { { "Datapath.v" "ALU1" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryUnit Datapath:DATAPATH_UNIT\|MemoryUnit:M " "Elaborating entity \"MemoryUnit\" for hierarchy \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\"" {  } { { "Datapath.v" "M" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register Datapath:DATAPATH_UNIT\|generic_register:AR " "Elaborating entity \"generic_register\" for hierarchy \"Datapath:DATAPATH_UNIT\|generic_register:AR\"" {  } { { "Datapath.v" "AR" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_1 Datapath:DATAPATH_UNIT\|generic_register:AR\|MUX_8_1:mux1 " "Elaborating entity \"MUX_8_1\" for hierarchy \"Datapath:DATAPATH_UNIT\|generic_register:AR\|MUX_8_1:mux1\"" {  } { { "generic_register.v" "mux1" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/generic_register.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register Datapath:DATAPATH_UNIT\|generic_register:DR " "Elaborating entity \"generic_register\" for hierarchy \"Datapath:DATAPATH_UNIT\|generic_register:DR\"" {  } { { "Datapath.v" "DR" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/Datapath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450048 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/ugure/cocotb_BCI/hdl/BC_I/db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/ugure/cocotb_BCI/hdl/BC_I/db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1733345450265 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Datapath:DATAPATH_UNIT\|MemoryUnit:M\|memory_rtl_0 " "Inferred RAM node \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1733345450265 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:DATAPATH_UNIT\|MemoryUnit:M\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif " "Parameter INIT_FILE set to db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1733345450355 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1733345450355 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1733345450355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:DATAPATH_UNIT\|MemoryUnit:M\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:DATAPATH_UNIT\|MemoryUnit:M\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"Datapath:DATAPATH_UNIT\|MemoryUnit:M\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif " "Parameter \"INIT_FILE\" = \"db/BC_I.ram0_MemoryUnit_78953b23.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733345450385 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733345450385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ken1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ken1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ken1 " "Found entity 1: altsyncram_ken1" {  } { { "db/altsyncram_ken1.tdf" "" { Text "C:/Users/ugure/cocotb_BCI/hdl/BC_I/db/altsyncram_ken1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733345450425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733345450425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733345450704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ugure/cocotb_BCI/hdl/BC_I/output_files/BC_I.map.smsg " "Generated suppressed messages file C:/Users/ugure/cocotb_BCI/hdl/BC_I/output_files/BC_I.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733345450908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733345451023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733345451023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "453 " "Implemented 453 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733345451069 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733345451069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733345451069 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733345451069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733345451069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733345451095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 23:50:51 2024 " "Processing ended: Wed Dec 04 23:50:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733345451095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733345451095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733345451095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733345451095 ""}
