Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Dec  9 03:10:12 2020
| Host         : bran-VM-ubuntu18 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.819        0.000                      0                 1757        0.092        0.000                      0                 1757        3.750        0.000                       0                   694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.819        0.000                      0                 1757        0.092        0.000                      0                 1757        3.750        0.000                       0                   694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 2.826ns (40.807%)  route 4.099ns (59.193%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.931    12.265    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I3_O)        0.124    12.389 r  picorv32_core/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    12.389    picorv32_core/reg_out[29]
    SLICE_X7Y56          FDRE                                         r  picorv32_core/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.603    15.026    picorv32_core/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  picorv32_core/reg_out_reg[29]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    15.208    picorv32_core/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.826ns (40.831%)  route 4.095ns (59.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.927    12.261    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I3_O)        0.124    12.385 r  picorv32_core/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000    12.385    picorv32_core/reg_out[21]
    SLICE_X7Y56          FDRE                                         r  picorv32_core/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.603    15.026    picorv32_core/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  picorv32_core/reg_out_reg[21]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.029    15.206    picorv32_core/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 2.826ns (40.684%)  route 4.120ns (59.316%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.952    12.286    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X6Y56          LUT5 (Prop_lut5_I3_O)        0.124    12.410 r  picorv32_core/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.000    12.410    picorv32_core/reg_out[30]
    SLICE_X6Y56          FDRE                                         r  picorv32_core/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.603    15.026    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  picorv32_core/reg_out_reg[30]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.081    15.258    picorv32_core/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 2.826ns (40.748%)  route 4.109ns (59.252%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.941    12.275    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X6Y56          LUT5 (Prop_lut5_I3_O)        0.124    12.399 r  picorv32_core/reg_out[27]_i_1/O
                         net (fo=1, routed)           0.000    12.399    picorv32_core/reg_out[27]
    SLICE_X6Y56          FDRE                                         r  picorv32_core/reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.603    15.026    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  picorv32_core/reg_out_reg[27]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.077    15.254    picorv32_core/reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 2.826ns (41.717%)  route 3.948ns (58.283%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.780    12.114    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I3_O)        0.124    12.238 r  picorv32_core/reg_out[22]_i_1/O
                         net (fo=1, routed)           0.000    12.238    picorv32_core/reg_out[22]
    SLICE_X4Y55          FDRE                                         r  picorv32_core/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.603    15.026    picorv32_core/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  picorv32_core/reg_out_reg[22]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)        0.029    15.206    picorv32_core/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.826ns (41.823%)  route 3.931ns (58.177%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.762    12.097    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    12.221 r  picorv32_core/reg_out[24]_i_1/O
                         net (fo=1, routed)           0.000    12.221    picorv32_core/reg_out[24]
    SLICE_X7Y55          FDRE                                         r  picorv32_core/reg_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.603    15.026    picorv32_core/clk_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  picorv32_core/reg_out_reg[24]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.031    15.208    picorv32_core/reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.826ns (41.848%)  route 3.927ns (58.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.758    12.093    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    12.217 r  picorv32_core/reg_out[20]_i_1/O
                         net (fo=1, routed)           0.000    12.217    picorv32_core/reg_out[20]
    SLICE_X7Y55          FDRE                                         r  picorv32_core/reg_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.603    15.026    picorv32_core/clk_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  picorv32_core/reg_out_reg[20]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.029    15.206    picorv32_core/reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 2.826ns (41.857%)  route 3.926ns (58.143%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.757    12.092    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I3_O)        0.124    12.216 r  picorv32_core/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    12.216    picorv32_core/reg_out[28]
    SLICE_X2Y56          FDRE                                         r  picorv32_core/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.605    15.028    picorv32_core/clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  picorv32_core/reg_out_reg[28]/C
                         clock pessimism              0.187    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X2Y56          FDRE (Setup_fdre_C_D)        0.081    15.260    picorv32_core/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 picorv32_core/latched_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_next_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 1.953ns (28.495%)  route 4.901ns (71.505%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.723     5.326    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  picorv32_core/latched_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  picorv32_core/latched_branch_reg/Q
                         net (fo=68, routed)          3.868     9.712    picorv32_core/latched_branch_reg_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.836 r  picorv32_core/reg_pc[13]_i_1/O
                         net (fo=3, routed)           1.033    10.869    picorv32_core/current_pc[13]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.993 r  picorv32_core/reg_next_pc0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.993    picorv32_core/reg_next_pc0_carry__2_i_4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.506 r  picorv32_core/reg_next_pc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.506    picorv32_core/reg_next_pc0_carry__2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  picorv32_core/reg_next_pc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.623    picorv32_core/reg_next_pc0_carry__3_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.740 r  picorv32_core/reg_next_pc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.740    picorv32_core/reg_next_pc0_carry__4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.857 r  picorv32_core/reg_next_pc0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.857    picorv32_core/reg_next_pc0_carry__5_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.180 r  picorv32_core/reg_next_pc0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.180    picorv32_core/reg_next_pc1_in[30]
    SLICE_X10Y54         FDRE                                         r  picorv32_core/reg_next_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.527    14.950    picorv32_core/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  picorv32_core/reg_next_pc_reg[30]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.109    15.282    picorv32_core/reg_next_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.826ns (42.674%)  route 3.796ns (57.326%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.862     5.464    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  memory_reg_0/DOBDO[7]
                         net (fo=5, routed)           2.349    10.267    picorv32_core/mem_rdata[7]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  picorv32_core/reg_out[31]_i_8/O
                         net (fo=2, routed)           0.819    11.211    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124    11.335 r  picorv32_core/reg_out[31]_i_3/O
                         net (fo=16, routed)          0.628    11.962    picorv32_core/reg_out[31]_i_3_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I3_O)        0.124    12.086 r  picorv32_core/reg_out[31]_i_1/O
                         net (fo=1, routed)           0.000    12.086    picorv32_core/reg_out[31]
    SLICE_X7Y56          FDRE                                         r  picorv32_core/reg_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.603    15.026    picorv32_core/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  picorv32_core/reg_out_reg[31]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    15.208    picorv32_core/reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  3.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.354%)  route 0.328ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.328     2.081    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.988    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.354%)  route 0.328ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.328     2.081    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.988    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.354%)  route 0.328ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.328     2.081    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.988    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.354%)  route 0.328ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.328     2.081    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.988    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.354%)  route 0.328ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.328     2.081    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.988    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.354%)  route 0.328ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.328     2.081    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.988    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.354%)  route 0.328ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.328     2.081    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y54          RAMS32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMS32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.988    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.354%)  route 0.328ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.328     2.081    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y54          RAMS32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMS32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD_D1/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.988    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 picorv32_core/count_cycle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.867%)  route 0.321ns (58.133%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.604     1.523    picorv32_core/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  picorv32_core/count_cycle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  picorv32_core/count_cycle_reg[9]/Q
                         net (fo=2, routed)           0.239     1.903    picorv32_core/count_cycle_reg[9]
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.045     1.948 r  picorv32_core/reg_out[9]_i_3/O
                         net (fo=1, routed)           0.082     2.030    picorv32_core/reg_out[9]_i_3_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.045     2.075 r  picorv32_core/reg_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.075    picorv32_core/reg_out[9]
    SLICE_X5Y48          FDRE                                         r  picorv32_core/reg_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.947     2.112    picorv32_core/clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  picorv32_core/reg_out_reg[9]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.092     1.953    picorv32_core/reg_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.164ns (27.551%)  route 0.431ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.669     1.589    picorv32_core/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  picorv32_core/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  picorv32_core/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.431     2.184    picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD2
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.874     2.039    picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y54          RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.250     1.788    
    SLICE_X6Y54          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.042    picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10    memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11    memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10    memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11    memory_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    text_display_inst/x7_segment_hex_inst/number_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y54     picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y54     picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y54     picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y54     picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y54     picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y54     picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y54     picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y54     picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y52    picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y52    picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y51    picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y52    picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA/CLK



