// Seed: 3309787071
module module_0;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  parameter id_6 = 1;
endmodule
module module_2 #(
    parameter id_0 = 32'd92
) (
    input  tri1 _id_0,
    output wire id_1
);
  logic [7:0][id_0] id_3 = -1;
  module_0 modCall_1 ();
  logic id_4 = 1;
endmodule
module module_3 #(
    parameter id_13 = 32'd42,
    parameter id_21 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23[id_13 : id_21],
    id_24
);
  output wire id_24;
  inout logic [7:0] id_23;
  inout wire id_22;
  inout wire _id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire _id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  module_0 modCall_1 ();
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  nor primCall (
      id_1,
      id_11,
      id_12,
      id_14,
      id_15,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8
  );
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
