
---------- Begin Simulation Statistics ----------
final_tick                               2541881374500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208620                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   208619                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.11                       # Real time elapsed on the host
host_tick_rate                              590332087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195313                       # Number of instructions simulated
sim_ops                                       4195313                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011872                       # Number of seconds simulated
sim_ticks                                 11871529500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.666870                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367776                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               788088                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2597                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78090                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            840341                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45392                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          289028                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           243636                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1019063                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65004                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31492                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195313                       # Number of instructions committed
system.cpu.committedOps                       4195313                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.656142                       # CPI: cycles per instruction
system.cpu.discardedOps                        215630                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608626                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1456949                       # DTB hits
system.cpu.dtb.data_misses                       7608                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407220                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854255                       # DTB read hits
system.cpu.dtb.read_misses                       6793                       # DTB read misses
system.cpu.dtb.write_accesses                  201406                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602694                       # DTB write hits
system.cpu.dtb.write_misses                       815                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18125                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3438198                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663754                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16834588                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176799                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  941774                       # ITB accesses
system.cpu.itb.fetch_acv                          728                       # ITB acv
system.cpu.itb.fetch_hits                      934524                       # ITB hits
system.cpu.itb.fetch_misses                      7250                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10956388000     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9658000      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17281500      0.15%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               892408500      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11875736000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8036800000     67.67%     67.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3838936000     32.33%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23729287                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85408      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541061     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839157     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592498     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195313                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6894699                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          452                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22881454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22881454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22881454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22881454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117340.789744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117340.789744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117340.789744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117340.789744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13120486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13120486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13120486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13120486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67284.543590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67284.543590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67284.543590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67284.543590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22531957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22531957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117353.942708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117353.942708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12920989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12920989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67296.817708                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67296.817708                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.264209                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539458349000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.264209                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204013                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204013                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128869                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34842                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87221                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34255                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28995                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40952                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11197696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11197696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17904305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               71                       # Total snoops (count)
system.membus.snoopTraffic                       4544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158173                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002864                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053439                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157720     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                     453      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158173                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           825152535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376296750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          465555250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5615552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10091840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5615552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5615552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473026833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377060765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850087598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473026833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473026833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187834937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187834937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187834937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473026833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377060765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037922536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216595750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7379                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7379                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408850                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112438                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157685                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121834                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157685                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2077                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5757                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015997000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4779728250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13677.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32427.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104541                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157685                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.170197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.440301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.817391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34658     42.41%     42.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24199     29.61%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9967     12.20%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4686      5.73%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2373      2.90%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1473      1.80%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          949      1.16%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          623      0.76%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2795      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81723                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.975200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.386139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.578883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1364     18.48%     18.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5538     75.05%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           274      3.71%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           100      1.36%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.58%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7379                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.728509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6649     90.11%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.07%     91.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              432      5.85%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              149      2.02%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.91%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7379                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9433536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  658304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7663168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10091840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7797376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       645.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11871524500                       # Total gap between requests
system.mem_ctrls.avgGap                      42471.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4988800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7663168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420232287.676158308983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374402978.150372266769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 645508061.956127882004                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121834                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2525964750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2253763500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291460482750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28788.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32223.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2392275.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315702240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167773155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           562874760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311299920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5186118210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191410080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7671889725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.242738                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446859500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11028430000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267892800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142365630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489554100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          313727220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5125611570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242363040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7518225720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.298828                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    575732250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10899557250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11864329500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1617042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1617042                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1617042                       # number of overall hits
system.cpu.icache.overall_hits::total         1617042                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87812                       # number of overall misses
system.cpu.icache.overall_misses::total         87812                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5399754000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5399754000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5399754000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5399754000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1704854                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1704854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1704854                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1704854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051507                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051507                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051507                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051507                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61492.210632                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61492.210632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61492.210632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61492.210632                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87221                       # number of writebacks
system.cpu.icache.writebacks::total             87221                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87812                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87812                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87812                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87812                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5311943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5311943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5311943000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5311943000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051507                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051507                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051507                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051507                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60492.222020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60492.222020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60492.222020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60492.222020                       # average overall mshr miss latency
system.cpu.icache.replacements                  87221                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1617042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1617042                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87812                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5399754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5399754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1704854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1704854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61492.210632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61492.210632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5311943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5311943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60492.222020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60492.222020                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.840876                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1639809                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87299                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.783823                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.840876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3497519                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3497519                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316979                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105719                       # number of overall misses
system.cpu.dcache.overall_misses::total        105719                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6784834000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6784834000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6784834000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6784834000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422698                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422698                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422698                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64178.000170                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64178.000170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64178.000170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64178.000170                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34666                       # number of writebacks
system.cpu.dcache.writebacks::total             34666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36659                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36659                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69060                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69060                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69060                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69060                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4403435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4403435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4403435000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4403435000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048542                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048542                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63762.452939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63762.452939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63762.452939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63762.452939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68918                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3307967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3307967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67165.489026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67165.489026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2682290000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2682290000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66971.860877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66971.860877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61572.333003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61572.333003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721145000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721145000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59331.414389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59331.414389                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64421000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64421000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71578.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71578.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70578.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70578.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541881374500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.530410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378646                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.004150                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.530410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2959934                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2959934                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3216747945000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229124                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   229124                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1773.92                       # Real time elapsed on the host
host_tick_rate                              379157111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   406448842                       # Number of instructions simulated
sim_ops                                     406448842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.672596                       # Number of seconds simulated
sim_ticks                                672595552500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.548371                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                57800101                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             79671122                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             167348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5842161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          76369332                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4962922                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        13079536                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          8116614                       # Number of indirect misses.
system.cpu.branchPred.lookups               109895212                       # Number of BP lookups
system.cpu.branchPred.usedRAS                10093227                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       707469                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   401512231                       # Number of instructions committed
system.cpu.committedOps                     401512231                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.349937                       # CPI: cycles per instruction
system.cpu.discardedOps                      12228764                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109921311                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    113752184                       # DTB hits
system.cpu.dtb.data_misses                    1204276                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 75003035                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     75302123                       # DTB read hits
system.cpu.dtb.read_misses                    1178386                       # DTB read misses
system.cpu.dtb.write_accesses                34918276                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38450061                       # DTB write hits
system.cpu.dtb.write_misses                     25890                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              370912                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          296887295                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          86226649                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39797084                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       637362529                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298513                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               204199715                       # ITB accesses
system.cpu.itb.fetch_acv                          411                       # ITB acv
system.cpu.itb.fetch_hits                   204197466                       # ITB hits
system.cpu.itb.fetch_misses                      2249                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24299      6.83%      6.88% # number of callpals executed
system.cpu.kern.callpal::rdps                    1557      0.44%      7.32% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.32% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.32% # number of callpals executed
system.cpu.kern.callpal::rti                     3713      1.04%      8.36% # number of callpals executed
system.cpu.kern.callpal::callsys                  190      0.05%      8.42% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.42% # number of callpals executed
system.cpu.kern.callpal::rdunique              325941     91.58%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 355904                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1446205                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10407     36.20%     36.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     688      2.39%     38.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17605     61.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28751                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10406     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      688      3.19%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10406     48.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21551                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             657769359500     97.84%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                85384500      0.01%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               919372000      0.14%     97.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13513494500      2.01%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         672287610500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.591082                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749574                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3632                      
system.cpu.kern.mode_good::user                  3632                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3901                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3632                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.931043                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964290                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        52485626500      7.81%      7.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         619801984000     92.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1345040864                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30979650      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               242276974     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 225216      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                235923      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44879      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14965      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               77959725     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38312346      9.54%     97.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             45982      0.01%     97.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            46002      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11370569      2.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                401512231                       # Class of committed instruction
system.cpu.quiesceCycles                       150241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       707678335                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6717728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13435327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3613971125                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3613971125                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3613971125                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3613971125                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117849.446455                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117849.446455                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117849.446455                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117849.446455                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           106                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    35.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2078919600                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2078919600                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2078919600                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2078919600                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67792.330268                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67792.330268                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67792.330268                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67792.330268                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8718467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8718467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117817.121622                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117817.121622                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5018467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5018467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67817.121622                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67817.121622                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3605252658                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3605252658                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117849.524647                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117849.524647                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2073901133                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2073901133                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67792.270299                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67792.270299                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6197924                       # Transaction distribution
system.membus.trans_dist::WriteReq               1622                       # Transaction distribution
system.membus.trans_dist::WriteResp              1622                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1045911                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3818966                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1852718                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            490285                       # Transaction distribution
system.membus.trans_dist::ReadExResp           490285                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3818967                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2377753                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11456900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11456900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8603904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8609560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20127792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    488827712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    488827712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    248530048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    248538931                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               739324531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6720439                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004661                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6720293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     146      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6720439                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5221500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         34210075252                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             403717                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15535706500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19839643250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      244413888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      183549632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          427963520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    244413888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     244413888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66938304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66938304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3818967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2867963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6686930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1045911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1045911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         363389093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         272897481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             636286574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    363389093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        363389093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99522371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99522371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99522371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        363389093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        272897481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            735808945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4471808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2181341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2856495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153347250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       264220                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       264220                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14766821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4212929                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6686930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4864835                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6686930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4864835                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1649094                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                393027                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            174270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            255233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            348919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            197593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            366788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            294347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            503464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            195938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            194098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           615741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           287385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           304349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           227060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           439052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           461269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            115782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            365287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            290201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            119297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            330987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            156838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            627307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           479692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           299457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           277475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           129985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           454464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           545905                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  69765301000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25189180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            164224726000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13848.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32598.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       120                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3176456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3146621                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6686930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4864835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4850886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  181368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  91109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  97436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 250473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 270402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 268113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 266630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 269330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 283403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 268108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 267260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 267106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 265436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 264447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 264405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 264230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 264550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 264538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    433                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3186559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.994999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.444102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.332867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1211425     38.02%     38.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1242658     39.00%     77.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       310723      9.75%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       158684      4.98%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       111458      3.50%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38087      1.20%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25835      0.81%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16939      0.53%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70750      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3186559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       264220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.066732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.095755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15200      5.75%      5.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          85888     32.51%     38.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         95432     36.12%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38812     14.69%     89.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         21750      8.23%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4494      1.70%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           907      0.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           470      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           359      0.14%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           235      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           168      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           136      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          115      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           75      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           61      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           53      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           44      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        264220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       264220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.924536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.875765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.319353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           166845     63.15%     63.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3477      1.32%     64.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57883     21.91%     86.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21220      8.03%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13486      5.10%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              863      0.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              204      0.08%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              120      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               70      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        264220                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              322421504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               105542016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               286195264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               427963520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            311349440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       479.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       425.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    636.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    462.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  672595491000                       # Total gap between requests
system.mem_ctrls.avgGap                      58224.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    139605824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    182815680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    286195264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 207562811.679460197687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 271806257.594901323318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 425508707.181051433086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3818967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2867963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4864835                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  69385778750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  94838947250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16273186090750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18168.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33068.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3345064.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12019775880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6388635825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19455893100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12298915080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53093832480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     290867862720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13336196160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       407461111245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.804052                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32127854500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22459320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 618010623500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10732433880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5704408710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16514498700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11044053180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53093832480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287533725810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16143962880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       400766915640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.851272                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39441938500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22459320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 610696728500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32214                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32214                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1610                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8883                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967363                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1920500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4032000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159773125                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1531000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1579000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    674787370500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    203623923                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        203623923                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    203623923                       # number of overall hits
system.cpu.icache.overall_hits::total       203623923                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3818966                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3818966                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3818966                       # number of overall misses
system.cpu.icache.overall_misses::total       3818966                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 180632169500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 180632169500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 180632169500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 180632169500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    207442889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    207442889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    207442889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    207442889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018410                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018410                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47298.711091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47298.711091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47298.711091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47298.711091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3818966                       # number of writebacks
system.cpu.icache.writebacks::total           3818966                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3818966                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3818966                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3818966                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3818966                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 176813202500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 176813202500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 176813202500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 176813202500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018410                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018410                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018410                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018410                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46298.710829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46298.710829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46298.710829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46298.710829                       # average overall mshr miss latency
system.cpu.icache.replacements                3818966                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    203623923                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       203623923                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3818966                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3818966                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 180632169500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 180632169500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    207442889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    207442889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47298.711091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47298.711091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3818966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3818966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 176813202500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 176813202500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46298.710829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46298.710829                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           207476052                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3819478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.320525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         418704745                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        418704745                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    106723539                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        106723539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    106723539                       # number of overall hits
system.cpu.dcache.overall_hits::total       106723539                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3256516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3256516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3256516                       # number of overall misses
system.cpu.dcache.overall_misses::total       3256516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 213335959500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 213335959500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 213335959500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 213335959500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109980055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109980055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109980055                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109980055                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029610                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029610                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65510.490199                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65510.490199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65510.490199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65510.490199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1015319                       # number of writebacks
system.cpu.dcache.writebacks::total           1015319                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       396431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       396431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       396431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       396431                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2860085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2860085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2860085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2860085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2827                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2827                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 185875179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 185875179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 185875179500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 185875179500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241347500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241347500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64989.390001                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64989.390001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64989.390001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64989.390001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85372.302794                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85372.302794                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2867963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     70917764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70917764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2375883                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2375883                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 159105728500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 159105728500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73293647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73293647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66966.988063                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66966.988063                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6069                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6069                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2369814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2369814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 156299241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 156299241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241347500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241347500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65954.223201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65954.223201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200288.381743                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200288.381743                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35805775                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35805775                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       880633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       880633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54230231000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54230231000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36686408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36686408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61580.966191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61580.966191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       390362                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       390362                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       490271                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       490271                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1622                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1622                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29575938000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29575938000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60325.693341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60325.693341                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1642253                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1642253                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         7895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    585446000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    585446000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1650148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1650148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004784                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004784                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74154.021533                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74154.021533                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         7895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    577551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    577551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004784                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73154.021533                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73154.021533                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1649848                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1649848                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1649848                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1649848                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 674866570500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112915594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2868987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.357304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         229428065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        229428065                       # Number of data accesses

---------- End Simulation Statistics   ----------
