<stg><name>CopyColScore</name>


<trans_list>

<trans id="480" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %init_col_scr_local_0_addr = getelementptr i16 %init_col_scr_local_0, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="6">
<![CDATA[
entry:2 %init_col_scr_local_0_load = load i6 %init_col_scr_local_0_addr

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %init_col_scr_local_1_addr = getelementptr i16 %init_col_scr_local_1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="6">
<![CDATA[
entry:4 %init_col_scr_local_1_load = load i6 %init_col_scr_local_1_addr

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %init_col_scr_local_2_addr = getelementptr i16 %init_col_scr_local_2, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="6">
<![CDATA[
entry:6 %init_col_scr_local_2_load = load i6 %init_col_scr_local_2_addr

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="6">
<![CDATA[
entry:2 %init_col_scr_local_0_load = load i6 %init_col_scr_local_0_addr

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="6">
<![CDATA[
entry:4 %init_col_scr_local_1_load = load i6 %init_col_scr_local_1_addr

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="6">
<![CDATA[
entry:6 %init_col_scr_local_2_load = load i6 %init_col_scr_local_2_addr

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %init_col_scr_local_0_addr_1 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %init_col_scr_local_1_addr_1 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %init_col_scr_local_2_addr_1 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
entry:10 %zext_ln486 = zext i8 %idx_read

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %init_col_scr_addr = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486

]]></Node>
<StgValue><ssdm name="init_col_scr_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="48" op_0_bw="8">
<![CDATA[
entry:12 %init_col_scr_load = load i8 %init_col_scr_addr

]]></Node>
<StgValue><ssdm name="init_col_scr_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %add_ln486 = add i8 %idx_read, i8 1

]]></Node>
<StgValue><ssdm name="add_ln486"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
entry:20 %zext_ln486_1 = zext i8 %add_ln486

]]></Node>
<StgValue><ssdm name="zext_ln486_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %init_col_scr_addr_1 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_1

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="48" op_0_bw="8">
<![CDATA[
entry:22 %init_col_scr_load_1 = load i8 %init_col_scr_addr_1

]]></Node>
<StgValue><ssdm name="init_col_scr_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:326 %store_ln481 = store i16 %init_col_scr_local_0_load, i6 %init_col_scr_local_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln481"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:327 %store_ln481 = store i16 %init_col_scr_local_1_load, i6 %init_col_scr_local_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln481"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:328 %store_ln481 = store i16 %init_col_scr_local_2_load, i6 %init_col_scr_local_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln481"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="48" op_0_bw="8">
<![CDATA[
entry:12 %init_col_scr_load = load i8 %init_col_scr_addr

]]></Node>
<StgValue><ssdm name="init_col_scr_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="48">
<![CDATA[
entry:13 %trunc_ln486 = trunc i48 %init_col_scr_load

]]></Node>
<StgValue><ssdm name="trunc_ln486"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %trunc_ln486_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %trunc_ln486_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %init_col_scr_local_0_addr_2 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %init_col_scr_local_1_addr_2 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %init_col_scr_local_2_addr_2 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="48" op_0_bw="8">
<![CDATA[
entry:22 %init_col_scr_load_1 = load i8 %init_col_scr_addr_1

]]></Node>
<StgValue><ssdm name="init_col_scr_load_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="48">
<![CDATA[
entry:23 %trunc_ln486_3 = trunc i48 %init_col_scr_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln486_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %trunc_ln486_4 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln486_5 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_1, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %init_col_scr_local_0_addr_3 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %init_col_scr_local_1_addr_3 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %init_col_scr_local_2_addr_3 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:29 %add_ln486_1 = add i8 %idx_read, i8 2

]]></Node>
<StgValue><ssdm name="add_ln486_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
entry:30 %zext_ln486_2 = zext i8 %add_ln486_1

]]></Node>
<StgValue><ssdm name="zext_ln486_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %init_col_scr_addr_2 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_2

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="48" op_0_bw="8">
<![CDATA[
entry:32 %init_col_scr_load_2 = load i8 %init_col_scr_addr_2

]]></Node>
<StgValue><ssdm name="init_col_scr_load_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:39 %add_ln486_2 = add i8 %idx_read, i8 3

]]></Node>
<StgValue><ssdm name="add_ln486_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
entry:40 %zext_ln486_3 = zext i8 %add_ln486_2

]]></Node>
<StgValue><ssdm name="zext_ln486_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %init_col_scr_addr_3 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_3

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="48" op_0_bw="8">
<![CDATA[
entry:42 %init_col_scr_load_3 = load i8 %init_col_scr_addr_3

]]></Node>
<StgValue><ssdm name="init_col_scr_load_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:329 %store_ln486 = store i16 %trunc_ln486, i6 %init_col_scr_local_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:330 %store_ln486 = store i16 %trunc_ln486_1, i6 %init_col_scr_local_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:331 %store_ln486 = store i16 %trunc_ln486_2, i6 %init_col_scr_local_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:332 %store_ln486 = store i16 %trunc_ln486_3, i6 %init_col_scr_local_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:333 %store_ln486 = store i16 %trunc_ln486_4, i6 %init_col_scr_local_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:334 %store_ln486 = store i16 %trunc_ln486_5, i6 %init_col_scr_local_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="48" op_0_bw="8">
<![CDATA[
entry:32 %init_col_scr_load_2 = load i8 %init_col_scr_addr_2

]]></Node>
<StgValue><ssdm name="init_col_scr_load_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="48">
<![CDATA[
entry:33 %trunc_ln486_6 = trunc i48 %init_col_scr_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln486_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %trunc_ln486_7 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %trunc_ln486_8 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_2, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_8"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %init_col_scr_local_0_addr_4 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %init_col_scr_local_1_addr_4 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %init_col_scr_local_2_addr_4 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="48" op_0_bw="8">
<![CDATA[
entry:42 %init_col_scr_load_3 = load i8 %init_col_scr_addr_3

]]></Node>
<StgValue><ssdm name="init_col_scr_load_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="48">
<![CDATA[
entry:43 %trunc_ln486_9 = trunc i48 %init_col_scr_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln486_9"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %trunc_ln486_s = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_s"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %trunc_ln486_10 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_3, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_10"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %init_col_scr_local_0_addr_5 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %init_col_scr_local_1_addr_5 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %init_col_scr_local_2_addr_5 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_5"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:49 %add_ln486_3 = add i8 %idx_read, i8 4

]]></Node>
<StgValue><ssdm name="add_ln486_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
entry:50 %zext_ln486_4 = zext i8 %add_ln486_3

]]></Node>
<StgValue><ssdm name="zext_ln486_4"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %init_col_scr_addr_4 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_4

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_4"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="48" op_0_bw="8">
<![CDATA[
entry:52 %init_col_scr_load_4 = load i8 %init_col_scr_addr_4

]]></Node>
<StgValue><ssdm name="init_col_scr_load_4"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %add_ln486_4 = add i8 %idx_read, i8 5

]]></Node>
<StgValue><ssdm name="add_ln486_4"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
entry:60 %zext_ln486_5 = zext i8 %add_ln486_4

]]></Node>
<StgValue><ssdm name="zext_ln486_5"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %init_col_scr_addr_5 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_5

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="48" op_0_bw="8">
<![CDATA[
entry:62 %init_col_scr_load_5 = load i8 %init_col_scr_addr_5

]]></Node>
<StgValue><ssdm name="init_col_scr_load_5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:335 %store_ln486 = store i16 %trunc_ln486_6, i6 %init_col_scr_local_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:336 %store_ln486 = store i16 %trunc_ln486_7, i6 %init_col_scr_local_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:337 %store_ln486 = store i16 %trunc_ln486_8, i6 %init_col_scr_local_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:338 %store_ln486 = store i16 %trunc_ln486_9, i6 %init_col_scr_local_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:339 %store_ln486 = store i16 %trunc_ln486_s, i6 %init_col_scr_local_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:340 %store_ln486 = store i16 %trunc_ln486_10, i6 %init_col_scr_local_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="48" op_0_bw="8">
<![CDATA[
entry:52 %init_col_scr_load_4 = load i8 %init_col_scr_addr_4

]]></Node>
<StgValue><ssdm name="init_col_scr_load_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="48">
<![CDATA[
entry:53 %trunc_ln486_11 = trunc i48 %init_col_scr_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln486_11"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %trunc_ln486_12 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_12"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln486_13 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_4, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_13"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %init_col_scr_local_0_addr_6 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_6"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %init_col_scr_local_1_addr_6 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_6"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %init_col_scr_local_2_addr_6 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_6"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="48" op_0_bw="8">
<![CDATA[
entry:62 %init_col_scr_load_5 = load i8 %init_col_scr_addr_5

]]></Node>
<StgValue><ssdm name="init_col_scr_load_5"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="48">
<![CDATA[
entry:63 %trunc_ln486_14 = trunc i48 %init_col_scr_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln486_14"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %trunc_ln486_15 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_15"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %trunc_ln486_16 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_5, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_16"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %init_col_scr_local_0_addr_7 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %init_col_scr_local_1_addr_7 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %init_col_scr_local_2_addr_7 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_7"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:69 %add_ln486_5 = add i8 %idx_read, i8 6

]]></Node>
<StgValue><ssdm name="add_ln486_5"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
entry:70 %zext_ln486_6 = zext i8 %add_ln486_5

]]></Node>
<StgValue><ssdm name="zext_ln486_6"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %init_col_scr_addr_6 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_6

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_6"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="8">
<![CDATA[
entry:72 %init_col_scr_load_6 = load i8 %init_col_scr_addr_6

]]></Node>
<StgValue><ssdm name="init_col_scr_load_6"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:79 %add_ln486_6 = add i8 %idx_read, i8 7

]]></Node>
<StgValue><ssdm name="add_ln486_6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
entry:80 %zext_ln486_7 = zext i8 %add_ln486_6

]]></Node>
<StgValue><ssdm name="zext_ln486_7"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %init_col_scr_addr_7 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_7

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_7"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="48" op_0_bw="8">
<![CDATA[
entry:82 %init_col_scr_load_7 = load i8 %init_col_scr_addr_7

]]></Node>
<StgValue><ssdm name="init_col_scr_load_7"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:341 %store_ln486 = store i16 %trunc_ln486_11, i6 %init_col_scr_local_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:342 %store_ln486 = store i16 %trunc_ln486_12, i6 %init_col_scr_local_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:343 %store_ln486 = store i16 %trunc_ln486_13, i6 %init_col_scr_local_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:344 %store_ln486 = store i16 %trunc_ln486_14, i6 %init_col_scr_local_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:345 %store_ln486 = store i16 %trunc_ln486_15, i6 %init_col_scr_local_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:346 %store_ln486 = store i16 %trunc_ln486_16, i6 %init_col_scr_local_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="8">
<![CDATA[
entry:72 %init_col_scr_load_6 = load i8 %init_col_scr_addr_6

]]></Node>
<StgValue><ssdm name="init_col_scr_load_6"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="48">
<![CDATA[
entry:73 %trunc_ln486_17 = trunc i48 %init_col_scr_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln486_17"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %trunc_ln486_18 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_18"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:75 %trunc_ln486_19 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_6, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_19"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %init_col_scr_local_0_addr_8 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_8"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %init_col_scr_local_1_addr_8 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_8"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %init_col_scr_local_2_addr_8 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="48" op_0_bw="8">
<![CDATA[
entry:82 %init_col_scr_load_7 = load i8 %init_col_scr_addr_7

]]></Node>
<StgValue><ssdm name="init_col_scr_load_7"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="48">
<![CDATA[
entry:83 %trunc_ln486_20 = trunc i48 %init_col_scr_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln486_20"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %trunc_ln486_21 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_7, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_21"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %trunc_ln486_22 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_7, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_22"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %init_col_scr_local_0_addr_9 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_9"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %init_col_scr_local_1_addr_9 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_9"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %init_col_scr_local_2_addr_9 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_9"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:89 %add_ln486_7 = add i8 %idx_read, i8 8

]]></Node>
<StgValue><ssdm name="add_ln486_7"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
entry:90 %zext_ln486_8 = zext i8 %add_ln486_7

]]></Node>
<StgValue><ssdm name="zext_ln486_8"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %init_col_scr_addr_8 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_8

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_8"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="48" op_0_bw="8">
<![CDATA[
entry:92 %init_col_scr_load_8 = load i8 %init_col_scr_addr_8

]]></Node>
<StgValue><ssdm name="init_col_scr_load_8"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:99 %add_ln486_8 = add i8 %idx_read, i8 9

]]></Node>
<StgValue><ssdm name="add_ln486_8"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
entry:100 %zext_ln486_9 = zext i8 %add_ln486_8

]]></Node>
<StgValue><ssdm name="zext_ln486_9"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %init_col_scr_addr_9 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_9

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_9"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="48" op_0_bw="8">
<![CDATA[
entry:102 %init_col_scr_load_9 = load i8 %init_col_scr_addr_9

]]></Node>
<StgValue><ssdm name="init_col_scr_load_9"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:347 %store_ln486 = store i16 %trunc_ln486_17, i6 %init_col_scr_local_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:348 %store_ln486 = store i16 %trunc_ln486_18, i6 %init_col_scr_local_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:349 %store_ln486 = store i16 %trunc_ln486_19, i6 %init_col_scr_local_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:350 %store_ln486 = store i16 %trunc_ln486_20, i6 %init_col_scr_local_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:351 %store_ln486 = store i16 %trunc_ln486_21, i6 %init_col_scr_local_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:352 %store_ln486 = store i16 %trunc_ln486_22, i6 %init_col_scr_local_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="154" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="48" op_0_bw="8">
<![CDATA[
entry:92 %init_col_scr_load_8 = load i8 %init_col_scr_addr_8

]]></Node>
<StgValue><ssdm name="init_col_scr_load_8"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="48">
<![CDATA[
entry:93 %trunc_ln486_23 = trunc i48 %init_col_scr_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln486_23"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:94 %trunc_ln486_24 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_8, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_24"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:95 %trunc_ln486_25 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_8, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_25"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %init_col_scr_local_0_addr_10 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_10"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %init_col_scr_local_1_addr_10 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_10"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %init_col_scr_local_2_addr_10 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_10"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="48" op_0_bw="8">
<![CDATA[
entry:102 %init_col_scr_load_9 = load i8 %init_col_scr_addr_9

]]></Node>
<StgValue><ssdm name="init_col_scr_load_9"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="48">
<![CDATA[
entry:103 %trunc_ln486_26 = trunc i48 %init_col_scr_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln486_26"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:104 %trunc_ln486_27 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_9, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_27"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:105 %trunc_ln486_28 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_9, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_28"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %init_col_scr_local_0_addr_11 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_11"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %init_col_scr_local_1_addr_11 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_11"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %init_col_scr_local_2_addr_11 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_11"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:109 %add_ln486_9 = add i8 %idx_read, i8 10

]]></Node>
<StgValue><ssdm name="add_ln486_9"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
entry:110 %zext_ln486_10 = zext i8 %add_ln486_9

]]></Node>
<StgValue><ssdm name="zext_ln486_10"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %init_col_scr_addr_10 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_10

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_10"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="48" op_0_bw="8">
<![CDATA[
entry:112 %init_col_scr_load_10 = load i8 %init_col_scr_addr_10

]]></Node>
<StgValue><ssdm name="init_col_scr_load_10"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:119 %add_ln486_10 = add i8 %idx_read, i8 11

]]></Node>
<StgValue><ssdm name="add_ln486_10"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
entry:120 %zext_ln486_11 = zext i8 %add_ln486_10

]]></Node>
<StgValue><ssdm name="zext_ln486_11"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %init_col_scr_addr_11 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_11

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_11"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="48" op_0_bw="8">
<![CDATA[
entry:122 %init_col_scr_load_11 = load i8 %init_col_scr_addr_11

]]></Node>
<StgValue><ssdm name="init_col_scr_load_11"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:353 %store_ln486 = store i16 %trunc_ln486_23, i6 %init_col_scr_local_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:354 %store_ln486 = store i16 %trunc_ln486_24, i6 %init_col_scr_local_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:355 %store_ln486 = store i16 %trunc_ln486_25, i6 %init_col_scr_local_2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:356 %store_ln486 = store i16 %trunc_ln486_26, i6 %init_col_scr_local_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:357 %store_ln486 = store i16 %trunc_ln486_27, i6 %init_col_scr_local_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:358 %store_ln486 = store i16 %trunc_ln486_28, i6 %init_col_scr_local_2_addr_11

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="182" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="48" op_0_bw="8">
<![CDATA[
entry:112 %init_col_scr_load_10 = load i8 %init_col_scr_addr_10

]]></Node>
<StgValue><ssdm name="init_col_scr_load_10"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="48">
<![CDATA[
entry:113 %trunc_ln486_29 = trunc i48 %init_col_scr_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln486_29"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:114 %trunc_ln486_30 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_10, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_30"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:115 %trunc_ln486_31 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_10, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_31"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %init_col_scr_local_0_addr_12 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_12"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %init_col_scr_local_1_addr_12 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_12"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %init_col_scr_local_2_addr_12 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_12"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="48" op_0_bw="8">
<![CDATA[
entry:122 %init_col_scr_load_11 = load i8 %init_col_scr_addr_11

]]></Node>
<StgValue><ssdm name="init_col_scr_load_11"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="48">
<![CDATA[
entry:123 %trunc_ln486_32 = trunc i48 %init_col_scr_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln486_32"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:124 %trunc_ln486_33 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_11, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_33"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:125 %trunc_ln486_34 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_11, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_34"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %init_col_scr_local_0_addr_13 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_13"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %init_col_scr_local_1_addr_13 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_13"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %init_col_scr_local_2_addr_13 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_13"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:129 %add_ln486_11 = add i8 %idx_read, i8 12

]]></Node>
<StgValue><ssdm name="add_ln486_11"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
entry:130 %zext_ln486_12 = zext i8 %add_ln486_11

]]></Node>
<StgValue><ssdm name="zext_ln486_12"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %init_col_scr_addr_12 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_12

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_12"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="48" op_0_bw="8">
<![CDATA[
entry:132 %init_col_scr_load_12 = load i8 %init_col_scr_addr_12

]]></Node>
<StgValue><ssdm name="init_col_scr_load_12"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:139 %add_ln486_12 = add i8 %idx_read, i8 13

]]></Node>
<StgValue><ssdm name="add_ln486_12"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
entry:140 %zext_ln486_13 = zext i8 %add_ln486_12

]]></Node>
<StgValue><ssdm name="zext_ln486_13"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %init_col_scr_addr_13 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_13

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_13"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="8">
<![CDATA[
entry:142 %init_col_scr_load_13 = load i8 %init_col_scr_addr_13

]]></Node>
<StgValue><ssdm name="init_col_scr_load_13"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:359 %store_ln486 = store i16 %trunc_ln486_29, i6 %init_col_scr_local_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:360 %store_ln486 = store i16 %trunc_ln486_30, i6 %init_col_scr_local_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:361 %store_ln486 = store i16 %trunc_ln486_31, i6 %init_col_scr_local_2_addr_12

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:362 %store_ln486 = store i16 %trunc_ln486_32, i6 %init_col_scr_local_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:363 %store_ln486 = store i16 %trunc_ln486_33, i6 %init_col_scr_local_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:364 %store_ln486 = store i16 %trunc_ln486_34, i6 %init_col_scr_local_2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="210" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="48" op_0_bw="8">
<![CDATA[
entry:132 %init_col_scr_load_12 = load i8 %init_col_scr_addr_12

]]></Node>
<StgValue><ssdm name="init_col_scr_load_12"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="48">
<![CDATA[
entry:133 %trunc_ln486_35 = trunc i48 %init_col_scr_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln486_35"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:134 %trunc_ln486_36 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_12, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_36"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:135 %trunc_ln486_37 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_12, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_37"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %init_col_scr_local_0_addr_14 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_14"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %init_col_scr_local_1_addr_14 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_14"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %init_col_scr_local_2_addr_14 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_14"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="8">
<![CDATA[
entry:142 %init_col_scr_load_13 = load i8 %init_col_scr_addr_13

]]></Node>
<StgValue><ssdm name="init_col_scr_load_13"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="48">
<![CDATA[
entry:143 %trunc_ln486_38 = trunc i48 %init_col_scr_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln486_38"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:144 %trunc_ln486_39 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_13, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_39"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:145 %trunc_ln486_40 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_13, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_40"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146 %init_col_scr_local_0_addr_15 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_15"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %init_col_scr_local_1_addr_15 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_15"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148 %init_col_scr_local_2_addr_15 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_15"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:149 %add_ln486_13 = add i8 %idx_read, i8 14

]]></Node>
<StgValue><ssdm name="add_ln486_13"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="8">
<![CDATA[
entry:150 %zext_ln486_14 = zext i8 %add_ln486_13

]]></Node>
<StgValue><ssdm name="zext_ln486_14"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %init_col_scr_addr_14 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_14

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_14"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="8">
<![CDATA[
entry:152 %init_col_scr_load_14 = load i8 %init_col_scr_addr_14

]]></Node>
<StgValue><ssdm name="init_col_scr_load_14"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:159 %add_ln486_14 = add i8 %idx_read, i8 15

]]></Node>
<StgValue><ssdm name="add_ln486_14"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="8">
<![CDATA[
entry:160 %zext_ln486_15 = zext i8 %add_ln486_14

]]></Node>
<StgValue><ssdm name="zext_ln486_15"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %init_col_scr_addr_15 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_15

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_15"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="48" op_0_bw="8">
<![CDATA[
entry:162 %init_col_scr_load_15 = load i8 %init_col_scr_addr_15

]]></Node>
<StgValue><ssdm name="init_col_scr_load_15"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:365 %store_ln486 = store i16 %trunc_ln486_35, i6 %init_col_scr_local_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:366 %store_ln486 = store i16 %trunc_ln486_36, i6 %init_col_scr_local_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:367 %store_ln486 = store i16 %trunc_ln486_37, i6 %init_col_scr_local_2_addr_14

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:368 %store_ln486 = store i16 %trunc_ln486_38, i6 %init_col_scr_local_0_addr_15

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:369 %store_ln486 = store i16 %trunc_ln486_39, i6 %init_col_scr_local_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:370 %store_ln486 = store i16 %trunc_ln486_40, i6 %init_col_scr_local_2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="238" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="8">
<![CDATA[
entry:152 %init_col_scr_load_14 = load i8 %init_col_scr_addr_14

]]></Node>
<StgValue><ssdm name="init_col_scr_load_14"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="48">
<![CDATA[
entry:153 %trunc_ln486_41 = trunc i48 %init_col_scr_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln486_41"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:154 %trunc_ln486_42 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_14, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_42"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:155 %trunc_ln486_43 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_14, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_43"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %init_col_scr_local_0_addr_16 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_16"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %init_col_scr_local_1_addr_16 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_16"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %init_col_scr_local_2_addr_16 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_16"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="48" op_0_bw="8">
<![CDATA[
entry:162 %init_col_scr_load_15 = load i8 %init_col_scr_addr_15

]]></Node>
<StgValue><ssdm name="init_col_scr_load_15"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="48">
<![CDATA[
entry:163 %trunc_ln486_44 = trunc i48 %init_col_scr_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln486_44"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:164 %trunc_ln486_45 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_15, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_45"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:165 %trunc_ln486_46 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_15, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_46"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %init_col_scr_local_0_addr_17 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_17"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %init_col_scr_local_1_addr_17 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_17"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %init_col_scr_local_2_addr_17 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_17"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:169 %add_ln486_15 = add i8 %idx_read, i8 16

]]></Node>
<StgValue><ssdm name="add_ln486_15"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
entry:170 %zext_ln486_16 = zext i8 %add_ln486_15

]]></Node>
<StgValue><ssdm name="zext_ln486_16"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %init_col_scr_addr_16 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_16

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_16"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="48" op_0_bw="8">
<![CDATA[
entry:172 %init_col_scr_load_16 = load i8 %init_col_scr_addr_16

]]></Node>
<StgValue><ssdm name="init_col_scr_load_16"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:179 %add_ln486_16 = add i8 %idx_read, i8 17

]]></Node>
<StgValue><ssdm name="add_ln486_16"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="8">
<![CDATA[
entry:180 %zext_ln486_17 = zext i8 %add_ln486_16

]]></Node>
<StgValue><ssdm name="zext_ln486_17"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %init_col_scr_addr_17 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_17

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_17"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="48" op_0_bw="8">
<![CDATA[
entry:182 %init_col_scr_load_17 = load i8 %init_col_scr_addr_17

]]></Node>
<StgValue><ssdm name="init_col_scr_load_17"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:371 %store_ln486 = store i16 %trunc_ln486_41, i6 %init_col_scr_local_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:372 %store_ln486 = store i16 %trunc_ln486_42, i6 %init_col_scr_local_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:373 %store_ln486 = store i16 %trunc_ln486_43, i6 %init_col_scr_local_2_addr_16

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:374 %store_ln486 = store i16 %trunc_ln486_44, i6 %init_col_scr_local_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:375 %store_ln486 = store i16 %trunc_ln486_45, i6 %init_col_scr_local_1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:376 %store_ln486 = store i16 %trunc_ln486_46, i6 %init_col_scr_local_2_addr_17

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="266" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="48" op_0_bw="8">
<![CDATA[
entry:172 %init_col_scr_load_16 = load i8 %init_col_scr_addr_16

]]></Node>
<StgValue><ssdm name="init_col_scr_load_16"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="48">
<![CDATA[
entry:173 %trunc_ln486_47 = trunc i48 %init_col_scr_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln486_47"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:174 %trunc_ln486_48 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_16, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_48"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:175 %trunc_ln486_49 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_16, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_49"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %init_col_scr_local_0_addr_18 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_18"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:177 %init_col_scr_local_1_addr_18 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_18"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %init_col_scr_local_2_addr_18 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_18"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="48" op_0_bw="8">
<![CDATA[
entry:182 %init_col_scr_load_17 = load i8 %init_col_scr_addr_17

]]></Node>
<StgValue><ssdm name="init_col_scr_load_17"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="48">
<![CDATA[
entry:183 %trunc_ln486_50 = trunc i48 %init_col_scr_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln486_50"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:184 %trunc_ln486_51 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_17, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_51"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:185 %trunc_ln486_52 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_17, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_52"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:186 %init_col_scr_local_0_addr_19 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_19"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %init_col_scr_local_1_addr_19 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_19"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %init_col_scr_local_2_addr_19 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_19"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:189 %add_ln486_17 = add i8 %idx_read, i8 18

]]></Node>
<StgValue><ssdm name="add_ln486_17"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="8">
<![CDATA[
entry:190 %zext_ln486_18 = zext i8 %add_ln486_17

]]></Node>
<StgValue><ssdm name="zext_ln486_18"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %init_col_scr_addr_18 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_18

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_18"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="8">
<![CDATA[
entry:192 %init_col_scr_load_18 = load i8 %init_col_scr_addr_18

]]></Node>
<StgValue><ssdm name="init_col_scr_load_18"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:199 %add_ln486_18 = add i8 %idx_read, i8 19

]]></Node>
<StgValue><ssdm name="add_ln486_18"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="8">
<![CDATA[
entry:200 %zext_ln486_19 = zext i8 %add_ln486_18

]]></Node>
<StgValue><ssdm name="zext_ln486_19"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:201 %init_col_scr_addr_19 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_19

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_19"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="8">
<![CDATA[
entry:202 %init_col_scr_load_19 = load i8 %init_col_scr_addr_19

]]></Node>
<StgValue><ssdm name="init_col_scr_load_19"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:377 %store_ln486 = store i16 %trunc_ln486_47, i6 %init_col_scr_local_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:378 %store_ln486 = store i16 %trunc_ln486_48, i6 %init_col_scr_local_1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:379 %store_ln486 = store i16 %trunc_ln486_49, i6 %init_col_scr_local_2_addr_18

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:380 %store_ln486 = store i16 %trunc_ln486_50, i6 %init_col_scr_local_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:381 %store_ln486 = store i16 %trunc_ln486_51, i6 %init_col_scr_local_1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:382 %store_ln486 = store i16 %trunc_ln486_52, i6 %init_col_scr_local_2_addr_19

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="294" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="8">
<![CDATA[
entry:192 %init_col_scr_load_18 = load i8 %init_col_scr_addr_18

]]></Node>
<StgValue><ssdm name="init_col_scr_load_18"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="48">
<![CDATA[
entry:193 %trunc_ln486_53 = trunc i48 %init_col_scr_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln486_53"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:194 %trunc_ln486_54 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_18, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_54"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:195 %trunc_ln486_55 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_18, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_55"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %init_col_scr_local_0_addr_20 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_20"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %init_col_scr_local_1_addr_20 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_20"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:198 %init_col_scr_local_2_addr_20 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_20"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="8">
<![CDATA[
entry:202 %init_col_scr_load_19 = load i8 %init_col_scr_addr_19

]]></Node>
<StgValue><ssdm name="init_col_scr_load_19"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="48">
<![CDATA[
entry:203 %trunc_ln486_56 = trunc i48 %init_col_scr_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln486_56"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:204 %trunc_ln486_57 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_19, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_57"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:205 %trunc_ln486_58 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_19, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_58"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %init_col_scr_local_0_addr_21 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_21"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:207 %init_col_scr_local_1_addr_21 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_21"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:208 %init_col_scr_local_2_addr_21 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_21"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:209 %add_ln486_19 = add i8 %idx_read, i8 20

]]></Node>
<StgValue><ssdm name="add_ln486_19"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="8">
<![CDATA[
entry:210 %zext_ln486_20 = zext i8 %add_ln486_19

]]></Node>
<StgValue><ssdm name="zext_ln486_20"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %init_col_scr_addr_20 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_20

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_20"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="8">
<![CDATA[
entry:212 %init_col_scr_load_20 = load i8 %init_col_scr_addr_20

]]></Node>
<StgValue><ssdm name="init_col_scr_load_20"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:219 %add_ln486_20 = add i8 %idx_read, i8 21

]]></Node>
<StgValue><ssdm name="add_ln486_20"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="8">
<![CDATA[
entry:220 %zext_ln486_21 = zext i8 %add_ln486_20

]]></Node>
<StgValue><ssdm name="zext_ln486_21"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:221 %init_col_scr_addr_21 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_21

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_21"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="48" op_0_bw="8">
<![CDATA[
entry:222 %init_col_scr_load_21 = load i8 %init_col_scr_addr_21

]]></Node>
<StgValue><ssdm name="init_col_scr_load_21"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:383 %store_ln486 = store i16 %trunc_ln486_53, i6 %init_col_scr_local_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:384 %store_ln486 = store i16 %trunc_ln486_54, i6 %init_col_scr_local_1_addr_20

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:385 %store_ln486 = store i16 %trunc_ln486_55, i6 %init_col_scr_local_2_addr_20

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:386 %store_ln486 = store i16 %trunc_ln486_56, i6 %init_col_scr_local_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:387 %store_ln486 = store i16 %trunc_ln486_57, i6 %init_col_scr_local_1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:388 %store_ln486 = store i16 %trunc_ln486_58, i6 %init_col_scr_local_2_addr_21

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="322" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="8">
<![CDATA[
entry:212 %init_col_scr_load_20 = load i8 %init_col_scr_addr_20

]]></Node>
<StgValue><ssdm name="init_col_scr_load_20"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="48">
<![CDATA[
entry:213 %trunc_ln486_59 = trunc i48 %init_col_scr_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln486_59"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:214 %trunc_ln486_60 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_20, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_60"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:215 %trunc_ln486_61 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_20, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_61"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %init_col_scr_local_0_addr_22 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_22"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %init_col_scr_local_1_addr_22 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_22"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %init_col_scr_local_2_addr_22 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_22"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="48" op_0_bw="8">
<![CDATA[
entry:222 %init_col_scr_load_21 = load i8 %init_col_scr_addr_21

]]></Node>
<StgValue><ssdm name="init_col_scr_load_21"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="48">
<![CDATA[
entry:223 %trunc_ln486_62 = trunc i48 %init_col_scr_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln486_62"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:224 %trunc_ln486_63 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_21, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_63"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:225 %trunc_ln486_64 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_21, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_64"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:226 %init_col_scr_local_0_addr_23 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_23"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %init_col_scr_local_1_addr_23 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_23"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %init_col_scr_local_2_addr_23 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_23"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:229 %add_ln486_21 = add i8 %idx_read, i8 22

]]></Node>
<StgValue><ssdm name="add_ln486_21"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
entry:230 %zext_ln486_22 = zext i8 %add_ln486_21

]]></Node>
<StgValue><ssdm name="zext_ln486_22"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:231 %init_col_scr_addr_22 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_22

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_22"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="8">
<![CDATA[
entry:232 %init_col_scr_load_22 = load i8 %init_col_scr_addr_22

]]></Node>
<StgValue><ssdm name="init_col_scr_load_22"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:239 %add_ln486_22 = add i8 %idx_read, i8 23

]]></Node>
<StgValue><ssdm name="add_ln486_22"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="8">
<![CDATA[
entry:240 %zext_ln486_23 = zext i8 %add_ln486_22

]]></Node>
<StgValue><ssdm name="zext_ln486_23"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:241 %init_col_scr_addr_23 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_23

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_23"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="8">
<![CDATA[
entry:242 %init_col_scr_load_23 = load i8 %init_col_scr_addr_23

]]></Node>
<StgValue><ssdm name="init_col_scr_load_23"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:389 %store_ln486 = store i16 %trunc_ln486_59, i6 %init_col_scr_local_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:390 %store_ln486 = store i16 %trunc_ln486_60, i6 %init_col_scr_local_1_addr_22

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:391 %store_ln486 = store i16 %trunc_ln486_61, i6 %init_col_scr_local_2_addr_22

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:392 %store_ln486 = store i16 %trunc_ln486_62, i6 %init_col_scr_local_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:393 %store_ln486 = store i16 %trunc_ln486_63, i6 %init_col_scr_local_1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:394 %store_ln486 = store i16 %trunc_ln486_64, i6 %init_col_scr_local_2_addr_23

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="350" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="8">
<![CDATA[
entry:232 %init_col_scr_load_22 = load i8 %init_col_scr_addr_22

]]></Node>
<StgValue><ssdm name="init_col_scr_load_22"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="48">
<![CDATA[
entry:233 %trunc_ln486_65 = trunc i48 %init_col_scr_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln486_65"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:234 %trunc_ln486_66 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_22, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_66"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:235 %trunc_ln486_67 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_22, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_67"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:236 %init_col_scr_local_0_addr_24 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_24"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:237 %init_col_scr_local_1_addr_24 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_24"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %init_col_scr_local_2_addr_24 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_24"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="8">
<![CDATA[
entry:242 %init_col_scr_load_23 = load i8 %init_col_scr_addr_23

]]></Node>
<StgValue><ssdm name="init_col_scr_load_23"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="48">
<![CDATA[
entry:243 %trunc_ln486_68 = trunc i48 %init_col_scr_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln486_68"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:244 %trunc_ln486_69 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_23, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_69"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:245 %trunc_ln486_70 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_23, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_70"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:246 %init_col_scr_local_0_addr_25 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_25"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:247 %init_col_scr_local_1_addr_25 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_25"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %init_col_scr_local_2_addr_25 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_25"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:249 %add_ln486_23 = add i8 %idx_read, i8 24

]]></Node>
<StgValue><ssdm name="add_ln486_23"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="8">
<![CDATA[
entry:250 %zext_ln486_24 = zext i8 %add_ln486_23

]]></Node>
<StgValue><ssdm name="zext_ln486_24"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:251 %init_col_scr_addr_24 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_24

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_24"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="8">
<![CDATA[
entry:252 %init_col_scr_load_24 = load i8 %init_col_scr_addr_24

]]></Node>
<StgValue><ssdm name="init_col_scr_load_24"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:259 %add_ln486_24 = add i8 %idx_read, i8 25

]]></Node>
<StgValue><ssdm name="add_ln486_24"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="8">
<![CDATA[
entry:260 %zext_ln486_25 = zext i8 %add_ln486_24

]]></Node>
<StgValue><ssdm name="zext_ln486_25"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:261 %init_col_scr_addr_25 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_25

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_25"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="48" op_0_bw="8">
<![CDATA[
entry:262 %init_col_scr_load_25 = load i8 %init_col_scr_addr_25

]]></Node>
<StgValue><ssdm name="init_col_scr_load_25"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:395 %store_ln486 = store i16 %trunc_ln486_65, i6 %init_col_scr_local_0_addr_24

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:396 %store_ln486 = store i16 %trunc_ln486_66, i6 %init_col_scr_local_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:397 %store_ln486 = store i16 %trunc_ln486_67, i6 %init_col_scr_local_2_addr_24

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:398 %store_ln486 = store i16 %trunc_ln486_68, i6 %init_col_scr_local_0_addr_25

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:399 %store_ln486 = store i16 %trunc_ln486_69, i6 %init_col_scr_local_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:400 %store_ln486 = store i16 %trunc_ln486_70, i6 %init_col_scr_local_2_addr_25

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="378" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="8">
<![CDATA[
entry:252 %init_col_scr_load_24 = load i8 %init_col_scr_addr_24

]]></Node>
<StgValue><ssdm name="init_col_scr_load_24"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="48">
<![CDATA[
entry:253 %trunc_ln486_71 = trunc i48 %init_col_scr_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln486_71"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:254 %trunc_ln486_72 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_24, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_72"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:255 %trunc_ln486_73 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_24, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_73"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:256 %init_col_scr_local_0_addr_26 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_26"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:257 %init_col_scr_local_1_addr_26 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_26"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:258 %init_col_scr_local_2_addr_26 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_26"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="48" op_0_bw="8">
<![CDATA[
entry:262 %init_col_scr_load_25 = load i8 %init_col_scr_addr_25

]]></Node>
<StgValue><ssdm name="init_col_scr_load_25"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="48">
<![CDATA[
entry:263 %trunc_ln486_74 = trunc i48 %init_col_scr_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln486_74"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:264 %trunc_ln486_75 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_25, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_75"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:265 %trunc_ln486_76 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_25, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_76"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:266 %init_col_scr_local_0_addr_27 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_27"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:267 %init_col_scr_local_1_addr_27 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_27"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:268 %init_col_scr_local_2_addr_27 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_27"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:269 %add_ln486_25 = add i8 %idx_read, i8 26

]]></Node>
<StgValue><ssdm name="add_ln486_25"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="8">
<![CDATA[
entry:270 %zext_ln486_26 = zext i8 %add_ln486_25

]]></Node>
<StgValue><ssdm name="zext_ln486_26"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:271 %init_col_scr_addr_26 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_26

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_26"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="48" op_0_bw="8">
<![CDATA[
entry:272 %init_col_scr_load_26 = load i8 %init_col_scr_addr_26

]]></Node>
<StgValue><ssdm name="init_col_scr_load_26"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:279 %add_ln486_26 = add i8 %idx_read, i8 27

]]></Node>
<StgValue><ssdm name="add_ln486_26"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="8">
<![CDATA[
entry:280 %zext_ln486_27 = zext i8 %add_ln486_26

]]></Node>
<StgValue><ssdm name="zext_ln486_27"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:281 %init_col_scr_addr_27 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_27

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_27"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="8">
<![CDATA[
entry:282 %init_col_scr_load_27 = load i8 %init_col_scr_addr_27

]]></Node>
<StgValue><ssdm name="init_col_scr_load_27"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:401 %store_ln486 = store i16 %trunc_ln486_71, i6 %init_col_scr_local_0_addr_26

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:402 %store_ln486 = store i16 %trunc_ln486_72, i6 %init_col_scr_local_1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:403 %store_ln486 = store i16 %trunc_ln486_73, i6 %init_col_scr_local_2_addr_26

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:404 %store_ln486 = store i16 %trunc_ln486_74, i6 %init_col_scr_local_0_addr_27

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:405 %store_ln486 = store i16 %trunc_ln486_75, i6 %init_col_scr_local_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:406 %store_ln486 = store i16 %trunc_ln486_76, i6 %init_col_scr_local_2_addr_27

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="406" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="48" op_0_bw="8">
<![CDATA[
entry:272 %init_col_scr_load_26 = load i8 %init_col_scr_addr_26

]]></Node>
<StgValue><ssdm name="init_col_scr_load_26"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="48">
<![CDATA[
entry:273 %trunc_ln486_77 = trunc i48 %init_col_scr_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln486_77"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:274 %trunc_ln486_78 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_26, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_78"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:275 %trunc_ln486_79 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_26, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_79"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:276 %init_col_scr_local_0_addr_28 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_28"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:277 %init_col_scr_local_1_addr_28 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_28"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:278 %init_col_scr_local_2_addr_28 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_28"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="8">
<![CDATA[
entry:282 %init_col_scr_load_27 = load i8 %init_col_scr_addr_27

]]></Node>
<StgValue><ssdm name="init_col_scr_load_27"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="48">
<![CDATA[
entry:283 %trunc_ln486_80 = trunc i48 %init_col_scr_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln486_80"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:284 %trunc_ln486_81 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_27, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_81"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:285 %trunc_ln486_82 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_27, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_82"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:286 %init_col_scr_local_0_addr_29 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_29"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:287 %init_col_scr_local_1_addr_29 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_29"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:288 %init_col_scr_local_2_addr_29 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_29"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:289 %add_ln486_27 = add i8 %idx_read, i8 28

]]></Node>
<StgValue><ssdm name="add_ln486_27"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="8">
<![CDATA[
entry:290 %zext_ln486_28 = zext i8 %add_ln486_27

]]></Node>
<StgValue><ssdm name="zext_ln486_28"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:291 %init_col_scr_addr_28 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_28

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_28"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="48" op_0_bw="8">
<![CDATA[
entry:292 %init_col_scr_load_28 = load i8 %init_col_scr_addr_28

]]></Node>
<StgValue><ssdm name="init_col_scr_load_28"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:299 %add_ln486_28 = add i8 %idx_read, i8 29

]]></Node>
<StgValue><ssdm name="add_ln486_28"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="8">
<![CDATA[
entry:300 %zext_ln486_29 = zext i8 %add_ln486_28

]]></Node>
<StgValue><ssdm name="zext_ln486_29"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:301 %init_col_scr_addr_29 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_29

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_29"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="48" op_0_bw="8">
<![CDATA[
entry:302 %init_col_scr_load_29 = load i8 %init_col_scr_addr_29

]]></Node>
<StgValue><ssdm name="init_col_scr_load_29"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:407 %store_ln486 = store i16 %trunc_ln486_77, i6 %init_col_scr_local_0_addr_28

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:408 %store_ln486 = store i16 %trunc_ln486_78, i6 %init_col_scr_local_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:409 %store_ln486 = store i16 %trunc_ln486_79, i6 %init_col_scr_local_2_addr_28

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:410 %store_ln486 = store i16 %trunc_ln486_80, i6 %init_col_scr_local_0_addr_29

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:411 %store_ln486 = store i16 %trunc_ln486_81, i6 %init_col_scr_local_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:412 %store_ln486 = store i16 %trunc_ln486_82, i6 %init_col_scr_local_2_addr_29

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="434" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="48" op_0_bw="8">
<![CDATA[
entry:292 %init_col_scr_load_28 = load i8 %init_col_scr_addr_28

]]></Node>
<StgValue><ssdm name="init_col_scr_load_28"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="48">
<![CDATA[
entry:293 %trunc_ln486_83 = trunc i48 %init_col_scr_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln486_83"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:294 %trunc_ln486_84 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_28, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_84"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:295 %trunc_ln486_85 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_28, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_85"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:296 %init_col_scr_local_0_addr_30 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_30"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:297 %init_col_scr_local_1_addr_30 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_30"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:298 %init_col_scr_local_2_addr_30 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_30"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="48" op_0_bw="8">
<![CDATA[
entry:302 %init_col_scr_load_29 = load i8 %init_col_scr_addr_29

]]></Node>
<StgValue><ssdm name="init_col_scr_load_29"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="48">
<![CDATA[
entry:303 %trunc_ln486_86 = trunc i48 %init_col_scr_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln486_86"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:304 %trunc_ln486_87 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_29, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_87"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:305 %trunc_ln486_88 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_29, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_88"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:306 %init_col_scr_local_0_addr_31 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_31"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:307 %init_col_scr_local_1_addr_31 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_31"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %init_col_scr_local_2_addr_31 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_31"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:309 %add_ln486_29 = add i8 %idx_read, i8 30

]]></Node>
<StgValue><ssdm name="add_ln486_29"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="8">
<![CDATA[
entry:310 %zext_ln486_30 = zext i8 %add_ln486_29

]]></Node>
<StgValue><ssdm name="zext_ln486_30"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:311 %init_col_scr_addr_30 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_30

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_30"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="48" op_0_bw="8">
<![CDATA[
entry:312 %init_col_scr_load_30 = load i8 %init_col_scr_addr_30

]]></Node>
<StgValue><ssdm name="init_col_scr_load_30"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:319 %add_ln486_30 = add i8 %idx_read, i8 31

]]></Node>
<StgValue><ssdm name="add_ln486_30"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="8">
<![CDATA[
entry:320 %zext_ln486_31 = zext i8 %add_ln486_30

]]></Node>
<StgValue><ssdm name="zext_ln486_31"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:321 %init_col_scr_addr_31 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_31

]]></Node>
<StgValue><ssdm name="init_col_scr_addr_31"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="48" op_0_bw="8">
<![CDATA[
entry:322 %init_col_scr_load_31 = load i8 %init_col_scr_addr_31

]]></Node>
<StgValue><ssdm name="init_col_scr_load_31"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:413 %store_ln486 = store i16 %trunc_ln486_83, i6 %init_col_scr_local_0_addr_30

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:414 %store_ln486 = store i16 %trunc_ln486_84, i6 %init_col_scr_local_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:415 %store_ln486 = store i16 %trunc_ln486_85, i6 %init_col_scr_local_2_addr_30

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:416 %store_ln486 = store i16 %trunc_ln486_86, i6 %init_col_scr_local_0_addr_31

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:417 %store_ln486 = store i16 %trunc_ln486_87, i6 %init_col_scr_local_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:418 %store_ln486 = store i16 %trunc_ln486_88, i6 %init_col_scr_local_2_addr_31

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="462" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="48" op_0_bw="8">
<![CDATA[
entry:312 %init_col_scr_load_30 = load i8 %init_col_scr_addr_30

]]></Node>
<StgValue><ssdm name="init_col_scr_load_30"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="48">
<![CDATA[
entry:313 %trunc_ln486_89 = trunc i48 %init_col_scr_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln486_89"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:314 %trunc_ln486_90 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_30, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_90"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:315 %trunc_ln486_91 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_30, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_91"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:316 %init_col_scr_local_0_addr_32 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="init_col_scr_local_0_addr_32"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:317 %init_col_scr_local_1_addr_32 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="init_col_scr_local_1_addr_32"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %init_col_scr_local_2_addr_32 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="init_col_scr_local_2_addr_32"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="48" op_0_bw="8">
<![CDATA[
entry:322 %init_col_scr_load_31 = load i8 %init_col_scr_addr_31

]]></Node>
<StgValue><ssdm name="init_col_scr_load_31"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="48">
<![CDATA[
entry:323 %trunc_ln486_92 = trunc i48 %init_col_scr_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln486_92"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:324 %trunc_ln486_93 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_31, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln486_93"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:325 %trunc_ln486_94 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_31, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln486_94"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:419 %store_ln486 = store i16 %trunc_ln486_89, i6 %init_col_scr_local_0_addr_32

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:420 %store_ln486 = store i16 %trunc_ln486_90, i6 %init_col_scr_local_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:421 %store_ln486 = store i16 %trunc_ln486_91, i6 %init_col_scr_local_2_addr_32

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="16" op_1_bw="6" op_2_bw="0">
<![CDATA[
entry:422 %store_ln486 = store i16 %trunc_ln486_92, i6 %init_col_scr_local_0_addr

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="6" op_2_bw="0">
<![CDATA[
entry:423 %store_ln486 = store i16 %trunc_ln486_93, i6 %init_col_scr_local_1_addr

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="6" op_2_bw="0">
<![CDATA[
entry:424 %store_ln486 = store i16 %trunc_ln486_94, i6 %init_col_scr_local_2_addr

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0">
<![CDATA[
entry:425 %ret_ln488 = ret

]]></Node>
<StgValue><ssdm name="ret_ln488"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
