#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 29 17:54:32 2019
# Process ID: 5848
# Current directory: C:/Projects/frodo-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1916 C:\Projects\frodo-fpga\frodo-fpga.xpr
# Log file: C:/Projects/frodo-fpga/vivado.log
# Journal file: C:/Projects/frodo-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/frodo-fpga/frodo-fpga.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/ip_repo/keccak_f1600_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/keccak_f1600_mm_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/keccak_f1600_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/keccak_f1600_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'frodoBD.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
frodoBD_keccak_f1600_mm_ip_0_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 750.723 ; gain = 123.629
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_0
Adding component instance block -- xilinx.com:user:keccak_f1600_ip:1.0 - keccak_f1600_ip_0
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:user:keccak_f1600_mm_ip:1.0 - keccak_f1600_mm_ip_0
Successfully read diagram <frodoBD> from BD file <C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 880.855 ; gain = 98.977
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:keccak_f1600_mm_ip:1.0 [get_ips  frodoBD_keccak_f1600_mm_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd'
INFO: [IP_Flow 19-3422] Upgraded frodoBD_keccak_f1600_mm_ip_0_0 (keccak_f1600_mm_ip_v1.0 1.0) from revision 5 to revision 6
Wrote  : <C:\Projects\frodo-fpga\frodo-fpga.srcs\sources_1\bd\frodoBD\frodoBD.bd> 
Wrote  : <C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ui/bd_d4006eb0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/frodo-fpga/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips frodoBD_keccak_f1600_mm_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /timer_0/reset (associated clock /timer_0/clk) is connected to asynchronous reset source /keccak_f1600_ip_0/reset_timer.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /timer_1/reset (associated clock /timer_1/clk) is connected to asynchronous reset source /keccak_f1600_mm_ip_0/reset_timer.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
Wrote  : <C:\Projects\frodo-fpga\frodo-fpga.srcs\sources_1\bd\frodoBD\frodoBD.bd> 
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/synth/frodoBD.vhd
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/sim/frodoBD.vhd
VHDL Output written to : C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hdl/frodoBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keccak_f1600_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keccak_f1600_mm_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/ip/frodoBD_auto_pc_0/frodoBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hw_handoff/frodoBD.hwh
Generated Block Design Tcl file C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/hw_handoff/frodoBD_bd.tcl
Generated Hardware Definition File C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/synth/frodoBD.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.695 ; gain = 169.512
export_ip_user_files -of_objects [get_files C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd] -directory C:/Projects/frodo-fpga/frodo-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/frodo-fpga/frodo-fpga.ip_user_files -ipstatic_source_dir C:/Projects/frodo-fpga/frodo-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/frodo-fpga/frodo-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 29 17:56:32 2019] Launched synth_1...
Run output will be captured here: C:/Projects/frodo-fpga/frodo-fpga.runs/synth_1/runme.log
[Sun Dec 29 17:56:32 2019] Launched impl_1...
Run output will be captured here: C:/Projects/frodo-fpga/frodo-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/frodo-fpga/frodo-fpga.runs/impl_1/frodoBD_wrapper.sysdef C:/Projects/frodo-fpga/frodo-fpga.sdk/frodoBD_wrapper.hdf

launch_sdk -workspace C:/Projects/frodo-fpga/frodo-fpga.sdk -hwspec C:/Projects/frodo-fpga/frodo-fpga.sdk/frodoBD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/frodo-fpga/frodo-fpga.sdk -hwspec C:/Projects/frodo-fpga/frodo-fpga.sdk/frodoBD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 19:59:07 2019...
