#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002DA8B0 .scope module, "test_flip_flop" "test_flip_flop" 2 33;
 .timescale 0 0;
v00355768_0 .net "a", 0 0, v002DEA78_0; 1 drivers
v003557C0_0 .net "b", 0 0, v002DE350_0; 1 drivers
v00355818_0 .net "c", 0 0, v003550E0_0; 1 drivers
v00355870_0 .net "clock", 0 0, v00355710_0; 1 drivers
v003558C8_0 .net "d", 0 0, v003552F0_0; 1 drivers
v00355920_0 .var "x", 0 0;
S_002DAB58 .scope module, "clk" "clock" 2 36, 3 1, S_002DA8B0;
 .timescale 0 0;
v00355710_0 .var "clk", 0 0;
S_002DA828 .scope module, "CPS4_1" "CPS4" 2 37, 2 25, S_002DA8B0;
 .timescale 0 0;
v003553A0_0 .alias "a", 0 0, v00355768_0;
v003553F8_0 .alias "b", 0 0, v003557C0_0;
v00355450_0 .alias "c", 0 0, v00355818_0;
v003554A8_0 .alias "clk", 0 0, v00355870_0;
v00355500_0 .alias "d", 0 0, v003558C8_0;
v00355558_0 .net "in", 0 0, v00355920_0; 1 drivers
v003555B0_0 .net "qn0", 0 0, v00355348_0; 1 drivers
v00355608_0 .net "qn1", 0 0, v00355138_0; 1 drivers
v00355660_0 .net "qn2", 0 0, v002DE3A8_0; 1 drivers
v003556B8_0 .net "qn3", 0 0, v002DEAD0_0; 1 drivers
S_002DAAD0 .scope module, "FPD1" "FlipflopD" 2 27, 2 2, S_002DA828;
 .timescale 0 0;
v00355190_0 .net "clear", 0 0, C4<0>; 1 drivers
v003551E8_0 .alias "clk", 0 0, v00355870_0;
v00355240_0 .alias "d", 0 0, v00355818_0;
v00355298_0 .alias "preset", 0 0, v00355558_0;
v003552F0_0 .var "q", 0 0;
v00355348_0 .var "qnot", 0 0;
S_002DAA48 .scope module, "FPD2" "FlipflopD" 2 28, 2 2, S_002DA828;
 .timescale 0 0;
v002DE400_0 .net "clear", 0 0, C4<0>; 1 drivers
v00354FD8_0 .alias "clk", 0 0, v00355870_0;
v00355030_0 .alias "d", 0 0, v003557C0_0;
v00355088_0 .alias "preset", 0 0, v00355558_0;
v003550E0_0 .var "q", 0 0;
v00355138_0 .var "qnot", 0 0;
S_002DA9C0 .scope module, "FPD3" "FlipflopD" 2 29, 2 2, S_002DA828;
 .timescale 0 0;
v002DEB28_0 .net "clear", 0 0, C4<0>; 1 drivers
v002D2FE8_0 .alias "clk", 0 0, v00355870_0;
v002D3040_0 .alias "d", 0 0, v00355768_0;
v002D3098_0 .alias "preset", 0 0, v00355558_0;
v002DE350_0 .var "q", 0 0;
v002DE3A8_0 .var "qnot", 0 0;
S_002DA7A0 .scope module, "FPD4" "FlipflopD" 2 30, 2 2, S_002DA828;
 .timescale 0 0;
v003313F0_0 .net "clear", 0 0, C4<0>; 1 drivers
v003319F8_0 .alias "clk", 0 0, v00355870_0;
v00331AB0_0 .alias "d", 0 0, v00355558_0;
v002DD900_0 .alias "preset", 0 0, v00355558_0;
v002DEA78_0 .var "q", 0 0;
v002DEAD0_0 .var "qnot", 0 0;
E_003310A8 .event posedge, v003319F8_0;
    .scope S_002DAB58;
T_0 ;
    %set/v v00355710_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_002DAB58;
T_1 ;
    %delay 6, 0;
    %load/v 8, v00355710_0, 1;
    %inv 8, 1;
    %set/v v00355710_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_002DAAD0;
T_2 ;
    %wait E_003310A8;
    %load/v 8, v00355190_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003552F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00355348_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00355298_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003552F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00355348_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00355240_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003552F0_0, 0, 8;
    %load/v 8, v003552F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00355348_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_002DAA48;
T_3 ;
    %wait E_003310A8;
    %load/v 8, v002DE400_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003550E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00355138_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00355088_0, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003550E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00355138_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00355030_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003550E0_0, 0, 8;
    %load/v 8, v003550E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00355138_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_002DA9C0;
T_4 ;
    %wait E_003310A8;
    %load/v 8, v002DEB28_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002DE350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v002DE3A8_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v002D3098_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002DE350_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002DE3A8_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v002D3040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002DE350_0, 0, 8;
    %load/v 8, v002DE350_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002DE3A8_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_002DA7A0;
T_5 ;
    %wait E_003310A8;
    %load/v 8, v003313F0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002DEA78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v002DEAD0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v002DD900_0, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002DEA78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002DEAD0_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00331AB0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002DEA78_0, 0, 8;
    %load/v 8, v002DEA78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002DEAD0_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_002DA8B0;
T_6 ;
    %set/v v00355920_0, 0, 1;
    %vpi_call 2 40 "$display", "Guia 08 - Exercicio 02 - SHL2 - Gabriel Luiz M. G. Vieira ~ 441691";
    %vpi_call 2 42 "$display", "D  Q0 Q1 Q2 Q3";
    %vpi_call 2 43 "$monitor", "%b  %b %b %b %b", v00355920_0, v003558C8_0, v00355818_0, v003557C0_0, v00355768_0;
    %delay 12, 0;
    %set/v v00355920_0, 1, 1;
    %delay 12, 0;
    %set/v v00355920_0, 1, 1;
    %delay 12, 0;
    %set/v v00355920_0, 0, 1;
    %delay 12, 0;
    %set/v v00355920_0, 0, 1;
    %delay 12, 0;
    %set/v v00355920_0, 0, 1;
    %delay 12, 0;
    %set/v v00355920_0, 1, 1;
    %delay 12, 0;
    %set/v v00355920_0, 1, 1;
    %delay 24, 0;
    %vpi_call 2 51 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "F:\Puc\2º\ARQ\Guia08\Exercicio02.v";
    "./clock.v";
