INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/T1_design1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T1_design1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/debouncer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sim_1/new/top_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
