1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	4	nsubj	_	_
4	comprising	comprise	VBG	VBG	_	0	null	_	_
5	.	.	SENT	SENT	_	4	punct	_	_

1	a	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	chip	chip	NN	NN	_	11	nsubj	_	_
4	with	with	IN	IN	_	3	prep	_	_
5	a	a	DT	DT	_	6	det	_	_
6	semiconductor	semiconductor	NN	NN	_	4	pobj	_	_
7	integrated	integrate	VBN	VBN	_	8	amod	_	_
8	circuit	circuit	NN	NN	_	9	nsubj	_	_
9	formed	form	VBD	VBD	_	6	rcmod	_	_
10	thereon	thereon	NN	NN	_	9	dobj	_	_
11	.	.	SENT	SENT	_	0	null	_	_

1	a	a	DT	DT	_	3	det	_	_
2	sealing	seal	VBG	VBG	_	3	amod	_	_
3	member	member	NN	NN	_	11	nsubj	_	_
4	which	which	WDT	WDT	_	5	nsubj	_	_
5	seals	seal	VBZ	VBZ	_	3	rcmod	_	_
6	the	the	DT	DT	_	8	det	_	_
7	semiconductor	semiconductor	NN	NN	_	8	nn	_	_
8	chip	chip	NN	NN	_	5	dobj	_	_
9	with	with	IN	IN	_	5	prep	_	_
10	resin	resin	NN	NN	_	9	pobj	_	_
11	.	.	SENT	SENT	_	0	null	_	_

1	a	a	DT	DT	_	2	det	_	_
2	tub	tub	NN	NN	_	0	null	_	_
3	having	have	VBG	VBG	_	2	partmod	_	_
4	a	a	DT	DT	_	7	det	_	_
5	chip	chip	NN	NN	_	7	nn	_	_
6	bonding	bonding	NN	NN	_	7	nn	_	_
7	surface	surface	NN	NN	_	3	dobj	_	_
8	for	for	IN	IN	_	3	prep	_	_
9	bonding	bonding	NN	NN	_	8	pobj	_	_
10	with	with	IN	IN	_	9	prep	_	_
11	the	the	DT	DT	_	13	det	_	_
12	semiconductor	semiconductor	NN	NN	_	13	nn	_	_
13	chip	chip	NN	NN	_	10	pobj	_	_
14	and	and	CC	CC	_	9	cc	_	_
15	a	a	DT	DT	_	17	det	_	_
16	back	back	RB	RB	_	17	advmod	_	_
17	surface	surface	NN	NN	_	9	conj	_	_
18	located	located	JJ	JJ	_	9	amod	_	_
19	on	on	IN	IN	_	9	prep	_	_
20	the	the	DT	DT	_	21	det	_	_
21	side	side	NN	NN	_	19	pobj	_	_
22	opposite	opposite	JJ	JJ	_	9	amod	_	_
23	to	to	TO	TO	_	22	prep	_	_
24	the	the	DT	DT	_	27	det	_	_
25	chip	chip	NN	NN	_	27	nn	_	_
26	bonding	bonding	NN	NN	_	27	nn	_	_
27	surface	surface	NN	NN	_	23	pobj	_	_
28	and	and	CC	CC	_	22	cc	_	_
29	exposed	expose	VBN	VBN	_	22	conj	_	_
30	to	to	TO	TO	_	22	prep	_	_
31	the	the	DT	DT	_	33	det	_	_
32	sealing	seal	VBG	VBG	_	33	amod	_	_
33	member	member	NN	NN	_	30	pobj	_	_
34	.	.	SENT	SENT	_	2	punct	_	_

1	a	a	DT	DT	_	2	det	_	_
2	plurality	plurality	NN	NN	_	16	nsubj	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	inner	inner	JJ	JJ	_	5	amod	_	_
5	leads	lead	NNS	NNS	_	3	pobj	_	_
6	electrically	electrically	RB	RB	_	7	advmod	_	_
7	connected	connect	VBN	VBN	_	5	partmod	_	_
8	respectively	respectively	RB	RB	_	7	advmod	_	_
9	to	to	TO	TO	_	7	prep	_	_
10	surface	surface	NN	NN	_	11	nn	_	_
11	electrodes	electrode	NNS	NNS	_	9	pobj	_	_
12	of	of	IN	IN	_	11	prep	_	_
13	the	the	DT	DT	_	15	det	_	_
14	semiconductor	semiconductor	NN	NN	_	15	nn	_	_
15	chip	chip	NN	NN	_	12	pobj	_	_
16	.	.	SENT	SENT	_	0	null	_	_

1	and	and	CC	CC	_	23	cc	_	_
2	a	a	DT	DT	_	3	det	_	_
3	plurality	plurality	NN	NN	_	23	nsubj	_	_
4	of	of	IN	IN	_	3	prep	_	_
5	outer	outer	JJ	JJ	_	6	amod	_	_
6	leads	lead	NNS	NNS	_	4	pobj	_	_
7	integrally	integrally	RB	RB	_	8	advmod	_	_
8	connected	connect	VBN	VBN	_	6	partmod	_	_
9	respectively	respectively	RB	RB	_	8	advmod	_	_
10	to	to	TO	TO	_	8	prep	_	_
11	the	the	DT	DT	_	13	det	_	_
12	inner	inner	JJ	JJ	_	13	amod	_	_
13	leads	lead	NNS	NNS	_	10	pobj	_	_
14	and	and	CC	CC	_	3	cc	_	_
15	projecting	project	VBG	VBG	_	3	conj	_	_
16	to	to	TO	TO	_	15	prep	_	_
17	the	the	DT	DT	_	18	det	_	_
18	exterior	exterior	NN	NN	_	16	pobj	_	_
19	of	of	IN	IN	_	18	prep	_	_
20	the	the	DT	DT	_	22	det	_	_
21	sealing	seal	VBG	VBG	_	22	amod	_	_
22	member	member	NN	NN	_	19	pobj	_	_
23	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	9	advmod	_	_
2	the	the	DT	DT	_	4	det	_	_
3	back	back	JJ	JJ	_	4	amod	_	_
4	surface	surface	NN	NN	_	9	nsubjpass	_	_
5	of	of	IN	IN	_	4	prep	_	_
6	the	the	DT	DT	_	7	det	_	_
7	tub	tub	NN	NN	_	5	pobj	_	_
8	is	be	VBZ	VBZ	_	9	auxpass	_	_
9	coated	coat	VBN	VBN	_	13	dep	_	_
10	with	with	IN	IN	_	9	prep	_	_
11	palladium	palladium	NN	NN	_	12	nn	_	_
12	plating	plating	NN	NN	_	10	pobj	_	_
13	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	1	1	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	21	advmod	_	_
2	surfaces	surface	NNS	NNS	_	21	nsubj	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	the	the	DT	DT	_	5	det	_	_
5	tub	tub	NN	NN	_	3	pobj	_	_
6	and	and	CC	CC	_	2	cc	_	_
7	the	the	DT	DT	_	9	det	_	_
8	plural	plural	NN	NN	_	9	nn	_	_
9	inner	inner	NN	NN	_	10	nsubj	_	_
10	leads	lead	VBZ	VBZ	_	2	conj	_	_
11	and	and	CC	CC	_	2	cc	_	_
12	the	the	DT	DT	_	13	det	_	_
13	plural	plural	NN	NN	_	2	conj	_	_
14	outer	outer	JJ	JJ	_	15	amod	_	_
15	leads	lead	NNS	NNS	_	17	nsubjpass	_	_
16	are	be	VBP	VBP	_	17	auxpass	_	_
17	coated	coat	VBN	VBN	_	13	rcmod	_	_
18	with	with	IN	IN	_	17	prep	_	_
19	palladium	palladium	NN	NN	_	20	nn	_	_
20	plating	plating	NN	NN	_	18	pobj	_	_
21	.	.	SENT	SENT	_	0	null	_	_

1	and	and	CC	CC	_	15	cc	_	_
2	any	any	DT	DT	_	15	nsubjpass	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	the	the	DT	DT	_	6	det	_	_
5	surface	surface	NN	NN	_	6	nn	_	_
6	electrodes	electrode	NNS	NNS	_	3	pobj	_	_
7	of	of	IN	IN	_	6	prep	_	_
8	the	the	DT	DT	_	10	det	_	_
9	semiconductor	semiconductor	NN	NN	_	10	nn	_	_
10	chip	chip	NN	NN	_	7	pobj	_	_
11	and	and	CC	CC	_	2	cc	_	_
12	the	the	DT	DT	_	13	dep	_	_
13	tub	tub	NN	NN	_	2	conj	_	_
14	are	be	VBP	VBP	_	15	auxpass	_	_
15	connected	connect	VBN	VBN	_	0	null	_	_
16	with	with	IN	IN	_	15	prep	_	_
17	each	each	DT	DT	_	18	det	_	_
18	other	other	JJ	JJ	_	16	pobj	_	_
19	using	use	VBG	VBG	_	15	xcomp	_	_
20	a	a	DT	DT	_	23	det	_	_
21	metal	metal	NN	NN	_	23	nn	_	_
22	thin	thin	JJ	JJ	_	23	amod	_	_
23	wire	wire	NN	NN	_	19	dobj	_	_
24	.	.	SENT	SENT	_	19	punct	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	1	1	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	5	advmod	_	_
2	the	the	DT	DT	_	4	det	_	_
3	semiconductor	semiconductor	NN	NN	_	4	nn	_	_
4	chip	chip	NN	NN	_	5	nsubj	_	_
5	comprises	comprise	VBZ	VBZ	_	22	dep	_	_
6	a	a	DT	DT	_	8	det	_	_
7	base	base	NN	NN	_	8	nn	_	_
8	substrate	substrate	NN	NN	_	5	dobj	_	_
9	,	,	,	,	_	22	punct	_	_
10	a	a	DT	DT	_	12	det	_	_
11	semiconductor	semiconductor	NN	NN	_	12	nn	_	_
12	layer	layer	NN	NN	_	22	nsubj	_	_
13	formed	form	VBN	VBN	_	12	partmod	_	_
14	on	on	IN	IN	_	13	prep	_	_
15	the	the	DT	DT	_	17	det	_	_
16	base	base	NN	NN	_	17	nn	_	_
17	substrate	substrate	NN	NN	_	14	pobj	_	_
18	through	through	IN	IN	_	13	prep	_	_
19	an	a	DT	DT	_	21	det	_	_
20	insulating	insulate	VBG	VBG	_	21	amod	_	_
21	layer	layer	NN	NN	_	18	pobj	_	_
22	.	.	SENT	SENT	_	0	null	_	_

1	and	and	CC	CC	_	10	cc	_	_
2	a	a	DT	DT	_	4	det	_	_
3	semiconductor	semiconductor	NN	NN	_	4	nn	_	_
4	element	element	NN	NN	_	10	nsubj	_	_
5	formed	form	VBN	VBN	_	4	partmod	_	_
6	on	on	IN	IN	_	5	prep	_	_
7	the	the	DT	DT	_	9	det	_	_
8	semiconductor	semiconductor	NN	NN	_	9	nn	_	_
9	layer	layer	NN	NN	_	6	pobj	_	_
10	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	1	1	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	21	advmod	_	_
2	surfaces	surface	NNS	NNS	_	21	nsubj	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	the	the	DT	DT	_	5	det	_	_
5	tub	tub	NN	NN	_	3	pobj	_	_
6	and	and	CC	CC	_	2	cc	_	_
7	the	the	DT	DT	_	9	det	_	_
8	plural	plural	NN	NN	_	9	nn	_	_
9	inner	inner	NN	NN	_	10	nsubj	_	_
10	leads	lead	VBZ	VBZ	_	2	conj	_	_
11	and	and	CC	CC	_	2	cc	_	_
12	the	the	DT	DT	_	13	det	_	_
13	plural	plural	NN	NN	_	2	conj	_	_
14	outer	outer	JJ	JJ	_	15	amod	_	_
15	leads	lead	NNS	NNS	_	17	nsubjpass	_	_
16	are	be	VBP	VBP	_	17	auxpass	_	_
17	coated	coat	VBN	VBN	_	13	rcmod	_	_
18	with	with	IN	IN	_	17	prep	_	_
19	palladium	palladium	NN	NN	_	20	nn	_	_
20	plating	plating	NN	NN	_	18	pobj	_	_
21	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	2	2	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	7	advmod	_	_
2	the	the	DT	DT	_	5	det	_	_
3	metal	metal	NN	NN	_	5	nn	_	_
4	thin	thin	JJ	JJ	_	5	amod	_	_
5	wire	wire	NN	NN	_	7	nsubjpass	_	_
6	is	be	VBZ	VBZ	_	7	auxpass	_	_
7	connected	connect	VBN	VBN	_	15	dep	_	_
8	to	to	TO	TO	_	7	prep	_	_
9	a	a	DT	DT	_	11	det	_	_
10	suspension	suspension	NN	NN	_	11	nn	_	_
11	lead	lead	NN	NN	_	8	pobj	_	_
12	for	for	IN	IN	_	11	prep	_	_
13	the	the	DT	DT	_	14	det	_	_
14	tub	tub	NN	NN	_	12	pobj	_	_
15	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	1	1	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	5	advmod	_	_
2	the	the	DT	DT	_	3	det	_	_
3	tub	tub	NN	NN	_	5	nsubjpass	_	_
4	is	be	VBZ	VBZ	_	5	auxpass	_	_
5	supported	support	VBN	VBN	_	12	dep	_	_
6	by	by	IN	IN	_	8	mark	_	_
7	suspension	suspension	NN	NN	_	8	nsubj	_	_
8	leads	lead	VBZ	VBZ	_	5	advcl	_	_
9	,	,	,	,	_	12	punct	_	_
10	the	the	DT	DT	_	11	det	_	_
11	suspension	suspension	NN	NN	_	12	nsubj	_	_
12	leads	lead	VBZ	VBZ	_	0	null	_	_
13	being	be	VBG	VBG	_	15	auxpass	_	_
14	each	each	DT	DT	_	15	dep	_	_
15	formed	form	VBN	VBN	_	12	xcomp	_	_
16	with	with	IN	IN	_	15	prep	_	_
17	a	a	DT	DT	_	19	det	_	_
18	stepped	step	VBN	VBN	_	19	amod	_	_
19	portion	portion	NN	NN	_	16	pobj	_	_
20	which	which	WDT	WDT	_	22	nsubjpass	_	_
21	is	be	VBZ	VBZ	_	22	auxpass	_	_
22	embedded	embed	VBN	VBN	_	19	rcmod	_	_
23	in	in	IN	IN	_	22	prep	_	_
24	the	the	DT	DT	_	26	det	_	_
25	sealing	seal	VBG	VBG	_	26	amod	_	_
26	member	member	NN	NN	_	23	pobj	_	_
27	.	.	SENT	SENT	_	15	punct	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	1	1	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	7	advmod	_	_
2	a	a	DT	DT	_	5	det	_	_
3	heat	heat	NN	NN	_	5	nn	_	_
4	radiation	radiation	NN	NN	_	5	nn	_	_
5	member	member	NN	NN	_	7	nsubjpass	_	_
6	is	be	VBZ	VBZ	_	7	auxpass	_	_
7	attached	attach	VBN	VBN	_	15	dep	_	_
8	to	to	TO	TO	_	7	prep	_	_
9	the	the	DT	DT	_	11	det	_	_
10	back	back	JJ	JJ	_	11	amod	_	_
11	surface	surface	NN	NN	_	8	pobj	_	_
12	of	of	IN	IN	_	11	prep	_	_
13	the	the	DT	DT	_	14	det	_	_
14	tub	tub	NN	NN	_	12	pobj	_	_
15	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	7	7	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	7	advmod	_	_
2	a	a	DT	DT	_	5	det	_	_
3	heat	heat	NN	NN	_	5	nn	_	_
4	radiation	radiation	NN	NN	_	5	nn	_	_
5	fin	fin	NN	NN	_	7	nsubjpass	_	_
6	is	be	VBZ	VBZ	_	7	auxpass	_	_
7	attached	attach	VBN	VBN	_	0	null	_	_
8	as	as	IN	IN	_	7	prep	_	_
9	the	the	DT	DT	_	12	det	_	_
10	heat	heat	NN	NN	_	12	nn	_	_
11	radiation	radiation	NN	NN	_	12	nn	_	_
12	member	member	NN	NN	_	8	pobj	_	_
13	.	.	SENT	SENT	_	7	dep	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	7	7	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	7	advmod	_	_
2	a	a	DT	DT	_	5	det	_	_
3	thermal	thermal	JJ	JJ	_	5	amod	_	_
4	diffusion	diffusion	NN	NN	_	5	nn	_	_
5	plate	plate	NN	NN	_	7	nsubjpass	_	_
6	is	be	VBZ	VBZ	_	7	auxpass	_	_
7	attached	attach	VBN	VBN	_	0	null	_	_
8	as	as	IN	IN	_	7	prep	_	_
9	the	the	DT	DT	_	12	det	_	_
10	heat	heat	NN	NN	_	12	nn	_	_
11	radiation	radiation	NN	NN	_	12	nn	_	_
12	member	member	NN	NN	_	8	pobj	_	_
13	.	.	SENT	SENT	_	7	dep	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	1	1	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	8	advmod	_	_
2	the	the	DT	DT	_	3	det	_	_
3	back	back	NN	NN	_	8	nsubjpass	_	_
4	of	of	IN	IN	_	3	prep	_	_
5	the	the	DT	DT	_	6	det	_	_
6	tub	tub	NN	NN	_	4	pobj	_	_
7	is	be	VBZ	VBZ	_	8	auxpass	_	_
8	exposed	expose	VBN	VBN	_	16	dep	_	_
9	to	to	TO	TO	_	8	prep	_	_
10	a	a	DT	DT	_	11	det	_	_
11	surface	surface	NN	NN	_	9	pobj	_	_
12	of	of	IN	IN	_	11	prep	_	_
13	the	the	DT	DT	_	15	det	_	_
14	sealing	seal	VBG	VBG	_	15	amod	_	_
15	member	member	NN	NN	_	12	pobj	_	_
16	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	4	nsubj	_	_
4	comprising	comprise	VBG	VBG	_	0	null	_	_
5	.	.	SENT	SENT	_	4	punct	_	_

1	a	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	chip	chip	NN	NN	_	0	null	_	_
4	,	,	,	,	_	3	punct	_	_
5	the	the	DT	DT	_	7	det	_	_
6	semiconductor	semiconductor	NN	NN	_	7	nn	_	_
7	chip	chip	NN	NN	_	3	appos	_	_
8	comprising	comprise	VBG	VBG	_	7	partmod	_	_
9	a	a	DT	DT	_	13	det	_	_
10	P	p	NN	NN	_	13	nn	_	_
11	type	type	NN	NN	_	13	nn	_	_
12	semiconductor	semiconductor	NN	NN	_	13	nn	_	_
13	substrate	substrate	NN	NN	_	8	dobj	_	_
14	as	as	IN	IN	_	8	prep	_	_
15	a	a	DT	DT	_	17	det	_	_
16	base	base	NN	NN	_	17	nn	_	_
17	substrate	substrate	NN	NN	_	14	pobj	_	_
18	,	,	,	,	_	3	punct	_	_
19	a	a	DT	DT	_	21	det	_	_
20	semiconductor	semiconductor	NN	NN	_	21	nn	_	_
21	layer	layer	NN	NN	_	3	appos	_	_
22	formed	form	VBN	VBN	_	21	partmod	_	_
23	on	on	IN	IN	_	22	prep	_	_
24	the	the	DT	DT	_	26	det	_	_
25	semiconductor	semiconductor	NN	NN	_	26	nn	_	_
26	substrate	substrate	NN	NN	_	23	pobj	_	_
27	through	through	IN	IN	_	22	prep	_	_
28	an	a	DT	DT	_	30	det	_	_
29	insulating	insulate	VBG	VBG	_	30	amod	_	_
30	layer	layer	NN	NN	_	27	pobj	_	_
31	.	.	SENT	SENT	_	3	punct	_	_

1	and	and	CC	CC	_	10	cc	_	_
2	a	a	DT	DT	_	4	det	_	_
3	semiconductor	semiconductor	NN	NN	_	4	nn	_	_
4	element	element	NN	NN	_	10	nsubj	_	_
5	formed	form	VBN	VBN	_	4	partmod	_	_
6	on	on	IN	IN	_	5	prep	_	_
7	the	the	DT	DT	_	9	det	_	_
8	semiconductor	semiconductor	NN	NN	_	9	nn	_	_
9	layer	layer	NN	NN	_	6	pobj	_	_
10	.	.	SENT	SENT	_	0	null	_	_

1	a	a	DT	DT	_	3	det	_	_
2	sealing	seal	VBG	VBG	_	3	amod	_	_
3	member	member	NN	NN	_	11	nsubj	_	_
4	which	which	WDT	WDT	_	5	nsubj	_	_
5	seals	seal	VBZ	VBZ	_	3	rcmod	_	_
6	the	the	DT	DT	_	8	det	_	_
7	semiconductor	semiconductor	NN	NN	_	8	nn	_	_
8	chip	chip	NN	NN	_	5	dobj	_	_
9	with	with	IN	IN	_	5	prep	_	_
10	resin	resin	NN	NN	_	9	pobj	_	_
11	.	.	SENT	SENT	_	0	null	_	_

1	a	a	DT	DT	_	2	det	_	_
2	tub	tub	NN	NN	_	0	null	_	_
3	having	have	VBG	VBG	_	2	partmod	_	_
4	a	a	DT	DT	_	7	det	_	_
5	chip	chip	NN	NN	_	7	nn	_	_
6	bonding	bonding	NN	NN	_	7	nn	_	_
7	surface	surface	NN	NN	_	3	dobj	_	_
8	for	for	IN	IN	_	3	prep	_	_
9	bonding	bonding	NN	NN	_	8	pobj	_	_
10	with	with	IN	IN	_	9	prep	_	_
11	the	the	DT	DT	_	13	det	_	_
12	semiconductor	semiconductor	NN	NN	_	13	nn	_	_
13	chip	chip	NN	NN	_	10	pobj	_	_
14	.	.	SENT	SENT	_	2	punct	_	_

1	a	a	DT	DT	_	4	det	_	_
2	metal	metal	NN	NN	_	4	nn	_	_
3	thin	thin	JJ	JJ	_	4	amod	_	_
4	wire	wire	NN	NN	_	17	nsubj	_	_
5	for	for	IN	IN	_	4	prep	_	_
6	connecting	connect	VBG	VBG	_	5	pcomp	_	_
7	a	a	DT	DT	_	9	det	_	_
8	surface	surface	NN	NN	_	9	nn	_	_
9	electrode	electrode	NN	NN	_	6	dobj	_	_
10	on	on	IN	IN	_	9	prep	_	_
11	the	the	DT	DT	_	13	det	_	_
12	semiconductor	semiconductor	NN	NN	_	13	nn	_	_
13	chip	chip	NN	NN	_	10	pobj	_	_
14	with	with	IN	IN	_	6	prep	_	_
15	the	the	DT	DT	_	16	det	_	_
16	tub	tub	NN	NN	_	14	pobj	_	_
17	.	.	SENT	SENT	_	0	null	_	_

1	a	a	DT	DT	_	2	det	_	_
2	plurality	plurality	NN	NN	_	16	nsubj	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	inner	inner	JJ	JJ	_	5	amod	_	_
5	leads	lead	NNS	NNS	_	3	pobj	_	_
6	electrically	electrically	RB	RB	_	7	advmod	_	_
7	connected	connect	VBN	VBN	_	5	partmod	_	_
8	respectively	respectively	RB	RB	_	7	advmod	_	_
9	to	to	TO	TO	_	7	prep	_	_
10	surface	surface	NN	NN	_	11	nn	_	_
11	electrodes	electrode	NNS	NNS	_	9	pobj	_	_
12	on	on	IN	IN	_	7	prep	_	_
13	the	the	DT	DT	_	15	det	_	_
14	semiconductor	semiconductor	NN	NN	_	15	nn	_	_
15	chip	chip	NN	NN	_	12	pobj	_	_
16	.	.	SENT	SENT	_	0	null	_	_

1	and	and	CC	CC	_	23	cc	_	_
2	a	a	DT	DT	_	3	det	_	_
3	plurality	plurality	NN	NN	_	23	nsubj	_	_
4	of	of	IN	IN	_	3	prep	_	_
5	outer	outer	JJ	JJ	_	6	amod	_	_
6	leads	lead	NNS	NNS	_	4	pobj	_	_
7	integrally	integrally	RB	RB	_	8	advmod	_	_
8	connected	connect	VBN	VBN	_	6	partmod	_	_
9	respectively	respectively	RB	RB	_	8	advmod	_	_
10	to	to	TO	TO	_	8	prep	_	_
11	the	the	DT	DT	_	13	det	_	_
12	inner	inner	JJ	JJ	_	13	amod	_	_
13	leads	lead	NNS	NNS	_	10	pobj	_	_
14	and	and	CC	CC	_	3	cc	_	_
15	projecting	project	VBG	VBG	_	3	conj	_	_
16	to	to	TO	TO	_	15	prep	_	_
17	the	the	DT	DT	_	18	det	_	_
18	exterior	exterior	NN	NN	_	16	pobj	_	_
19	of	of	IN	IN	_	18	prep	_	_
20	the	the	DT	DT	_	22	det	_	_
21	sealing	seal	VBG	VBG	_	22	amod	_	_
22	member	member	NN	NN	_	19	pobj	_	_
23	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	6	advmod	_	_
2	a	a	DT	DT	_	4	det	_	_
3	negative	negative	JJ	JJ	_	4	amod	_	_
4	voltage	voltage	NN	NN	_	6	nsubjpass	_	_
5	is	be	VBZ	VBZ	_	6	auxpass	_	_
6	applied	apply	VBN	VBN	_	34	dep	_	_
7	from	from	IN	IN	_	6	prep	_	_
8	the	the	DT	DT	_	9	det	_	_
9	metal	metal	NN	NN	_	7	pobj	_	_
10	thin	thin	JJ	JJ	_	13	amod	_	_
11	wire-connected	wire-connected	JJ	JJ	_	13	amod	_	_
12	surface	surface	NN	NN	_	13	nn	_	_
13	electrode	electrode	NN	NN	_	9	dep	_	_
14	on	on	IN	IN	_	13	prep	_	_
15	the	the	DT	DT	_	17	det	_	_
16	semiconductor	semiconductor	NN	NN	_	17	nn	_	_
17	chip	chip	NN	NN	_	14	pobj	_	_
18	to	to	TO	TO	_	6	prep	_	_
19	a	a	DT	DT	_	21	det	_	_
20	back	back	RB	RB	_	21	advmod	_	_
21	surface	surface	NN	NN	_	18	pobj	_	_
22	of	of	IN	IN	_	21	prep	_	_
23	the	the	DT	DT	_	25	det	_	_
24	semiconductor	semiconductor	NN	NN	_	25	nn	_	_
25	substrate	substrate	NN	NN	_	22	pobj	_	_
26	through	through	IN	IN	_	6	prep	_	_
27	the	the	DT	DT	_	30	det	_	_
28	metal	metal	NN	NN	_	30	nn	_	_
29	thin	thin	JJ	JJ	_	30	amod	_	_
30	wire	wire	NN	NN	_	26	pobj	_	_
31	and	and	CC	CC	_	30	cc	_	_
32	the	the	DT	DT	_	33	det	_	_
33	tub	tub	NN	NN	_	30	conj	_	_
34	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	11	11	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	22	advmod	_	_
2	a	a	DT	DT	_	4	det	_	_
3	back	back	RB	RB	_	4	advmod	_	_
4	surface	surface	NN	NN	_	22	nsubjpass	_	_
5	of	of	IN	IN	_	4	prep	_	_
6	the	the	DT	DT	_	7	det	_	_
7	tub	tub	NN	NN	_	5	pobj	_	_
8	located	located	JJ	JJ	_	7	amod	_	_
9	on	on	IN	IN	_	8	prep	_	_
10	the	the	DT	DT	_	11	det	_	_
11	side	side	NN	NN	_	9	pobj	_	_
12	opposite	opposite	JJ	JJ	_	11	amod	_	_
13	to	to	TO	TO	_	12	prep	_	_
14	the	the	DT	DT	_	17	det	_	_
15	chip	chip	NN	NN	_	17	nn	_	_
16	bonding	bonding	NN	NN	_	17	nn	_	_
17	surface	surface	NN	NN	_	13	pobj	_	_
18	of	of	IN	IN	_	17	prep	_	_
19	the	the	DT	DT	_	20	det	_	_
20	tub	tub	NN	NN	_	18	pobj	_	_
21	is	be	VBZ	VBZ	_	22	auxpass	_	_
22	exposed	expose	VBN	VBN	_	27	dep	_	_
23	to	to	TO	TO	_	22	prep	_	_
24	the	the	DT	DT	_	26	det	_	_
25	sealing	seal	VBG	VBG	_	26	amod	_	_
26	member	member	NN	NN	_	23	pobj	_	_
27	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	11	11	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	22	advmod	_	_
2	a	a	DT	DT	_	4	det	_	_
3	back	back	RB	RB	_	4	advmod	_	_
4	surface	surface	NN	NN	_	22	nsubjpass	_	_
5	of	of	IN	IN	_	4	prep	_	_
6	the	the	DT	DT	_	7	det	_	_
7	tub	tub	NN	NN	_	5	pobj	_	_
8	located	located	JJ	JJ	_	7	amod	_	_
9	on	on	IN	IN	_	8	prep	_	_
10	the	the	DT	DT	_	11	det	_	_
11	side	side	NN	NN	_	9	pobj	_	_
12	opposite	opposite	JJ	JJ	_	11	amod	_	_
13	to	to	TO	TO	_	12	prep	_	_
14	the	the	DT	DT	_	17	det	_	_
15	chip	chip	NN	NN	_	17	nn	_	_
16	bonding	bonding	NN	NN	_	17	nn	_	_
17	surface	surface	NN	NN	_	13	pobj	_	_
18	of	of	IN	IN	_	17	prep	_	_
19	the	the	DT	DT	_	20	det	_	_
20	tap	tap	NN	NN	_	18	pobj	_	_
21	is	be	VBZ	VBZ	_	22	auxpass	_	_
22	exposed	expose	VBN	VBN	_	27	dep	_	_
23	to	to	TO	TO	_	22	prep	_	_
24	the	the	DT	DT	_	26	det	_	_
25	sealing	seal	VBG	VBG	_	26	amod	_	_
26	member	member	NN	NN	_	23	pobj	_	_
27	.	.	SENT	SENT	_	0	null	_	_

1	and	and	CC	CC	_	17	cc	_	_
2	surfaces	surface	NNS	NNS	_	17	nsubjpass	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	the	the	DT	DT	_	5	det	_	_
5	tap	tap	NN	NN	_	3	pobj	_	_
6	and	and	CC	CC	_	5	cc	_	_
7	the	the	DT	DT	_	9	det	_	_
8	plural	plural	NN	NN	_	9	nn	_	_
9	inner	inner	NN	NN	_	10	nsubj	_	_
10	leads	lead	VBZ	VBZ	_	5	conj	_	_
11	and	and	CC	CC	_	5	cc	_	_
12	the	the	DT	DT	_	15	det	_	_
13	plural	plural	NN	NN	_	15	nn	_	_
14	outer	outer	JJ	JJ	_	15	amod	_	_
15	leads	lead	NNS	NNS	_	5	conj	_	_
16	are	be	VBP	VBP	_	17	auxpass	_	_
17	coated	coat	VBN	VBN	_	0	null	_	_
18	with	with	IN	IN	_	17	prep	_	_
19	palladium	palladium	NN	NN	_	20	nn	_	_
20	plating	plating	NN	NN	_	18	pobj	_	_
21	.	.	SENT	SENT	_	17	punct	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	4	dep	_	_
6	claim	claim	NN	NN	_	5	pobj	_	_
7	11	11	CD	CD	_	6	num	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	22	advmod	_	_
2	a	a	DT	DT	_	4	det	_	_
3	back	back	RB	RB	_	4	advmod	_	_
4	surface	surface	NN	NN	_	22	nsubjpass	_	_
5	of	of	IN	IN	_	4	prep	_	_
6	the	the	DT	DT	_	7	det	_	_
7	tub	tub	NN	NN	_	5	pobj	_	_
8	located	located	JJ	JJ	_	7	amod	_	_
9	on	on	IN	IN	_	8	prep	_	_
10	the	the	DT	DT	_	11	det	_	_
11	side	side	NN	NN	_	9	pobj	_	_
12	opposite	opposite	JJ	JJ	_	11	amod	_	_
13	to	to	TO	TO	_	12	prep	_	_
14	the	the	DT	DT	_	17	det	_	_
15	chip	chip	NN	NN	_	17	nn	_	_
16	bonding	bonding	NN	NN	_	17	nn	_	_
17	surface	surface	NN	NN	_	13	pobj	_	_
18	of	of	IN	IN	_	17	prep	_	_
19	the	the	DT	DT	_	20	det	_	_
20	tub	tub	NN	NN	_	18	pobj	_	_
21	is	be	VBZ	VBZ	_	22	auxpass	_	_
22	exposed	expose	VBN	VBN	_	30	dep	_	_
23	to	to	TO	TO	_	22	prep	_	_
24	a	a	DT	DT	_	25	det	_	_
25	surface	surface	NN	NN	_	23	pobj	_	_
26	of	of	IN	IN	_	25	prep	_	_
27	the	the	DT	DT	_	29	det	_	_
28	sealing	seal	VBG	VBG	_	29	amod	_	_
29	member	member	NN	NN	_	26	pobj	_	_
30	.	.	SENT	SENT	_	0	null	_	_

1	and	and	CC	CC	_	17	cc	_	_
2	surfaces	surface	NNS	NNS	_	17	nsubjpass	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	the	the	DT	DT	_	5	det	_	_
5	tub	tub	NN	NN	_	3	pobj	_	_
6	and	and	CC	CC	_	5	cc	_	_
7	the	the	DT	DT	_	9	det	_	_
8	plural	plural	NN	NN	_	9	nn	_	_
9	inner	inner	NN	NN	_	10	nsubj	_	_
10	leads	lead	VBZ	VBZ	_	5	conj	_	_
11	and	and	CC	CC	_	5	cc	_	_
12	the	the	DT	DT	_	15	det	_	_
13	plural	plural	NN	NN	_	15	nn	_	_
14	outer	outer	JJ	JJ	_	15	amod	_	_
15	leads	lead	NNS	NNS	_	5	conj	_	_
16	are	be	VBP	VBP	_	17	auxpass	_	_
17	coated	coat	VBN	VBN	_	0	null	_	_
18	with	with	IN	IN	_	17	prep	_	_
19	palladium	palladium	NN	NN	_	20	nn	_	_
20	plating	plating	NN	NN	_	18	pobj	_	_
21	.	.	SENT	SENT	_	17	punct	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	6	aux	_	_
6	claim	claim	VB	VB	_	4	xcomp	_	_
7	14	14	CD	CD	_	6	dobj	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	7	advmod	_	_
2	a	a	DT	DT	_	5	det	_	_
3	heat	heat	NN	NN	_	5	nn	_	_
4	radiation	radiation	NN	NN	_	5	nn	_	_
5	fin	fin	NN	NN	_	7	nsubjpass	_	_
6	is	be	VBZ	VBZ	_	7	auxpass	_	_
7	attached	attach	VBN	VBN	_	15	dep	_	_
8	to	to	TO	TO	_	7	prep	_	_
9	the	the	DT	DT	_	11	det	_	_
10	back	back	JJ	JJ	_	11	amod	_	_
11	surface	surface	NN	NN	_	8	pobj	_	_
12	of	of	IN	IN	_	11	prep	_	_
13	the	the	DT	DT	_	14	det	_	_
14	tub	tub	NN	NN	_	12	pobj	_	_
15	.	.	SENT	SENT	_	0	null	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	8	nsubj	_	_
4	according	accord	VBG	VBG	_	3	prep	_	_
5	to	to	TO	TO	_	6	aux	_	_
6	claim	claim	VB	VB	_	4	xcomp	_	_
7	13	13	CD	CD	_	6	dobj	_	_
8	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	5	advmod	_	_
2	the	the	DT	DT	_	3	det	_	_
3	tub	tub	NN	NN	_	5	nsubjpass	_	_
4	is	be	VBZ	VBZ	_	5	auxpass	_	_
5	supported	support	VBN	VBN	_	12	dep	_	_
6	by	by	IN	IN	_	8	mark	_	_
7	suspension	suspension	NN	NN	_	8	nsubj	_	_
8	leads	lead	VBZ	VBZ	_	5	advcl	_	_
9	,	,	,	,	_	12	punct	_	_
10	the	the	DT	DT	_	11	det	_	_
11	suspension	suspension	NN	NN	_	12	nsubj	_	_
12	leads	lead	VBZ	VBZ	_	0	null	_	_
13	being	be	VBG	VBG	_	15	auxpass	_	_
14	each	each	DT	DT	_	15	dep	_	_
15	formed	form	VBN	VBN	_	12	xcomp	_	_
16	with	with	IN	IN	_	15	prep	_	_
17	a	a	DT	DT	_	19	det	_	_
18	stepped	step	VBN	VBN	_	19	amod	_	_
19	portion	portion	NN	NN	_	16	pobj	_	_
20	which	which	WDT	WDT	_	22	nsubjpass	_	_
21	is	be	VBZ	VBZ	_	22	auxpass	_	_
22	embedded	embed	VBN	VBN	_	19	rcmod	_	_
23	in	in	IN	IN	_	22	prep	_	_
24	the	the	DT	DT	_	26	det	_	_
25	sealing	seal	VBG	VBG	_	26	amod	_	_
26	member	member	NN	NN	_	23	pobj	_	_
27	.	.	SENT	SENT	_	15	punct	_	_

1	A	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	device	device	NN	NN	_	4	nsubj	_	_
4	comprising	comprise	VBG	VBG	_	0	null	_	_
5	.	.	SENT	SENT	_	4	punct	_	_

1	a	a	DT	DT	_	3	det	_	_
2	semiconductor	semiconductor	NN	NN	_	3	nn	_	_
3	chip	chip	NN	NN	_	11	nsubj	_	_
4	with	with	IN	IN	_	3	prep	_	_
5	a	a	DT	DT	_	6	det	_	_
6	semiconductor	semiconductor	NN	NN	_	4	pobj	_	_
7	integrated	integrate	VBN	VBN	_	8	amod	_	_
8	circuit	circuit	NN	NN	_	9	nsubj	_	_
9	formed	form	VBD	VBD	_	6	rcmod	_	_
10	thereon	thereon	NN	NN	_	9	dobj	_	_
11	.	.	SENT	SENT	_	0	null	_	_

1	a	a	DT	DT	_	3	det	_	_
2	sealing	seal	VBG	VBG	_	3	amod	_	_
3	member	member	NN	NN	_	11	nsubj	_	_
4	which	which	WDT	WDT	_	5	nsubj	_	_
5	seals	seal	VBZ	VBZ	_	3	rcmod	_	_
6	the	the	DT	DT	_	8	det	_	_
7	semiconductor	semiconductor	NN	NN	_	8	nn	_	_
8	chip	chip	NN	NN	_	5	dobj	_	_
9	with	with	IN	IN	_	5	prep	_	_
10	resin	resin	NN	NN	_	9	pobj	_	_
11	.	.	SENT	SENT	_	0	null	_	_

1	a	a	DT	DT	_	2	det	_	_
2	tub	tub	NN	NN	_	0	null	_	_
3	having	have	VBG	VBG	_	2	partmod	_	_
4	a	a	DT	DT	_	7	det	_	_
5	chip	chip	NN	NN	_	7	nn	_	_
6	bonding	bonding	NN	NN	_	7	nn	_	_
7	surface	surface	NN	NN	_	3	dobj	_	_
8	for	for	IN	IN	_	3	prep	_	_
9	bonding	bonding	NN	NN	_	8	pobj	_	_
10	with	with	IN	IN	_	9	prep	_	_
11	the	the	DT	DT	_	13	det	_	_
12	semiconductor	semiconductor	NN	NN	_	13	nn	_	_
13	chip	chip	NN	NN	_	10	pobj	_	_
14	and	and	CC	CC	_	9	cc	_	_
15	a	a	DT	DT	_	17	det	_	_
16	back	back	RB	RB	_	17	advmod	_	_
17	surface	surface	NN	NN	_	9	conj	_	_
18	located	located	JJ	JJ	_	9	amod	_	_
19	on	on	IN	IN	_	9	prep	_	_
20	the	the	DT	DT	_	21	det	_	_
21	side	side	NN	NN	_	19	pobj	_	_
22	opposite	opposite	JJ	JJ	_	9	amod	_	_
23	to	to	TO	TO	_	22	prep	_	_
24	the	the	DT	DT	_	27	det	_	_
25	chip	chip	NN	NN	_	27	nn	_	_
26	bonding	bonding	NN	NN	_	27	nn	_	_
27	surface	surface	NN	NN	_	23	pobj	_	_
28	and	and	CC	CC	_	22	cc	_	_
29	exposed	expose	VBN	VBN	_	22	conj	_	_
30	to	to	TO	TO	_	29	prep	_	_
31	a	a	DT	DT	_	32	det	_	_
32	surface	surface	NN	NN	_	30	pobj	_	_
33	of	of	IN	IN	_	32	prep	_	_
34	the	the	DT	DT	_	36	det	_	_
35	sealing	seal	VBG	VBG	_	36	amod	_	_
36	member	member	NN	NN	_	33	pobj	_	_
37	.	.	SENT	SENT	_	2	punct	_	_

1	a	a	DT	DT	_	2	det	_	_
2	plurality	plurality	NN	NN	_	16	nsubj	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	inner	inner	JJ	JJ	_	5	amod	_	_
5	leads	lead	NNS	NNS	_	3	pobj	_	_
6	electrically	electrically	RB	RB	_	7	advmod	_	_
7	connected	connect	VBN	VBN	_	5	partmod	_	_
8	respectively	respectively	RB	RB	_	7	advmod	_	_
9	to	to	TO	TO	_	7	prep	_	_
10	surface	surface	NN	NN	_	11	nn	_	_
11	electrodes	electrode	NNS	NNS	_	9	pobj	_	_
12	of	of	IN	IN	_	11	prep	_	_
13	the	the	DT	DT	_	15	det	_	_
14	semiconductor	semiconductor	NN	NN	_	15	nn	_	_
15	chip	chip	NN	NN	_	12	pobj	_	_
16	.	.	SENT	SENT	_	0	null	_	_

1	and	and	CC	CC	_	23	cc	_	_
2	a	a	DT	DT	_	3	det	_	_
3	plurality	plurality	NN	NN	_	23	nsubj	_	_
4	of	of	IN	IN	_	3	prep	_	_
5	outer	outer	JJ	JJ	_	6	amod	_	_
6	leads	lead	NNS	NNS	_	4	pobj	_	_
7	integrally	integrally	RB	RB	_	8	advmod	_	_
8	connected	connect	VBN	VBN	_	6	partmod	_	_
9	respectively	respectively	RB	RB	_	8	advmod	_	_
10	to	to	TO	TO	_	8	prep	_	_
11	the	the	DT	DT	_	13	det	_	_
12	inner	inner	JJ	JJ	_	13	amod	_	_
13	leads	lead	NNS	NNS	_	10	pobj	_	_
14	and	and	CC	CC	_	3	cc	_	_
15	projecting	project	VBG	VBG	_	3	conj	_	_
16	to	to	TO	TO	_	15	prep	_	_
17	the	the	DT	DT	_	18	det	_	_
18	exterior	exterior	NN	NN	_	16	pobj	_	_
19	of	of	IN	IN	_	18	prep	_	_
20	the	the	DT	DT	_	22	det	_	_
21	sealing	seal	VBG	VBG	_	22	amod	_	_
22	member	member	NN	NN	_	19	pobj	_	_
23	.	.	SENT	SENT	_	0	null	_	_

1	wherein	wherein	WRB	WRB	_	21	advmod	_	_
2	surfaces	surface	NNS	NNS	_	21	nsubj	_	_
3	of	of	IN	IN	_	2	prep	_	_
4	the	the	DT	DT	_	5	det	_	_
5	tub	tub	NN	NN	_	3	pobj	_	_
6	and	and	CC	CC	_	2	cc	_	_
7	the	the	DT	DT	_	9	det	_	_
8	plural	plural	NN	NN	_	9	nn	_	_
9	inner	inner	NN	NN	_	10	nsubj	_	_
10	leads	lead	VBZ	VBZ	_	2	conj	_	_
11	and	and	CC	CC	_	2	cc	_	_
12	the	the	DT	DT	_	13	det	_	_
13	plural	plural	NN	NN	_	2	conj	_	_
14	outer	outer	JJ	JJ	_	15	amod	_	_
15	leads	lead	NNS	NNS	_	17	nsubjpass	_	_
16	are	be	VBP	VBP	_	17	auxpass	_	_
17	coated	coat	VBN	VBN	_	13	rcmod	_	_
18	with	with	IN	IN	_	17	prep	_	_
19	palladium	palladium	NN	NN	_	20	nn	_	_
20	plating	plating	NN	NN	_	18	pobj	_	_
21	.	.	SENT	SENT	_	0	null	_	_

1	and	and	CC	CC	_	6	cc	_	_
2	the	the	DT	DT	_	4	det	_	_
3	outer	outer	JJ	JJ	_	4	amod	_	_
4	leads	lead	NNS	NNS	_	6	nsubjpass	_	_
5	are	be	VBP	VBP	_	6	auxpass	_	_
6	soldered	solder	VBN	VBN	_	0	null	_	_
7	to	to	TO	TO	_	6	prep	_	_
8	substrate	substrate	JJ	JJ	_	9	amod	_	_
9	terminals	terminal	NNS	NNS	_	7	pobj	_	_
10	to	to	TO	TO	_	11	aux	_	_
11	mount	mount	VB	VB	_	6	xcomp	_	_
12	the	the	DT	DT	_	14	det	_	_
13	semiconductor	semiconductor	NN	NN	_	14	nn	_	_
14	device	device	NN	NN	_	11	dobj	_	_
15	onto	onto	IN	IN	_	11	prep	_	_
16	a	a	DT	DT	_	18	det	_	_
17	mounting	mount	VBG	VBG	_	18	amod	_	_
18	substrate	substrate	NN	NN	_	15	pobj	_	_
19	.	.	SENT	SENT	_	11	punct	_	_
