--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml fifo.twx fifo.ncd -o fifo.twr fifo.pcf

Design file:              fifo.ncd
Physical constraint file: fifo.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
fifo_inp_data<0>|    1.465(R)|    0.558(R)|clk_BUFGP         |   0.000|
fifo_inp_data<1>|    1.440(R)|    0.550(R)|clk_BUFGP         |   0.000|
fifo_inp_data<2>|    1.887(R)|    0.160(R)|clk_BUFGP         |   0.000|
fifo_inp_data<3>|    1.427(R)|    0.661(R)|clk_BUFGP         |   0.000|
fifo_inp_data<4>|    1.652(R)|    0.440(R)|clk_BUFGP         |   0.000|
fifo_inp_data<5>|    2.381(R)|    0.095(R)|clk_BUFGP         |   0.000|
fifo_inp_data<6>|    1.737(R)|    0.286(R)|clk_BUFGP         |   0.000|
fifo_inp_data<7>|    1.607(R)|    0.486(R)|clk_BUFGP         |   0.000|
fifo_inp_rts    |    3.575(R)|    0.217(R)|clk_BUFGP         |   0.000|
fifo_out_rtr    |    2.929(R)|    0.088(R)|clk_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
fifo_counter<0> |    7.999(R)|clk_BUFGP         |   0.000|
fifo_counter<1> |    7.614(R)|clk_BUFGP         |   0.000|
fifo_counter<2> |    7.687(R)|clk_BUFGP         |   0.000|
fifo_counter<3> |    7.568(R)|clk_BUFGP         |   0.000|
fifo_inp_rtr    |    8.286(R)|clk_BUFGP         |   0.000|
fifo_out_data<0>|    7.081(R)|clk_BUFGP         |   0.000|
fifo_out_data<1>|    6.603(R)|clk_BUFGP         |   0.000|
fifo_out_data<2>|    7.193(R)|clk_BUFGP         |   0.000|
fifo_out_data<3>|    7.708(R)|clk_BUFGP         |   0.000|
fifo_out_data<4>|    7.180(R)|clk_BUFGP         |   0.000|
fifo_out_data<5>|    7.648(R)|clk_BUFGP         |   0.000|
fifo_out_data<6>|    7.195(R)|clk_BUFGP         |   0.000|
fifo_out_data<7>|    7.521(R)|clk_BUFGP         |   0.000|
fifo_out_rts    |    8.838(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.347|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jun 28 13:28:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



