// Seed: 2671017289
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign module_3.id_4 = 0;
  assign module_1.id_1 = 0;
  module_4 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_2;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1
);
  final $display((id_0));
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_3 = 32'd40,
    parameter id_4 = 32'd54
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  defparam id_3.id_4 = id_1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_4 ();
  assign id_1 = id_1 - 1;
endmodule
