{"vcs1":{"timestamp_begin":1741865741.635011198, "rt":5.75, "ut":5.42, "st":0.26}}
{"vcselab":{"timestamp_begin":1741865747.465307225, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1741865747.807115699, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741865741.319887336}
{"VCS_COMP_START_TIME": 1741865741.319887336}
{"VCS_COMP_END_TIME": 1741865748.165617965}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380496}}
{"vcselab": {"peak_mem": 174728}}
