==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.3
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'dct.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (dct.cpp:58) in function 'dct_1d(short*, short*)': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
@I [XFORM-603] Inlining function 'dct_2d' into 'dct' (dct.cpp:139).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (dct.cpp:121) in function 'write_data' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (dct.cpp:104) in function 'read_data' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'dct_1d' (dct.cpp:48).
@W [XFORM-505] Ignored pipeline directive for loop 'DCT_Outer_Loop' (dct.cpp:56) because its parent loop or function is pipelined.
@W [XFORM-503] Ignored partial unroll directive for loop 'DCT_Inner_Loop' (dct.cpp:58) because its parent loop or function is pipelined.
@I [XFORM-501] Unrolling loop 'WR_Loop_Col' (dct.cpp:124) in function 'write_data' completely.
@I [XFORM-501] Unrolling loop 'RD_Loop_Col' (dct.cpp:107) in function 'read_data' completely.
@I [XFORM-501] Unrolling loop 'DCT_Outer_Loop' (dct.cpp:56) in function 'dct_1d' completely.
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (dct.cpp:58) in function 'dct_1d' completely.
@I [XFORM-101] Partitioning array 'buf_2d_in' (dct.cpp:133) in dimension 2 with a block factor 4.
@I [XFORM-101] Partitioning array 'col_inbuf' (dct.cpp:69) in dimension 2 with a block factor 4.
@I [XFORM-721] Changing loop 'Loop_Row_DCT_Loop_proc' (dct.cpp:74) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_2_proc' (dct.cpp:78) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Col_DCT_Loop_proc' (dct.cpp:84) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_4_proc' (dct.cpp:88) to a process function for dataflow in function 'dct'.
@I [XFORM-712] Applying dataflow to function 'dct' (dct.cpp:131), detected/extracted 6 process function(s):
	 'read_data'
	 'Loop_Row_DCT_Loop_proc'
	 'Loop_2_proc'
	 'Loop_Col_DCT_Loop_proc'
	 'Loop_4_proc'
	 'write_data'.
@I [XFORM-11] Balancing expressions in function 'dct_1d' (dct.cpp:48)...62 expression(s) balanced.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (dct.cpp:78:6) in function 'Loop_2_proc'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (dct.cpp:88:6) in function 'Loop_4_proc'.
@I [HLS-111] Elapsed time: 7.04 seconds; current memory usage: 0.179 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dct' ...
@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RD_Loop_Row'.
@W [SCHED-69] Unable to schedule 'load' operation ('input_load_2', dct.cpp:107) on array 'input_r' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'dct_dct_1d'.
@W [SCHED-69] Unable to schedule 'store' operation (dct.cpp:62) of variable 'tmp_3_1', dct.cpp:62 on array 'dst' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 9.
@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_6_1', dct.cpp:60) (2.84 ns)
	'add' operation ('tmp2', dct.cpp:62) (2.95 ns)
	'add' operation ('tmp9', dct.cpp:62) (1.7 ns)
	'add' operation ('tmp_1', dct.cpp:62) (1.44 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_Loop_Row_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (8.93ns) of 'call' operation (dct.cpp:75->dct.cpp:139) to 'dct_dct_1d' exceeds the target cycle time (target cycle time: 8ns, clock uncertainty: 1ns, effective cycle time: 7ns).
@I [SCHED-61] Pipelining loop 'Row_DCT_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 10.
@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation (dct.cpp:75->dct.cpp:139) to 'dct_dct_1d' (8.93 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_Loop_Row_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_Xpose_Row_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_Loop_Col_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (8.93ns) of 'call' operation (dct.cpp:85->dct.cpp:139) to 'dct_dct_1d' exceeds the target cycle time (target cycle time: 8ns, clock uncertainty: 1ns, effective cycle time: 7ns).
@I [SCHED-61] Pipelining loop 'Col_DCT_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 10.
@W [SCHED-21] Estimated clock period (8.93ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation (dct.cpp:85->dct.cpp:139) to 'dct_dct_1d' (8.93 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_Loop_Col_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_Loop_4_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_Xpose_Col_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_Loop_4_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'WR_Loop_Row'.
@W [SCHED-69] Unable to schedule 'load' operation ('buf_load_2', dct.cpp:124) on array 'buf_r' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dct_read_data'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dct_mac_muladd_13ns_16s_29s_29_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_13s_16s_14ns_28_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_13s_16s_29s_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14ns_16s_14ns_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14ns_16s_28s_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14ns_16s_29s_29_1': 5 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14s_16s_14ns_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14s_16s_29s_29_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15ns_16s_14ns_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15ns_16s_29s_29_1': 7 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15s_16s_14ns_29_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15s_16s_29s_29_1': 5 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_13ns_16s_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_13s_16s_29_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_14ns_16s_29_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_14s_16s_29_1': 5 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_15ns_16s_29_1': 4 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_15s_16s_29_1': 5 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dct_dct_1d'.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_Loop_Row_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dct_Loop_Row_DCT_Loop_proc'.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dct_Loop_2_proc'.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_Loop_Col_DCT_Loop_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dct_Loop_Col_DCT_Loop_proc'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_Loop_4_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dct_Loop_4_proc'.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dct_write_data'.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 0.179 MB.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_i_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_col_inbuf_0_memcore_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_0_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_out_memcore_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dct'.
@I [WVHDL-304] Generating RTL VHDL for 'dct'.
@I [WVLOG-307] Generating RTL Verilog for 'dct'.
@I [HLS-112] Total elapsed time: 16.570 seconds; peak memory usage: 0.179 MB.
@I [LIC-101] Checked in feature [HLS]
