<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-core.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx-core.h File Reference</h1>
<p>Module to support operations on core such as TLB config, etc.  
<a href="#_details">More...</a></p>
<div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dynsection">
<div class="center"><img src="cvmx-core_8h__dep__incl.png" border="0" usemap="#cvmx-core_8hdep_map" alt=""/></div>
<map name="cvmx-core_8hdep_map" id="cvmx-core_8hdep">
<area shape="rect" id="node3" href="cvmx-app-init_8c.html" title="Main entry point for all simple executive based programs." alt="" coords="113,237,241,267"/><area shape="rect" id="node5" href="cvmx-core_8c.html" title="Module to support operations on core such as TLB config, etc." alt="" coords="140,83,247,112"/><area shape="rect" id="node7" href="cvmx-debug_8c.html" title="cvmx&#45;debug.c" alt="" coords="23,160,140,189"/><area shape="rect" id="node9" href="cvmx-debug_8h.html" title="Interface to debug exception handler." alt="" coords="321,83,439,112"/><area shape="rect" id="node26" href="cvmx-log_8c.html" title="cvmx&#45;log supplies a fast log buffer implementation." alt="" coords="937,160,1033,189"/><area shape="rect" id="node28" href="cvmx-log_8h.html" title="cvmx&#45;log supplies a fast log buffer implementation." alt="" coords="513,83,609,112"/><area shape="rect" id="node31" href="cvmx-tlb_8c.html" title="cvmx&#45;tlb supplies per core TLB access functions for simple executive applications..." alt="" coords="633,83,727,112"/><area shape="rect" id="node11" href="cvmx-app-hotplug_8c.html" title="Provides APIs for applications to register for hotplug." alt="" coords="215,160,372,189"/><area shape="rect" id="node14" href="cvmx-coredump_8h.html" title="Coredump interface and definitions." alt="" coords="396,160,540,189"/><area shape="rect" id="node21" href="cvmx-debug-remote_8c.html" title="cvmx&#45;debug&#45;remote.c" alt="" coords="564,160,737,189"/><area shape="rect" id="node23" href="cvmx-debug-uart_8c.html" title="cvmx&#45;debug&#45;uart.c" alt="" coords="761,160,913,189"/><area shape="rect" id="node17" href="cvmx-coredump_8c.html" title="Main Coredump Interface." alt="" coords="331,237,475,267"/><area shape="rect" id="node19" href="cvmx-interrupt_8c.html" title="Interface to the Mips interrupts." alt="" coords="499,237,635,267"/></map>
</div>

<p><a href="cvmx-core_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__core__perf__control.html">cvmx_core_perf_control</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bit description of the COP0 counter control register.  <a href="unioncvmx__core__perf__control.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#ab55baba87a8c3d67b35f1f1214f25328">CVMX_CORE_MAX_PCNT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#a503189e17039fda9eda2743199a8b39f">CVMX_CORE_PCNT</a>&nbsp;&nbsp;&nbsp;(OCTEON_IS_OCTEON3() ? 4 : 2)</td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02">cvmx_core_perf</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#ac282efd1921b2c331f6b672373984f00">cvmx_core_perf_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The types of performance counters supported per cpu.  <a href="#ac282efd1921b2c331f6b672373984f00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef union <br class="typebreak"/>
<a class="el" href="unioncvmx__core__perf__control.html">cvmx_core_perf_control</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#a5ab8734e2e4d7aa5c07e34b0b9ef8084">cvmx_core_perf_control_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bit description of the COP0 counter control register.  <a href="#a5ab8734e2e4d7aa5c07e34b0b9ef8084"></a><br/></td></tr>
<tr><td colspan="2"><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02">cvmx_core_perf</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a84ff98cb8287d906dae1a36e68908800">CVMX_CORE_PERF_NONE</a> =  0, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a527e34f7c5583c5e78624174bf2f9262">CVMX_CORE_PERF_CLK</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a0311a169dad919d25b5aa764e60091ff">CVMX_CORE_PERF_ISSUE</a> =  2, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02afaf9019705e4cd50a6b3d717e694545a">CVMX_CORE_PERF_RET</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a7696e4d712257de21b19e595580befe2">CVMX_CORE_PERF_NISSUE</a> =  4, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a29bc8c8b5c4aed0793e5eb04e6f44c8a">CVMX_CORE_PERF_SISSUE</a> =  5, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a2de78e964a5fc454f8e42a59582f57c8">CVMX_CORE_PERF_DISSUE</a> =  6, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02afe051ce3b84c2a99e56e49e01024b899">CVMX_CORE_PERF_IFI</a> =  7, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a2679af2f5a4d854c3cdd87d126d61f37">CVMX_CORE_PERF_BR</a> =  8, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a7624e7da4a5ef02b3e14e130d8982e66">CVMX_CORE_PERF_BRMIS</a> =  9, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ab1e714f613318a8c28378774170ae506">CVMX_CORE_PERF_J</a> =  10, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a0c4581500b44c156201d80f66d1fec4a">CVMX_CORE_PERF_JMIS</a> =  11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a3c6cb1f9c3c73e83ea4b494cfc10ce1f">CVMX_CORE_PERF_REPLAY</a> =  12, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02af25b31635f7d14c9cfbf002f6ff256d4">CVMX_CORE_PERF_IUNA</a> =  13, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aa72ef8a86cc7fea4ea1eb9ea7a086ae8">CVMX_CORE_PERF_TRAP</a> =  14, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ab68f22b7e046da7ac57b30def8be554b">CVMX_CORE_PERF_UULOAD</a> =  16, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02acda31528b538dd949488051de6a745f4">CVMX_CORE_PERF_UUSTORE</a> =  17, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a2362d3ef00536b7ec1df78c53f5c2eef">CVMX_CORE_PERF_ULOAD</a> =  18, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a35b293bb6aac931aeaed9bf9c1460c6e">CVMX_CORE_PERF_USTORE</a> =  19, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ab28f175b1dac7f353bfba2d95e07c60f">CVMX_CORE_PERF_EC</a> =  20, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a1f2150a4f19bda92f2a63590f62a6e38">CVMX_CORE_PERF_MC</a> =  21, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aa8651caf70b6100e4c4f16c05aa76c44">CVMX_CORE_PERF_CC</a> =  22, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a526b3ac07fd189f55d5aace5ecb0c430">CVMX_CORE_PERF_CSRC</a> =  23, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a530db7e49d9b418cb390fbffd579755f">CVMX_CORE_PERF_CFETCH</a> =  24, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a3ecf79b2e0392bc0deb3322ef852e786">CVMX_CORE_PERF_CPREF</a> =  25, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aec869acb4ed0faec0cf95dda0e414e46">CVMX_CORE_PERF_ICA</a> =  26, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a382fca319b53bf9b6ec9dd432e331f36">CVMX_CORE_PERF_II</a> =  27, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a4205ea27ab1bf0b46d37b32205f632d2">CVMX_CORE_PERF_IP</a> =  28, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a9c21b4be5125c5eebf90d68e0a095e48">CVMX_CORE_PERF_CIMISS</a> =  29, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a38d238fdbdb9af76ea6fd30a0d7b90d2">CVMX_CORE_PERF_WBUF</a> =  32, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a893724cb595bc4a14c5dffe0294898e5">CVMX_CORE_PERF_WDAT</a> =  33, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a43d85c96c37357e39fd53a3cf4713699">CVMX_CORE_PERF_WBUFLD</a> =  34, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ad09d27f40f1f4ca733ba907511c24a4b">CVMX_CORE_PERF_WBUFFL</a> =  35, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a129ac6ce766775bca62609c2eaf94629">CVMX_CORE_PERF_WBUFTR</a> =  36, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a7b90bc7ac579f1d382f8a306ffa65dd6">CVMX_CORE_PERF_BADD</a> =  37, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a94b63a5abaf48be8e1226d090d87265a">CVMX_CORE_PERF_BADDL2</a> =  38, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aeb1e09bf4ccb5fa277714cdae1654e69">CVMX_CORE_PERF_BFILL</a> =  39, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a6aec756805ae5031a2328d8b845177fa">CVMX_CORE_PERF_DDIDS</a> =  40, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a5e9b05f0d396fc839832b2eb5e63f2a2">CVMX_CORE_PERF_IDIDS</a> =  41, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a17fdd131cd3d029ec7b0ff2be8f95503">CVMX_CORE_PERF_DIDNA</a> =  42, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a31f52e9a58a905cd6e6e2b9280a9aa2f">CVMX_CORE_PERF_LDS</a> =  43, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a2e45aca510a2b023002f7f6683df6fae">CVMX_CORE_PERF_LMLDS</a> =  44, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a1e73e7ca1f59d650c9bd1cf2c0801544">CVMX_CORE_PERF_IOLDS</a> =  45, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a6fa8019e80a4e110c287e9a15391bf3a">CVMX_CORE_PERF_DMLDS</a> =  46, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a76a08d964e374b1b7ff1ba94e3998ea5">CVMX_CORE_PERF_STS</a> =  48, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a8ac1806b12fbcf7ace60808d84c2ef3a">CVMX_CORE_PERF_LMSTS</a> =  49, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ae3f2a1794574dd8720150371b622b500">CVMX_CORE_PERF_IOSTS</a> =  50, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a2980e8b36e555fd15dce39ab206d32b2">CVMX_CORE_PERF_IOBDMA</a> =  51, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a2f4acd1123f3fbc78f4c2b2fc4a3ebd1">CVMX_CORE_PERF_DTLB</a> =  53, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a2da88ffccfd7613b8d398deaaa9b1bd7">CVMX_CORE_PERF_DTLBAD</a> =  54, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a878506da3356dafc5c6cbe63bf68827e">CVMX_CORE_PERF_ITLB</a> =  55, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a540c440a14f94959c27484ce8aabc638">CVMX_CORE_PERF_SYNC</a> =  56, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aeb297b9574b11ba10eb4618f7be746a3">CVMX_CORE_PERF_SYNCIOB</a> =  57, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a4ddee9ab39e9e673e2d5cb8c7ee8e053">CVMX_CORE_PERF_SYNCW</a> =  58, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02af7bfa5cda6249ebde0bb425944627545">CVMX_CORE_PERF_DUTLB</a> =  59, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a0fe4cb1b1dbe3538e95ed3c8c87194f7">CVMX_CORE_PERF_IUTLB</a> =  60, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a7c032fc7f9e34505d4bb0ad47f9212f3">CVMX_CORE_PERF_CDMISS</a> =  61, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aba678935d92f9e8aac250060183a7abf">CVMX_CORE_PERF_ERETMIS</a> =  64, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aeae95b366f1c42f627fce1c9f9e240e4">CVMX_CORE_PERF_LIKMIS</a> =  65, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ab5b00b2326b9a3ca145e6867d827d233">CVMX_CORE_PERF_HAZTR</a> =  66, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aa072cf1dffa081b8dd48ffa55e1c9842">CVMX_CORE_PERF_FPUNIMPTRAP</a> =  67, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a38e64d063bbe0ba4ee8a53f069c1106f">CVMX_CORE_PERF_FPHAZARDTRAP</a> =  68, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02abdcc74a510aa97de73fc106ecd2790d3">CVMX_CORE_PERF_FPARITHEXC</a> =  69, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02abfa2ab1625a244898e32906919fc45a5">CVMX_CORE_PERF_FPMOVC1</a> =  81, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a023e8a2dae7d29ef5e550fdf0f4a2b8e">CVMX_CORE_PERF_FPCOPYC1</a> =  82, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a3123a6e5c0fee20a89ea53aef01bafd8">CVMX_CORE_PERF_FPCOMPARE</a> =  83, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a06a3f91a98e449de5806c4db99c6aa97">CVMX_CORE_PERF_FPBRANCH</a> =  84, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ae631c2675816dd96088a28339937db64">CVMX_CORE_PERF_FPMOV</a> =  85, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a83b5aa7fdf5edac9238537431582018b">CVMX_CORE_PERF_FPABSNEG</a> =  86, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a174eee8702a38b184aa0bbd14b77a9cb">CVMX_CORE_PERF_FPADDSUB</a> =  87, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a092333de3e9a513519fc327500a9683b">CVMX_CORE_PERF_FPCVT</a> =  88, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a33dccb79e81408e2b2e6e421d69f2592">CVMX_CORE_PERF_FPMUL</a> =  89, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aedb616ca2a3872f66793c37c3ebe34c0">CVMX_CORE_PERF_FPMADD</a> =  90, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ad4f558ddc6d4df6af2d0c1e934b4b9ae">CVMX_CORE_PERF_FPDIVRECIP</a> =  91, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02ae616572c85761cbdff1d24162d7e43f1">CVMX_CORE_PERF_FPSQRTRSQRT</a> =  92, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02abfb56db3bd2b0bde085ea33cac4fa0f9">CVMX_CORE_PERF_FPLOAD</a> =  93, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aeb7303f7d847e8ab865d46d15ca7388c">CVMX_CORE_PERF_FPSTORE</a> =  94, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02aa6b7d68e7dd20787d07fef397d65863e">CVMX_CORE_PERF_FPALL</a> =  95, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02a16c2649caad5b8ec9e0c6cf4a62d5d58">CVMX_CORE_PERF_MAX</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>The types of performance counters supported per cpu. </p>
 <a href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99da5aa6ad6502ca91baeecf75068dc20056">CVMX_TLB_PAGEMASK_4K</a> =  0x3 &lt;&lt; 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99da54d68ec6e22e0549d5d4e61cc6a42cf6">CVMX_TLB_PAGEMASK_16K</a> =  0xF &lt;&lt; 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99da15291b4ac07ad5eb73082b31d5ce8fd2">CVMX_TLB_PAGEMASK_64K</a> =  0x3F &lt;&lt; 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99dae9029355488fc5548151aed8ff85b946">CVMX_TLB_PAGEMASK_256K</a> =  0xFF &lt;&lt; 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99da8d76ec9c113aaa9b74762c370d29d8e3">CVMX_TLB_PAGEMASK_1M</a> =  0x3FF &lt;&lt; 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99da57e2c38f8b060e62469f0b08f24b0c69">CVMX_TLB_PAGEMASK_4M</a> =  0xFFF &lt;&lt; 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99daff0d0028b806b060b21ac26ca6221802">CVMX_TLB_PAGEMASK_16M</a> =  0x3FFF &lt;&lt; 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99da00c429f8985a37cf91a3e20b1cc9f9e5">CVMX_TLB_PAGEMASK_64M</a> =  0xFFFF &lt;&lt; 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99da6f1d35e7acf4878177018df85c433333">CVMX_TLB_PAGEMASK_256M</a> =  0x3FFFF &lt;&lt; 11
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#a9dc3588b064e084998f0b291837b28fb">cvmx_core_add_wired_tlb_entry</a> (uint64_t hi, uint64_t lo0, uint64_t lo1, <a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a> page_mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adds a wired TLB entry, and returns the index of the entry added.  <a href="#a9dc3588b064e084998f0b291837b28fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#a988ace09ebe2a2dd121cfb4957f1d7f9">cvmx_core_add_fixed_tlb_mapping</a> (uint64_t vaddr, uint64_t page0_addr, uint64_t page1_addr, <a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a> page_mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adds a fixed (wired) TLB mapping.  <a href="#a988ace09ebe2a2dd121cfb4957f1d7f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#a0e39917f3c070c34025df959e427d8d8">cvmx_core_add_fixed_tlb_mapping_bits</a> (uint64_t vaddr, uint64_t page0_addr, uint64_t page1_addr, <a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a> page_mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adds a fixed (wired) TLB mapping.  <a href="#a0e39917f3c070c34025df959e427d8d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8h.html#aaa9d384b3a7b0c2ade43d09724cefca4">cvmx_core_get_tlb_entries</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return number of TLB entries.  <a href="#aaa9d384b3a7b0c2ade43d09724cefca4"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Module to support operations on core such as TLB config, etc. </p>
<hr/>
<dl class="rcs"><dt><b>Revision</b></dt><dd>96463 </dd></dl>
<hr/>
 <hr/><h2>Define Documentation</h2>
<a class="anchor" id="ab55baba87a8c3d67b35f1f1214f25328"></a><!-- doxytag: member="cvmx&#45;core.h::CVMX_CORE_MAX_PCNT" ref="ab55baba87a8c3d67b35f1f1214f25328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_CORE_MAX_PCNT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a503189e17039fda9eda2743199a8b39f"></a><!-- doxytag: member="cvmx&#45;core.h::CVMX_CORE_PCNT" ref="a503189e17039fda9eda2743199a8b39f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_CORE_PCNT&nbsp;&nbsp;&nbsp;(OCTEON_IS_OCTEON3() ? 4 : 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="a5ab8734e2e4d7aa5c07e34b0b9ef8084"></a><!-- doxytag: member="cvmx&#45;core.h::cvmx_core_perf_control_t" ref="a5ab8734e2e4d7aa5c07e34b0b9ef8084" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="unioncvmx__core__perf__control.html">cvmx_core_perf_control</a>  <a class="el" href="unioncvmx__core__perf__control.html">cvmx_core_perf_control_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bit description of the COP0 counter control register. </p>

</div>
</div>
<a class="anchor" id="ac282efd1921b2c331f6b672373984f00"></a><!-- doxytag: member="cvmx&#45;core.h::cvmx_core_perf_t" ref="ac282efd1921b2c331f6b672373984f00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02">cvmx_core_perf</a>  <a class="el" href="cvmx-core_8h.html#ac282efd1921b2c331f6b672373984f00">cvmx_core_perf_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The types of performance counters supported per cpu. </p>

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="aa445cf41e59cd320b89c17818a187c02"></a><!-- doxytag: member="cvmx&#45;core.h::cvmx_core_perf" ref="aa445cf41e59cd320b89c17818a187c02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvmx-core_8h.html#aa445cf41e59cd320b89c17818a187c02">cvmx_core_perf</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The types of performance counters supported per cpu. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a84ff98cb8287d906dae1a36e68908800"></a><!-- doxytag: member="CVMX_CORE_PERF_NONE" ref="aa445cf41e59cd320b89c17818a187c02a84ff98cb8287d906dae1a36e68908800" args="" -->CVMX_CORE_PERF_NONE</em>&nbsp;</td><td>
<p>Turn off the performance counter. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a527e34f7c5583c5e78624174bf2f9262"></a><!-- doxytag: member="CVMX_CORE_PERF_CLK" ref="aa445cf41e59cd320b89c17818a187c02a527e34f7c5583c5e78624174bf2f9262" args="" -->CVMX_CORE_PERF_CLK</em>&nbsp;</td><td>
<p>Conditionally clocked cycles (as opposed to count/cvm_count which count even with no clocks). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a0311a169dad919d25b5aa764e60091ff"></a><!-- doxytag: member="CVMX_CORE_PERF_ISSUE" ref="aa445cf41e59cd320b89c17818a187c02a0311a169dad919d25b5aa764e60091ff" args="" -->CVMX_CORE_PERF_ISSUE</em>&nbsp;</td><td>
<p>Instructions issued but not retired. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02afaf9019705e4cd50a6b3d717e694545a"></a><!-- doxytag: member="CVMX_CORE_PERF_RET" ref="aa445cf41e59cd320b89c17818a187c02afaf9019705e4cd50a6b3d717e694545a" args="" -->CVMX_CORE_PERF_RET</em>&nbsp;</td><td>
<p>Instructions retired. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a7696e4d712257de21b19e595580befe2"></a><!-- doxytag: member="CVMX_CORE_PERF_NISSUE" ref="aa445cf41e59cd320b89c17818a187c02a7696e4d712257de21b19e595580befe2" args="" -->CVMX_CORE_PERF_NISSUE</em>&nbsp;</td><td>
<p>Cycles no issue. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a29bc8c8b5c4aed0793e5eb04e6f44c8a"></a><!-- doxytag: member="CVMX_CORE_PERF_SISSUE" ref="aa445cf41e59cd320b89c17818a187c02a29bc8c8b5c4aed0793e5eb04e6f44c8a" args="" -->CVMX_CORE_PERF_SISSUE</em>&nbsp;</td><td>
<p>Cycles single issue. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a2de78e964a5fc454f8e42a59582f57c8"></a><!-- doxytag: member="CVMX_CORE_PERF_DISSUE" ref="aa445cf41e59cd320b89c17818a187c02a2de78e964a5fc454f8e42a59582f57c8" args="" -->CVMX_CORE_PERF_DISSUE</em>&nbsp;</td><td>
<p>Cycles dual issue. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02afe051ce3b84c2a99e56e49e01024b899"></a><!-- doxytag: member="CVMX_CORE_PERF_IFI" ref="aa445cf41e59cd320b89c17818a187c02afe051ce3b84c2a99e56e49e01024b899" args="" -->CVMX_CORE_PERF_IFI</em>&nbsp;</td><td>
<p>Cycle ifetch issued (but not necessarily commit to pp_mem). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a2679af2f5a4d854c3cdd87d126d61f37"></a><!-- doxytag: member="CVMX_CORE_PERF_BR" ref="aa445cf41e59cd320b89c17818a187c02a2679af2f5a4d854c3cdd87d126d61f37" args="" -->CVMX_CORE_PERF_BR</em>&nbsp;</td><td>
<p>Branches retired. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a7624e7da4a5ef02b3e14e130d8982e66"></a><!-- doxytag: member="CVMX_CORE_PERF_BRMIS" ref="aa445cf41e59cd320b89c17818a187c02a7624e7da4a5ef02b3e14e130d8982e66" args="" -->CVMX_CORE_PERF_BRMIS</em>&nbsp;</td><td>
<p>Branch mispredicts. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ab1e714f613318a8c28378774170ae506"></a><!-- doxytag: member="CVMX_CORE_PERF_J" ref="aa445cf41e59cd320b89c17818a187c02ab1e714f613318a8c28378774170ae506" args="" -->CVMX_CORE_PERF_J</em>&nbsp;</td><td>
<p>Jumps retired. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a0c4581500b44c156201d80f66d1fec4a"></a><!-- doxytag: member="CVMX_CORE_PERF_JMIS" ref="aa445cf41e59cd320b89c17818a187c02a0c4581500b44c156201d80f66d1fec4a" args="" -->CVMX_CORE_PERF_JMIS</em>&nbsp;</td><td>
<p>Jumps mispredicted. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a3c6cb1f9c3c73e83ea4b494cfc10ce1f"></a><!-- doxytag: member="CVMX_CORE_PERF_REPLAY" ref="aa445cf41e59cd320b89c17818a187c02a3c6cb1f9c3c73e83ea4b494cfc10ce1f" args="" -->CVMX_CORE_PERF_REPLAY</em>&nbsp;</td><td>
<p>Mem Replays. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02af25b31635f7d14c9cfbf002f6ff256d4"></a><!-- doxytag: member="CVMX_CORE_PERF_IUNA" ref="aa445cf41e59cd320b89c17818a187c02af25b31635f7d14c9cfbf002f6ff256d4" args="" -->CVMX_CORE_PERF_IUNA</em>&nbsp;</td><td>
<p>Cycles idle due to unaligned_replays. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aa72ef8a86cc7fea4ea1eb9ea7a086ae8"></a><!-- doxytag: member="CVMX_CORE_PERF_TRAP" ref="aa445cf41e59cd320b89c17818a187c02aa72ef8a86cc7fea4ea1eb9ea7a086ae8" args="" -->CVMX_CORE_PERF_TRAP</em>&nbsp;</td><td>
<p>trap_6a signal </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ab68f22b7e046da7ac57b30def8be554b"></a><!-- doxytag: member="CVMX_CORE_PERF_UULOAD" ref="aa445cf41e59cd320b89c17818a187c02ab68f22b7e046da7ac57b30def8be554b" args="" -->CVMX_CORE_PERF_UULOAD</em>&nbsp;</td><td>
<p>Unexpected unaligned loads (REPUN=1). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02acda31528b538dd949488051de6a745f4"></a><!-- doxytag: member="CVMX_CORE_PERF_UUSTORE" ref="aa445cf41e59cd320b89c17818a187c02acda31528b538dd949488051de6a745f4" args="" -->CVMX_CORE_PERF_UUSTORE</em>&nbsp;</td><td>
<p>Unexpected unaligned store (REPUN=1). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a2362d3ef00536b7ec1df78c53f5c2eef"></a><!-- doxytag: member="CVMX_CORE_PERF_ULOAD" ref="aa445cf41e59cd320b89c17818a187c02a2362d3ef00536b7ec1df78c53f5c2eef" args="" -->CVMX_CORE_PERF_ULOAD</em>&nbsp;</td><td>
<p>Unaligned loads (REPUN=1 or USEUN=1). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a35b293bb6aac931aeaed9bf9c1460c6e"></a><!-- doxytag: member="CVMX_CORE_PERF_USTORE" ref="aa445cf41e59cd320b89c17818a187c02a35b293bb6aac931aeaed9bf9c1460c6e" args="" -->CVMX_CORE_PERF_USTORE</em>&nbsp;</td><td>
<p>Unaligned store (REPUN=1 or USEUN=1). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ab28f175b1dac7f353bfba2d95e07c60f"></a><!-- doxytag: member="CVMX_CORE_PERF_EC" ref="aa445cf41e59cd320b89c17818a187c02ab28f175b1dac7f353bfba2d95e07c60f" args="" -->CVMX_CORE_PERF_EC</em>&nbsp;</td><td>
<p>Exec clocks(must set CvmCtl[DISCE] for accurate timing). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a1f2150a4f19bda92f2a63590f62a6e38"></a><!-- doxytag: member="CVMX_CORE_PERF_MC" ref="aa445cf41e59cd320b89c17818a187c02a1f2150a4f19bda92f2a63590f62a6e38" args="" -->CVMX_CORE_PERF_MC</em>&nbsp;</td><td>
<p>Mul clocks(must set CvmCtl[DISCE] for accurate timing). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aa8651caf70b6100e4c4f16c05aa76c44"></a><!-- doxytag: member="CVMX_CORE_PERF_CC" ref="aa445cf41e59cd320b89c17818a187c02aa8651caf70b6100e4c4f16c05aa76c44" args="" -->CVMX_CORE_PERF_CC</em>&nbsp;</td><td>
<p>Crypto clocks(must set CvmCtl[DISCE] for accurate timing). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a526b3ac07fd189f55d5aace5ecb0c430"></a><!-- doxytag: member="CVMX_CORE_PERF_CSRC" ref="aa445cf41e59cd320b89c17818a187c02a526b3ac07fd189f55d5aace5ecb0c430" args="" -->CVMX_CORE_PERF_CSRC</em>&nbsp;</td><td>
<p>Issue_csr clocks(must set CvmCtl[DISCE] for accurate timing). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a530db7e49d9b418cb390fbffd579755f"></a><!-- doxytag: member="CVMX_CORE_PERF_CFETCH" ref="aa445cf41e59cd320b89c17818a187c02a530db7e49d9b418cb390fbffd579755f" args="" -->CVMX_CORE_PERF_CFETCH</em>&nbsp;</td><td>
<p>Icache committed fetches (demand+prefetch). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a3ecf79b2e0392bc0deb3322ef852e786"></a><!-- doxytag: member="CVMX_CORE_PERF_CPREF" ref="aa445cf41e59cd320b89c17818a187c02a3ecf79b2e0392bc0deb3322ef852e786" args="" -->CVMX_CORE_PERF_CPREF</em>&nbsp;</td><td>
<p>Icache committed prefetches. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aec869acb4ed0faec0cf95dda0e414e46"></a><!-- doxytag: member="CVMX_CORE_PERF_ICA" ref="aa445cf41e59cd320b89c17818a187c02aec869acb4ed0faec0cf95dda0e414e46" args="" -->CVMX_CORE_PERF_ICA</em>&nbsp;</td><td>
<p>Icache aliases. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a382fca319b53bf9b6ec9dd432e331f36"></a><!-- doxytag: member="CVMX_CORE_PERF_II" ref="aa445cf41e59cd320b89c17818a187c02a382fca319b53bf9b6ec9dd432e331f36" args="" -->CVMX_CORE_PERF_II</em>&nbsp;</td><td>
<p>Icache invalidates. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a4205ea27ab1bf0b46d37b32205f632d2"></a><!-- doxytag: member="CVMX_CORE_PERF_IP" ref="aa445cf41e59cd320b89c17818a187c02a4205ea27ab1bf0b46d37b32205f632d2" args="" -->CVMX_CORE_PERF_IP</em>&nbsp;</td><td>
<p>Icache parity error. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a9c21b4be5125c5eebf90d68e0a095e48"></a><!-- doxytag: member="CVMX_CORE_PERF_CIMISS" ref="aa445cf41e59cd320b89c17818a187c02a9c21b4be5125c5eebf90d68e0a095e48" args="" -->CVMX_CORE_PERF_CIMISS</em>&nbsp;</td><td>
<p>Cycles idle due to imiss (must set CvmCtl[DISCE] for accurate timing). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a38d238fdbdb9af76ea6fd30a0d7b90d2"></a><!-- doxytag: member="CVMX_CORE_PERF_WBUF" ref="aa445cf41e59cd320b89c17818a187c02a38d238fdbdb9af76ea6fd30a0d7b90d2" args="" -->CVMX_CORE_PERF_WBUF</em>&nbsp;</td><td>
<p>Number of write buffer entries created. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a893724cb595bc4a14c5dffe0294898e5"></a><!-- doxytag: member="CVMX_CORE_PERF_WDAT" ref="aa445cf41e59cd320b89c17818a187c02a893724cb595bc4a14c5dffe0294898e5" args="" -->CVMX_CORE_PERF_WDAT</em>&nbsp;</td><td>
<p>Number of write buffer data cycles used (may need to set CvmCtl[DISCE] for accurate counts). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a43d85c96c37357e39fd53a3cf4713699"></a><!-- doxytag: member="CVMX_CORE_PERF_WBUFLD" ref="aa445cf41e59cd320b89c17818a187c02a43d85c96c37357e39fd53a3cf4713699" args="" -->CVMX_CORE_PERF_WBUFLD</em>&nbsp;</td><td>
<p>Number of write buffer entries forced out by loads. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ad09d27f40f1f4ca733ba907511c24a4b"></a><!-- doxytag: member="CVMX_CORE_PERF_WBUFFL" ref="aa445cf41e59cd320b89c17818a187c02ad09d27f40f1f4ca733ba907511c24a4b" args="" -->CVMX_CORE_PERF_WBUFFL</em>&nbsp;</td><td>
<p>Number of cycles that there was no available write buffer entry (may need to set CvmCtl[DISCE] and CvmMemCtl[MCLK] for accurate counts). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a129ac6ce766775bca62609c2eaf94629"></a><!-- doxytag: member="CVMX_CORE_PERF_WBUFTR" ref="aa445cf41e59cd320b89c17818a187c02a129ac6ce766775bca62609c2eaf94629" args="" -->CVMX_CORE_PERF_WBUFTR</em>&nbsp;</td><td>
<p>Number of stores that found no available write buffer entries. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a7b90bc7ac579f1d382f8a306ffa65dd6"></a><!-- doxytag: member="CVMX_CORE_PERF_BADD" ref="aa445cf41e59cd320b89c17818a187c02a7b90bc7ac579f1d382f8a306ffa65dd6" args="" -->CVMX_CORE_PERF_BADD</em>&nbsp;</td><td>
<p>Number of address bus cycles used (may need to set CvmCtl[DISCE] for accurate counts). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a94b63a5abaf48be8e1226d090d87265a"></a><!-- doxytag: member="CVMX_CORE_PERF_BADDL2" ref="aa445cf41e59cd320b89c17818a187c02a94b63a5abaf48be8e1226d090d87265a" args="" -->CVMX_CORE_PERF_BADDL2</em>&nbsp;</td><td>
<p>Number of address bus cycles not reflected (i.e. </p>
<p>destined for L2) (may need to set CvmCtl[DISCE] for accurate counts) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aeb1e09bf4ccb5fa277714cdae1654e69"></a><!-- doxytag: member="CVMX_CORE_PERF_BFILL" ref="aa445cf41e59cd320b89c17818a187c02aeb1e09bf4ccb5fa277714cdae1654e69" args="" -->CVMX_CORE_PERF_BFILL</em>&nbsp;</td><td>
<p>Number of fill bus cycles used (may need to set CvmCtl[DISCE] for accurate counts). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a6aec756805ae5031a2328d8b845177fa"></a><!-- doxytag: member="CVMX_CORE_PERF_DDIDS" ref="aa445cf41e59cd320b89c17818a187c02a6aec756805ae5031a2328d8b845177fa" args="" -->CVMX_CORE_PERF_DDIDS</em>&nbsp;</td><td>
<p>Number of Dstream DIDs created. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a5e9b05f0d396fc839832b2eb5e63f2a2"></a><!-- doxytag: member="CVMX_CORE_PERF_IDIDS" ref="aa445cf41e59cd320b89c17818a187c02a5e9b05f0d396fc839832b2eb5e63f2a2" args="" -->CVMX_CORE_PERF_IDIDS</em>&nbsp;</td><td>
<p>Number of Istream DIDs created. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a17fdd131cd3d029ec7b0ff2be8f95503"></a><!-- doxytag: member="CVMX_CORE_PERF_DIDNA" ref="aa445cf41e59cd320b89c17818a187c02a17fdd131cd3d029ec7b0ff2be8f95503" args="" -->CVMX_CORE_PERF_DIDNA</em>&nbsp;</td><td>
<p>Number of cycles that no DIDs were available (may need to set CvmCtl[DISCE] and CvmMemCtl[MCLK] for accurate counts). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a31f52e9a58a905cd6e6e2b9280a9aa2f"></a><!-- doxytag: member="CVMX_CORE_PERF_LDS" ref="aa445cf41e59cd320b89c17818a187c02a31f52e9a58a905cd6e6e2b9280a9aa2f" args="" -->CVMX_CORE_PERF_LDS</em>&nbsp;</td><td>
<p>Number of load issues. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a2e45aca510a2b023002f7f6683df6fae"></a><!-- doxytag: member="CVMX_CORE_PERF_LMLDS" ref="aa445cf41e59cd320b89c17818a187c02a2e45aca510a2b023002f7f6683df6fae" args="" -->CVMX_CORE_PERF_LMLDS</em>&nbsp;</td><td>
<p>Number of local memory load. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a1e73e7ca1f59d650c9bd1cf2c0801544"></a><!-- doxytag: member="CVMX_CORE_PERF_IOLDS" ref="aa445cf41e59cd320b89c17818a187c02a1e73e7ca1f59d650c9bd1cf2c0801544" args="" -->CVMX_CORE_PERF_IOLDS</em>&nbsp;</td><td>
<p>Number of I/O load issues. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a6fa8019e80a4e110c287e9a15391bf3a"></a><!-- doxytag: member="CVMX_CORE_PERF_DMLDS" ref="aa445cf41e59cd320b89c17818a187c02a6fa8019e80a4e110c287e9a15391bf3a" args="" -->CVMX_CORE_PERF_DMLDS</em>&nbsp;</td><td>
<p>Number of loads that were not prefetches and missed in the cache. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a76a08d964e374b1b7ff1ba94e3998ea5"></a><!-- doxytag: member="CVMX_CORE_PERF_STS" ref="aa445cf41e59cd320b89c17818a187c02a76a08d964e374b1b7ff1ba94e3998ea5" args="" -->CVMX_CORE_PERF_STS</em>&nbsp;</td><td>
<p>Number of store issues. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a8ac1806b12fbcf7ace60808d84c2ef3a"></a><!-- doxytag: member="CVMX_CORE_PERF_LMSTS" ref="aa445cf41e59cd320b89c17818a187c02a8ac1806b12fbcf7ace60808d84c2ef3a" args="" -->CVMX_CORE_PERF_LMSTS</em>&nbsp;</td><td>
<p>Number of local memory store issues. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ae3f2a1794574dd8720150371b622b500"></a><!-- doxytag: member="CVMX_CORE_PERF_IOSTS" ref="aa445cf41e59cd320b89c17818a187c02ae3f2a1794574dd8720150371b622b500" args="" -->CVMX_CORE_PERF_IOSTS</em>&nbsp;</td><td>
<p>Number of I/O store issues. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a2980e8b36e555fd15dce39ab206d32b2"></a><!-- doxytag: member="CVMX_CORE_PERF_IOBDMA" ref="aa445cf41e59cd320b89c17818a187c02a2980e8b36e555fd15dce39ab206d32b2" args="" -->CVMX_CORE_PERF_IOBDMA</em>&nbsp;</td><td>
<p>Number of IOBDMAs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a2f4acd1123f3fbc78f4c2b2fc4a3ebd1"></a><!-- doxytag: member="CVMX_CORE_PERF_DTLB" ref="aa445cf41e59cd320b89c17818a187c02a2f4acd1123f3fbc78f4c2b2fc4a3ebd1" args="" -->CVMX_CORE_PERF_DTLB</em>&nbsp;</td><td>
<p>Number of dstream TLB refill, invalid, or modified exceptions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a2da88ffccfd7613b8d398deaaa9b1bd7"></a><!-- doxytag: member="CVMX_CORE_PERF_DTLBAD" ref="aa445cf41e59cd320b89c17818a187c02a2da88ffccfd7613b8d398deaaa9b1bd7" args="" -->CVMX_CORE_PERF_DTLBAD</em>&nbsp;</td><td>
<p>Number of dstream TLB address errors. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a878506da3356dafc5c6cbe63bf68827e"></a><!-- doxytag: member="CVMX_CORE_PERF_ITLB" ref="aa445cf41e59cd320b89c17818a187c02a878506da3356dafc5c6cbe63bf68827e" args="" -->CVMX_CORE_PERF_ITLB</em>&nbsp;</td><td>
<p>Number of istream TLB refill, invalid, or address error exceptions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a540c440a14f94959c27484ce8aabc638"></a><!-- doxytag: member="CVMX_CORE_PERF_SYNC" ref="aa445cf41e59cd320b89c17818a187c02a540c440a14f94959c27484ce8aabc638" args="" -->CVMX_CORE_PERF_SYNC</em>&nbsp;</td><td>
<p>Number of SYNC stall cycles (may need to set CvmCtl[DISCE] for accurate counts). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aeb297b9574b11ba10eb4618f7be746a3"></a><!-- doxytag: member="CVMX_CORE_PERF_SYNCIOB" ref="aa445cf41e59cd320b89c17818a187c02aeb297b9574b11ba10eb4618f7be746a3" args="" -->CVMX_CORE_PERF_SYNCIOB</em>&nbsp;</td><td>
<p>Number of SYNCIOBDMA stall cycles (may need to set CvmCtl[DISCE] for accurate counts). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a4ddee9ab39e9e673e2d5cb8c7ee8e053"></a><!-- doxytag: member="CVMX_CORE_PERF_SYNCW" ref="aa445cf41e59cd320b89c17818a187c02a4ddee9ab39e9e673e2d5cb8c7ee8e053" args="" -->CVMX_CORE_PERF_SYNCW</em>&nbsp;</td><td>
<p>Number of SYNCWs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02af7bfa5cda6249ebde0bb425944627545"></a><!-- doxytag: member="CVMX_CORE_PERF_DUTLB" ref="aa445cf41e59cd320b89c17818a187c02af7bfa5cda6249ebde0bb425944627545" args="" -->CVMX_CORE_PERF_DUTLB</em>&nbsp;</td><td>
<p>Number of dstream misses in the μTLB. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a0fe4cb1b1dbe3538e95ed3c8c87194f7"></a><!-- doxytag: member="CVMX_CORE_PERF_IUTLB" ref="aa445cf41e59cd320b89c17818a187c02a0fe4cb1b1dbe3538e95ed3c8c87194f7" args="" -->CVMX_CORE_PERF_IUTLB</em>&nbsp;</td><td>
<p>Number of istream misses in the μTLB. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a7c032fc7f9e34505d4bb0ad47f9212f3"></a><!-- doxytag: member="CVMX_CORE_PERF_CDMISS" ref="aa445cf41e59cd320b89c17818a187c02a7c032fc7f9e34505d4bb0ad47f9212f3" args="" -->CVMX_CORE_PERF_CDMISS</em>&nbsp;</td><td>
<p>Cycles idle due to demand (non-prefetch) Dstream misses. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aba678935d92f9e8aac250060183a7abf"></a><!-- doxytag: member="CVMX_CORE_PERF_ERETMIS" ref="aa445cf41e59cd320b89c17818a187c02aba678935d92f9e8aac250060183a7abf" args="" -->CVMX_CORE_PERF_ERETMIS</em>&nbsp;</td><td>
<p>D/eret mispredicts. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aeae95b366f1c42f627fce1c9f9e240e4"></a><!-- doxytag: member="CVMX_CORE_PERF_LIKMIS" ref="aa445cf41e59cd320b89c17818a187c02aeae95b366f1c42f627fce1c9f9e240e4" args="" -->CVMX_CORE_PERF_LIKMIS</em>&nbsp;</td><td>
<p>Branch likely mispredicts. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ab5b00b2326b9a3ca145e6867d827d233"></a><!-- doxytag: member="CVMX_CORE_PERF_HAZTR" ref="aa445cf41e59cd320b89c17818a187c02ab5b00b2326b9a3ca145e6867d827d233" args="" -->CVMX_CORE_PERF_HAZTR</em>&nbsp;</td><td>
<p>Hazard traps due to *MTC0 to CvmCtl, Perf counter control, EntryHi, or CvmMemCtl registers. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aa072cf1dffa081b8dd48ffa55e1c9842"></a><!-- doxytag: member="CVMX_CORE_PERF_FPUNIMPTRAP" ref="aa445cf41e59cd320b89c17818a187c02aa072cf1dffa081b8dd48ffa55e1c9842" args="" -->CVMX_CORE_PERF_FPUNIMPTRAP</em>&nbsp;</td><td>
<p>Number of FP unimplemented traps. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a38e64d063bbe0ba4ee8a53f069c1106f"></a><!-- doxytag: member="CVMX_CORE_PERF_FPHAZARDTRAP" ref="aa445cf41e59cd320b89c17818a187c02a38e64d063bbe0ba4ee8a53f069c1106f" args="" -->CVMX_CORE_PERF_FPHAZARDTRAP</em>&nbsp;</td><td>
<p>Number of FP hazard traps. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02abdcc74a510aa97de73fc106ecd2790d3"></a><!-- doxytag: member="CVMX_CORE_PERF_FPARITHEXC" ref="aa445cf41e59cd320b89c17818a187c02abdcc74a510aa97de73fc106ecd2790d3" args="" -->CVMX_CORE_PERF_FPARITHEXC</em>&nbsp;</td><td>
<p>Number of FP Arithmetic Exceptions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02abfa2ab1625a244898e32906919fc45a5"></a><!-- doxytag: member="CVMX_CORE_PERF_FPMOVC1" ref="aa445cf41e59cd320b89c17818a187c02abfa2ab1625a244898e32906919fc45a5" args="" -->CVMX_CORE_PERF_FPMOVC1</em>&nbsp;</td><td>
<p>Number of retired MTC1, DMTC1, MFHC1, MTHC1, MFC1, DMFC1 instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a023e8a2dae7d29ef5e550fdf0f4a2b8e"></a><!-- doxytag: member="CVMX_CORE_PERF_FPCOPYC1" ref="aa445cf41e59cd320b89c17818a187c02a023e8a2dae7d29ef5e550fdf0f4a2b8e" args="" -->CVMX_CORE_PERF_FPCOPYC1</em>&nbsp;</td><td>
<p>Number of retired CFC1 and CTC1 instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a3123a6e5c0fee20a89ea53aef01bafd8"></a><!-- doxytag: member="CVMX_CORE_PERF_FPCOMPARE" ref="aa445cf41e59cd320b89c17818a187c02a3123a6e5c0fee20a89ea53aef01bafd8" args="" -->CVMX_CORE_PERF_FPCOMPARE</em>&nbsp;</td><td>
<p>Number of retired FP C.Cond.fmt instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a06a3f91a98e449de5806c4db99c6aa97"></a><!-- doxytag: member="CVMX_CORE_PERF_FPBRANCH" ref="aa445cf41e59cd320b89c17818a187c02a06a3f91a98e449de5806c4db99c6aa97" args="" -->CVMX_CORE_PERF_FPBRANCH</em>&nbsp;</td><td>
<p>Number of retired BC1T, BC1F, BC1TL, and BC1FL instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ae631c2675816dd96088a28339937db64"></a><!-- doxytag: member="CVMX_CORE_PERF_FPMOV" ref="aa445cf41e59cd320b89c17818a187c02ae631c2675816dd96088a28339937db64" args="" -->CVMX_CORE_PERF_FPMOV</em>&nbsp;</td><td>
<p>Number of retired FP move instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a83b5aa7fdf5edac9238537431582018b"></a><!-- doxytag: member="CVMX_CORE_PERF_FPABSNEG" ref="aa445cf41e59cd320b89c17818a187c02a83b5aa7fdf5edac9238537431582018b" args="" -->CVMX_CORE_PERF_FPABSNEG</em>&nbsp;</td><td>
<p>Number of retired FP ABS.fmt and NEG.fmt instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a174eee8702a38b184aa0bbd14b77a9cb"></a><!-- doxytag: member="CVMX_CORE_PERF_FPADDSUB" ref="aa445cf41e59cd320b89c17818a187c02a174eee8702a38b184aa0bbd14b77a9cb" args="" -->CVMX_CORE_PERF_FPADDSUB</em>&nbsp;</td><td>
<p>Number of retired FP ADD.fmt and SUB.fmt instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a092333de3e9a513519fc327500a9683b"></a><!-- doxytag: member="CVMX_CORE_PERF_FPCVT" ref="aa445cf41e59cd320b89c17818a187c02a092333de3e9a513519fc327500a9683b" args="" -->CVMX_CORE_PERF_FPCVT</em>&nbsp;</td><td>
<p>Number of retired FP format conversion instructions (e.g., CVT.S.D). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a33dccb79e81408e2b2e6e421d69f2592"></a><!-- doxytag: member="CVMX_CORE_PERF_FPMUL" ref="aa445cf41e59cd320b89c17818a187c02a33dccb79e81408e2b2e6e421d69f2592" args="" -->CVMX_CORE_PERF_FPMUL</em>&nbsp;</td><td>
<p>Number of retired FP MUL.fmt instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aedb616ca2a3872f66793c37c3ebe34c0"></a><!-- doxytag: member="CVMX_CORE_PERF_FPMADD" ref="aa445cf41e59cd320b89c17818a187c02aedb616ca2a3872f66793c37c3ebe34c0" args="" -->CVMX_CORE_PERF_FPMADD</em>&nbsp;</td><td>
<p>Number of retired FP MADD.fmt variant instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ad4f558ddc6d4df6af2d0c1e934b4b9ae"></a><!-- doxytag: member="CVMX_CORE_PERF_FPDIVRECIP" ref="aa445cf41e59cd320b89c17818a187c02ad4f558ddc6d4df6af2d0c1e934b4b9ae" args="" -->CVMX_CORE_PERF_FPDIVRECIP</em>&nbsp;</td><td>
<p>Number of retired FP DIV.fmt and RECIP.fmt instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02ae616572c85761cbdff1d24162d7e43f1"></a><!-- doxytag: member="CVMX_CORE_PERF_FPSQRTRSQRT" ref="aa445cf41e59cd320b89c17818a187c02ae616572c85761cbdff1d24162d7e43f1" args="" -->CVMX_CORE_PERF_FPSQRTRSQRT</em>&nbsp;</td><td>
<p>Number of retired FP SQRT.fmt and RSQRT.fmt instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02abfb56db3bd2b0bde085ea33cac4fa0f9"></a><!-- doxytag: member="CVMX_CORE_PERF_FPLOAD" ref="aa445cf41e59cd320b89c17818a187c02abfb56db3bd2b0bde085ea33cac4fa0f9" args="" -->CVMX_CORE_PERF_FPLOAD</em>&nbsp;</td><td>
<p>Number of retired FP load instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aeb7303f7d847e8ab865d46d15ca7388c"></a><!-- doxytag: member="CVMX_CORE_PERF_FPSTORE" ref="aa445cf41e59cd320b89c17818a187c02aeb7303f7d847e8ab865d46d15ca7388c" args="" -->CVMX_CORE_PERF_FPSTORE</em>&nbsp;</td><td>
<p>Number of retired FP store instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02aa6b7d68e7dd20787d07fef397d65863e"></a><!-- doxytag: member="CVMX_CORE_PERF_FPALL" ref="aa445cf41e59cd320b89c17818a187c02aa6b7d68e7dd20787d07fef397d65863e" args="" -->CVMX_CORE_PERF_FPALL</em>&nbsp;</td><td>
<p>Number of retired FP instructions(all). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa445cf41e59cd320b89c17818a187c02a16c2649caad5b8ec9e0c6cf4a62d5d58"></a><!-- doxytag: member="CVMX_CORE_PERF_MAX" ref="aa445cf41e59cd320b89c17818a187c02a16c2649caad5b8ec9e0c6cf4a62d5d58" args="" -->CVMX_CORE_PERF_MAX</em>&nbsp;</td><td>
<p>This not a counter, just a marker for the highest number. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99d"></a><!-- doxytag: member="cvmx&#45;core.h::cvmx_tlb_pagemask_t" ref="a16fed8e86872e2af393e1ff3f007c99d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99da5aa6ad6502ca91baeecf75068dc20056"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_4K" ref="a16fed8e86872e2af393e1ff3f007c99da5aa6ad6502ca91baeecf75068dc20056" args="" -->CVMX_TLB_PAGEMASK_4K</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99da54d68ec6e22e0549d5d4e61cc6a42cf6"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_16K" ref="a16fed8e86872e2af393e1ff3f007c99da54d68ec6e22e0549d5d4e61cc6a42cf6" args="" -->CVMX_TLB_PAGEMASK_16K</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99da15291b4ac07ad5eb73082b31d5ce8fd2"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_64K" ref="a16fed8e86872e2af393e1ff3f007c99da15291b4ac07ad5eb73082b31d5ce8fd2" args="" -->CVMX_TLB_PAGEMASK_64K</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99dae9029355488fc5548151aed8ff85b946"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_256K" ref="a16fed8e86872e2af393e1ff3f007c99dae9029355488fc5548151aed8ff85b946" args="" -->CVMX_TLB_PAGEMASK_256K</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99da8d76ec9c113aaa9b74762c370d29d8e3"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_1M" ref="a16fed8e86872e2af393e1ff3f007c99da8d76ec9c113aaa9b74762c370d29d8e3" args="" -->CVMX_TLB_PAGEMASK_1M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99da57e2c38f8b060e62469f0b08f24b0c69"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_4M" ref="a16fed8e86872e2af393e1ff3f007c99da57e2c38f8b060e62469f0b08f24b0c69" args="" -->CVMX_TLB_PAGEMASK_4M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99daff0d0028b806b060b21ac26ca6221802"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_16M" ref="a16fed8e86872e2af393e1ff3f007c99daff0d0028b806b060b21ac26ca6221802" args="" -->CVMX_TLB_PAGEMASK_16M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99da00c429f8985a37cf91a3e20b1cc9f9e5"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_64M" ref="a16fed8e86872e2af393e1ff3f007c99da00c429f8985a37cf91a3e20b1cc9f9e5" args="" -->CVMX_TLB_PAGEMASK_64M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16fed8e86872e2af393e1ff3f007c99da6f1d35e7acf4878177018df85c433333"></a><!-- doxytag: member="CVMX_TLB_PAGEMASK_256M" ref="a16fed8e86872e2af393e1ff3f007c99da6f1d35e7acf4878177018df85c433333" args="" -->CVMX_TLB_PAGEMASK_256M</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a988ace09ebe2a2dd121cfb4957f1d7f9"></a><!-- doxytag: member="cvmx&#45;core.h::cvmx_core_add_fixed_tlb_mapping" ref="a988ace09ebe2a2dd121cfb4957f1d7f9" args="(uint64_t vaddr, uint64_t page0_addr, uint64_t page1_addr, cvmx_tlb_pagemask_t page_mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_core_add_fixed_tlb_mapping </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>page0_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>page1_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a>&nbsp;</td>
          <td class="paramname"> <em>page_mask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Adds a fixed (wired) TLB mapping. </p>
<p>Returns TLB index used or -1 on error. Assumes both pages are valid. Use cvmx_core_add_fixed_tlb_mapping_bits for more control. This is a wrapper around <a class="el" href="cvmx-core_8c.html#a9dc3588b064e084998f0b291837b28fb" title="Adds a wired TLB entry, and returns the index of the entry added.">cvmx_core_add_wired_tlb_entry()</a></p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>Virtual address to map </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page0_addr</em>&nbsp;</td><td>page 0 physical address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page1_addr</em>&nbsp;</td><td>page1 physical address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_mask</em>&nbsp;</td><td>page mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Success: TLB index used (0-31) Failure: -1 </dd></dl>

</div>
</div>
<a class="anchor" id="a0e39917f3c070c34025df959e427d8d8"></a><!-- doxytag: member="cvmx&#45;core.h::cvmx_core_add_fixed_tlb_mapping_bits" ref="a0e39917f3c070c34025df959e427d8d8" args="(uint64_t vaddr, uint64_t page0_addr, uint64_t page1_addr, cvmx_tlb_pagemask_t page_mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_core_add_fixed_tlb_mapping_bits </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>page0_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>page1_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a>&nbsp;</td>
          <td class="paramname"> <em>page_mask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Adds a fixed (wired) TLB mapping. </p>
<p>Returns TLB index used or -1 on error. This is a wrapper around <a class="el" href="cvmx-core_8c.html#a9dc3588b064e084998f0b291837b28fb" title="Adds a wired TLB entry, and returns the index of the entry added.">cvmx_core_add_wired_tlb_entry()</a></p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>Virtual address to map </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page0_addr</em>&nbsp;</td><td>page 0 physical address, with low 3 bits representing the DIRTY, VALID, and GLOBAL bits </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page1_addr</em>&nbsp;</td><td>page1 physical address, with low 3 bits representing the DIRTY, VALID, and GLOBAL bits </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_mask</em>&nbsp;</td><td>page mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Success: TLB index used (0-31) Failure: -1 </dd></dl>

</div>
</div>
<a class="anchor" id="a9dc3588b064e084998f0b291837b28fb"></a><!-- doxytag: member="cvmx&#45;core.h::cvmx_core_add_wired_tlb_entry" ref="a9dc3588b064e084998f0b291837b28fb" args="(uint64_t hi, uint64_t lo0, uint64_t lo1, cvmx_tlb_pagemask_t page_mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_core_add_wired_tlb_entry </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>hi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>lo0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>lo1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a>&nbsp;</td>
          <td class="paramname"> <em>page_mask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Adds a wired TLB entry, and returns the index of the entry added. </p>
<p>Parameters are written to TLB registers without further processing.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hi</em>&nbsp;</td><td>HI register value </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lo0</em>&nbsp;</td><td>lo0 register value </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lo1</em>&nbsp;</td><td>lo1 register value </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_mask</em>&nbsp;</td><td>pagemask register value</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Success: TLB index used (0-31 Octeon, 0-63 Octeon+, or 0-127 Octeon2). Failure: -1 </dd></dl>

</div>
</div>
<a class="anchor" id="aaa9d384b3a7b0c2ade43d09724cefca4"></a><!-- doxytag: member="cvmx&#45;core.h::cvmx_core_get_tlb_entries" ref="aaa9d384b3a7b0c2ade43d09724cefca4" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int cvmx_core_get_tlb_entries </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return number of TLB entries. </p>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
