{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618268926986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618268926991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 01:08:46 2021 " "Processing started: Tue Apr 13 01:08:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618268926991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268926991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268926991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618268927287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618268927287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935656 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268935656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytoascii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keytoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyToASCII-arch " "Found design unit 1: KeyToASCII-arch" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/KeyToASCII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeyToASCII_package " "Found design unit 2: KeyToASCII_package" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/KeyToASCII.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935657 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyToASCII " "Found entity 1: KeyToASCII" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/KeyToASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268935657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradasteclado.vhd 3 1 " "Found 3 design units, including 1 entities, in source file entradasteclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EntradasTeclado-arch " "Found design unit 1: EntradasTeclado-arch" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/EntradasTeclado.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 EntradasTeclado_package " "Found design unit 2: EntradasTeclado_package" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/EntradasTeclado.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935658 ""} { "Info" "ISGN_ENTITY_NAME" "1 EntradasTeclado " "Found entity 1: EntradasTeclado" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/EntradasTeclado.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268935658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl-rtl " "Found design unit 1: lcd16x2_ctrl-rtl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935660 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl " "Found entity 1: lcd16x2_ctrl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268935660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl_demo-behavior " "Found design unit 1: lcd16x2_ctrl_demo-behavior" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935662 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl_demo " "Found entity 1: lcd16x2_ctrl_demo" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618268935662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268935662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd16x2_ctrl_demo " "Elaborating entity \"lcd16x2_ctrl_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618268935689 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr lcd16x2_ctrl_demo.vhd(39) " "VHDL Signal Declaration warning at lcd16x2_ctrl_demo.vhd(39): used implicit default value for signal \"ledr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618268935690 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dout lcd16x2_ctrl_demo.vhd(40) " "VHDL Signal Declaration warning at lcd16x2_ctrl_demo.vhd(40): used implicit default value for signal \"dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618268935690 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "solucion lcd16x2_ctrl_demo.vhd(92) " "VHDL Signal Declaration warning at lcd16x2_ctrl_demo.vhd(92): used explicit default value for signal \"solucion\" because signal was never assigned a value" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618268935690 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk lcd16x2_ctrl_demo.vhd(94) " "Verilog HDL or VHDL warning at lcd16x2_ctrl_demo.vhd(94): object \"clk\" assigned a value but never read" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618268935690 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state lcd16x2_ctrl_demo.vhd(96) " "Verilog HDL or VHDL warning at lcd16x2_ctrl_demo.vhd(96): object \"state\" assigned a value but never read" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618268935690 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i lcd16x2_ctrl_demo.vhd(129) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(129): signal \"clk_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count lcd16x2_ctrl_demo.vhd(129) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(129): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_1 lcd16x2_ctrl_demo.vhd(129) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(129): signal \"key_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i lcd16x2_ctrl_demo.vhd(134) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(134): signal \"clk_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count lcd16x2_ctrl_demo.vhd(134) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(134): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_1 lcd16x2_ctrl_demo.vhd(134) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(134): signal \"key_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i lcd16x2_ctrl_demo.vhd(139) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(139): signal \"clk_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count lcd16x2_ctrl_demo.vhd(139) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(139): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_1 lcd16x2_ctrl_demo.vhd(139) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(139): signal \"key_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935692 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_1 lcd16x2_ctrl_demo.vhd(169) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(169): signal \"Dato_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcion lcd16x2_ctrl_demo.vhd(172) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(172): signal \"Opcion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_2 lcd16x2_ctrl_demo.vhd(174) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(174): signal \"Dato_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion lcd16x2_ctrl_demo.vhd(179) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(179): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_Sout_o lcd16x2_ctrl_demo.vhd(184) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(184): signal \"B_Sout_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 lcd16x2_ctrl_demo.vhd(186) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(186): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 lcd16x2_ctrl_demo.vhd(187) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(187): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_1 lcd16x2_ctrl_demo.vhd(208) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(208): signal \"Dato_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcion lcd16x2_ctrl_demo.vhd(211) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(211): signal \"Opcion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_2 lcd16x2_ctrl_demo.vhd(213) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(213): signal \"Dato_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion lcd16x2_ctrl_demo.vhd(218) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(218): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_Sout_1 lcd16x2_ctrl_demo.vhd(223) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(223): signal \"B_Sout_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 lcd16x2_ctrl_demo.vhd(225) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(225): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 lcd16x2_ctrl_demo.vhd(226) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(226): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935693 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_1 lcd16x2_ctrl_demo.vhd(247) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(247): signal \"Dato_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935694 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcion lcd16x2_ctrl_demo.vhd(250) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(250): signal \"Opcion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935694 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dato_2 lcd16x2_ctrl_demo.vhd(252) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(252): signal \"Dato_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935694 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion lcd16x2_ctrl_demo.vhd(257) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(257): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935694 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_Sout_2 lcd16x2_ctrl_demo.vhd(262) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(262): signal \"B_Sout_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935694 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 lcd16x2_ctrl_demo.vhd(265) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(265): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935694 "|lcd16x2_ctrl_demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 lcd16x2_ctrl_demo.vhd(266) " "VHDL Process Statement warning at lcd16x2_ctrl_demo.vhd(266): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935694 "|lcd16x2_ctrl_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd16x2_ctrl lcd16x2_ctrl:DUT " "Elaborating entity \"lcd16x2_ctrl\" for hierarchy \"lcd16x2_ctrl:DUT\"" {  } { { "lcd16x2_ctrl_demo.vhd" "DUT" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268935705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK10 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK10\"" {  } { { "lcd16x2_ctrl_demo.vhd" "CLK10" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268935707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618268935708 "|lcd16x2_ctrl_demo|clk_div:CLK10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EntradasTeclado EntradasTeclado:KB1 " "Elaborating entity \"EntradasTeclado\" for hierarchy \"EntradasTeclado:KB1\"" {  } { { "lcd16x2_ctrl_demo.vhd" "KB1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268935709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyToASCII EntradasTeclado:KB1\|KeyToASCII:OUT1 " "Elaborating entity \"KeyToASCII\" for hierarchy \"EntradasTeclado:KB1\|KeyToASCII:OUT1\"" {  } { { "EntradasTeclado.vhd" "OUT1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/EntradasTeclado.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268935710 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 126 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1618268936254 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1618268936254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr GND " "Pin \"ledr\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|ledr"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[0\] GND " "Pin \"dout\[0\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[1\] GND " "Pin \"dout\[1\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[2\] GND " "Pin \"dout\[2\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[3\] GND " "Pin \"dout\[3\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[4\] GND " "Pin \"dout\[4\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[5\] GND " "Pin \"dout\[5\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[6\] GND " "Pin \"dout\[6\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[7\] GND " "Pin \"dout\[7\]\" is stuck at GND" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beep VCC " "Pin \"beep\" is stuck at VCC" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618268936467 "|lcd16x2_ctrl_demo|beep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618268936467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618268936549 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Opcion\[0\] High " "Register Opcion\[0\] will power up to High" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 126 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1618268936651 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Opcion\[4\] Low " "Register Opcion\[4\] will power up to Low" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 126 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1618268936651 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Opcion\[1\] High " "Register Opcion\[1\] will power up to High" {  } { { "lcd16x2_ctrl_demo.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/LCD_16X2/lcd16x2_ctrl_demo.vhd" 126 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1618268936651 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1618268936651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618268937826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618268937826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "464 " "Implemented 464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618268937865 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618268937865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "436 " "Implemented 436 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618268937865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618268937865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618268937876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 01:08:57 2021 " "Processing ended: Tue Apr 13 01:08:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618268937876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618268937876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618268937876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618268937876 ""}
