[{"DBLP title": "Deep-Submicron MOS Transistor Matching: A Case Study.", "DBLP authors": ["Dimitar P. Dimitrov"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538744", "OA papers": [{"PaperId": "https://openalex.org/W2150712358", "PaperTitle": "Deep-Submicron MOS Transistor Matching: A Case Study", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Melexis-Bulgaria Ltd., Sofia": 1.0}, "Authors": ["D.P. Dimitrov"]}]}, {"DBLP title": "Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology.", "DBLP authors": ["H\u00e5vard Pedersen Alstad", "Snorre Aunet"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538745", "OA papers": [{"PaperId": "https://openalex.org/W2163601309", "PaperTitle": "Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Oslo": 2.0}, "Authors": ["H.P. Alstad", "Snorre Aunet"]}]}, {"DBLP title": "Controllable Local Clock Signal Generator for Deep Submicron GALS Architectures.", "DBLP authors": ["Artur L. Sobczyk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538747", "OA papers": [{"PaperId": "https://openalex.org/W2126394559", "PaperTitle": "Controllable Local Clock Signal Generator for Deep Submicron GALS Architectures", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["A.L. Sobczyk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"]}]}, {"DBLP title": "Computation of a nonlinear squashing function in digital neural networks.", "DBLP authors": ["Vladimir Havel", "Karel K. Vlcek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538748", "OA papers": [{"PaperId": "https://openalex.org/W2113863500", "PaperTitle": "Computation of a nonlinear squashing function in digital neural networks", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technical University of Ostrava": 2.0}, "Authors": ["V. Havel", "Kamil Vlcek"]}]}, {"DBLP title": "An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAs.", "DBLP authors": ["Stanislaw Deniziak", "Mariusz Wisniewski"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538749", "OA papers": [{"PaperId": "https://openalex.org/W2130682515", "PaperTitle": "An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAs", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Cracow University of Technology": 1.0, "Kielce University of Technology": 1.0}, "Authors": ["Stanislaw Deniziak", "Michael Wisniewski"]}]}, {"DBLP title": "Portable Measurement Equipment for Continuous Biomedical Monitoring using Microelectrodes.", "DBLP authors": ["Libor Majer", "Viera Stopjakov\u00e1"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538750", "OA papers": [{"PaperId": "https://openalex.org/W2151704750", "PaperTitle": "Portable Measurement Equipment for Continuous Biomedical Monitoring using Microelectrodes", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 2.0}, "Authors": ["Libor Majer", "Viera Stopjakova"]}]}, {"DBLP title": "Design of Erasure Codes for Digital Multimedia Transmitting.", "DBLP authors": ["Konstantin V. Shinkarenko", "Karel K. Vlcek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538751", "OA papers": [{"PaperId": "https://openalex.org/W2160013356", "PaperTitle": "Design of Erasure Codes for Digital Multimedia Transmitting", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tomas Bata University in Zl\u00edn": 2.0}, "Authors": ["K. V. Shinkarenko", "Karel Vlcek"]}]}, {"DBLP title": "Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits.", "DBLP authors": ["Jorge Semi\u00e3o", "Juan J. Rodr\u00edguez-Andina", "Fabian Vargas", "Marcelino B. Santos", "Isabel C. Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538752", "OA papers": [{"PaperId": "https://openalex.org/W2168608602", "PaperTitle": "Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Algarve": 1.0, "Universidade de Vigo": 1.0, "Pontifical Catholic University of Rio Grande do Sul": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0}, "Authors": ["Jorge Semi\u00e3o", "Juan J. Rodriguez-Andina", "Fabian Vargas", "Maria Jos\u00e9 Santos", "Isabel C. Teixeira", "Paula Teixeira"]}]}, {"DBLP title": "A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature Variations.", "DBLP authors": ["Tomasz Borejko", "Witold A. Pleskacz"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538753", "OA papers": [{"PaperId": "https://openalex.org/W2097396281", "PaperTitle": "A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature Variations", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["Tomasz Borejko", "Witold A. Pleskacz"]}]}, {"DBLP title": "Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage Scaling.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538754", "OA papers": [{"PaperId": "https://openalex.org/W2121788584", "PaperTitle": "Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage Scaling", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Link\u00f6ping University": 4.0}, "Authors": ["Manzhu Bao", "A. H. Andrei", "Petru Eles", "Zhike Peng"]}]}, {"DBLP title": "Gain reduction by gate-leakage currents in regulated cascodes.", "DBLP authors": ["Franz Schl\u00f6gl", "Kerstin Schneider-Hornstein", "Horst Zimmermann"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538755", "OA papers": [{"PaperId": "https://openalex.org/W2172053431", "PaperTitle": "Gain reduction by gate-leakage currents in regulated cascodes", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 3.0}, "Authors": ["F. Schlogl", "Kerstin Schneider-Hornstein", "Horst Zimmermann"]}]}, {"DBLP title": "A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles.", "DBLP authors": ["Thomas Jambor", "Daniel Zaum", "Markus Olbrich", "Erich Barke"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538756", "OA papers": [{"PaperId": "https://openalex.org/W2110755497", "PaperTitle": "A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Leibniz University Hannover": 4.0}, "Authors": ["Thomas N. Jambor", "D. Zaum", "Markus Olbrich", "Erich Barke"]}]}, {"DBLP title": "Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output Impedance.", "DBLP authors": ["Weixun Yan", "Horst Zimmermann"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538757", "OA papers": [{"PaperId": "https://openalex.org/W2143145965", "PaperTitle": "Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output Impedance", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Weixun Yan", "Horst Zimmermann"]}]}, {"DBLP title": "A Spread-Spectrum Clock Generator Using Fractional PLL Controlled Delta-Sigma Modulator for Serial-ATA III.", "DBLP authors": ["Kuo-Hsing Cheng", "Cheng-Liang Hung", "Chih-Hsien Chang", "Yu-Lung Lo", "Wei-Bin Yang", "Jiunn-Way Miaw"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538758", "OA papers": [{"PaperId": "https://openalex.org/W2109206806", "PaperTitle": "A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Central University": 4.0, "Tamkang University": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Kuo-Hsing Cheng", "Cheng-Liang Hung", "Chih-Hsien Chang", "Yu-Lung Lo", "Wei Yang", "Jiunn-Way Miaw"]}]}, {"DBLP title": "Incremental SAT Instance Generation for SAT-based ATPG.", "DBLP authors": ["Daniel Tille", "Rolf Drechsler"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538759", "OA papers": [{"PaperId": "https://openalex.org/W2118289054", "PaperTitle": "Incremental SAT Instance Generation for SAT-based ATPG", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Daniel Tille", "Rolf Drechsler"]}]}, {"DBLP title": "Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAs.", "DBLP authors": ["Andrzej Krasniewski"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538760", "OA papers": [{"PaperId": "https://openalex.org/W2109454924", "PaperTitle": "Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAs", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Warsaw University of Technology": 1.0}, "Authors": ["Andrzej Krasniewski"]}]}, {"DBLP title": "Analysis of the influence of intermittent faults in a microcontroller.", "DBLP authors": ["Joaquin Gracia", "Luis J. Saiz", "Juan Carlos Baraza", "Daniel Gil", "Pedro J. Gil"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538761", "OA papers": [{"PaperId": "https://openalex.org/W2171085247", "PaperTitle": "Analysis of the influence of intermittent faults in a microcontroller", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Grupo de Sist. Tolerantes a Fallos, Univ. Politec. de Valencia, Valencia": 5.0}, "Authors": ["Jos\u00e9 Luis Gracia", "Leonor Saiz", "J.C. Baraza", "Debora Gil", "Paulo Gil"]}]}, {"DBLP title": "Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR Platform.", "DBLP authors": ["Martin Palkovic", "Hans Cappelle", "Miguel Glassee", "Bruno Bougard", "Liesbet Van der Perre"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538762", "OA papers": [{"PaperId": "https://openalex.org/W2124029090", "PaperTitle": "Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR Platform", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Imec": 5.0}, "Authors": ["Martin Palkovic", "Hans Cappelle", "Miguel Glassee", "Bruno Bougard", "L. Van der Perre"]}]}, {"DBLP title": "Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip.", "DBLP authors": ["Zhonghai Lu", "Lei Xia", "Axel Jantsch"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538763", "OA papers": [{"PaperId": "https://openalex.org/W2157139605", "PaperTitle": "Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Royal Institute of Technology": 3.0}, "Authors": ["Zhonghai Lu", "Lei Xia", "Axel Jantsch"]}]}, {"DBLP title": "MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC.", "DBLP authors": ["Rishad A. Shafik", "Paul M. Rosinger", "Bashir M. Al-Hashimi"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538764", "OA papers": [{"PaperId": "https://openalex.org/W2098128647", "PaperTitle": "MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Rishad Shafik", "P. Rosinger", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Rapid Prototyping of NoC Architectures from a SystemC Specification.", "DBLP authors": ["Stanislaw Deniziak", "Robert Tomaszewski"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538765", "OA papers": [{"PaperId": "https://openalex.org/W2117320771", "PaperTitle": "Rapid Prototyping of NoC Architectures from a SystemC Specification", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Cracow University of Technology": 1.0, "Kielce University of Technology": 1.0}, "Authors": ["Stanislaw Deniziak", "Tomaszewski R"]}]}, {"DBLP title": "Novel Hardware Implementation of Adaptive Median Filters.", "DBLP authors": ["Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538766", "OA papers": [{"PaperId": "https://openalex.org/W2146809054", "PaperTitle": "Novel Hardware Implementation of Adaptive Median Filters", "Year": 2008, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Zden\u011bk Va\u0161\u00ed\u010dek", "Lukas Sekanina"]}]}, {"DBLP title": "A New Design Technique for Weakly Indicating Function Blocks.", "DBLP authors": ["P. Balasubramanian", "David A. Edwards"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538767", "OA papers": [{"PaperId": "https://openalex.org/W2152229138", "PaperTitle": "A New Design Technique for Weakly Indicating Function Blocks", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Manchester": 2.0}, "Authors": ["Padmanabhan Balasubramanian", "David Edwards"]}]}, {"DBLP title": "Fast Boolean Minimizer for Completely Specified Functions.", "DBLP authors": ["Petr Fiser", "Pemysl Ruck\u00fd", "Irena Vanov\u00e1"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538768", "OA papers": [{"PaperId": "https://openalex.org/W2154975563", "PaperTitle": "Fast Boolean Minimizer for Completely Specified Functions", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Czech Technical University in Prague": 2.0, "UTIA, CAS, Pod Vodarenskou vezi 4, CZ-182 08, Prague 8, e-mail: vanovai@utia.cas.cz#TAB#": 1.0}, "Authors": ["Petr Fiser", "P. Rucky", "Irena Vanova"]}]}, {"DBLP title": "The HDL and FE Thermal Modeling of Heterogeneous Systems.", "DBLP authors": ["Grzegorz Janczyk", "Tomasz Bieniek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538769", "OA papers": [{"PaperId": "https://openalex.org/W2149079077", "PaperTitle": "The HDL and FE Thermal Modeling of Heterogeneous Systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Electron Technology": 2.0}, "Authors": ["Grzegorz Janczyk", "Tomasz Bieniek"]}]}, {"DBLP title": "A System-On-Chip for Wireless Body Area Sensor Network Node.", "DBLP authors": ["Zoran Stamenkovic", "Goran Panic", "G\u00fcnter Schoof"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538770", "OA papers": [{"PaperId": "https://openalex.org/W2099400104", "PaperTitle": "A System-On-Chip for Wireless Body Area Sensor Network Node", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Innovations for High Performance Microelectronics": 3.0}, "Authors": ["Zoran Stamenkovic", "Goran Panic", "Gunter Schoof"]}]}, {"DBLP title": "Mixed-Signal DFT for fully testable ASIC.", "DBLP authors": ["Frantisek Reznicek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538771", "OA papers": [{"PaperId": "https://openalex.org/W2112884966", "PaperTitle": "Mixed-Signal DFT for fully testable ASIC", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ON Semiconductor (Czechia)": 1.0}, "Authors": ["Frantisek Reznicek"]}]}, {"DBLP title": "On Minimizing RTOS Aperiodic Tasks Server Energy Consumption.", "DBLP authors": ["Karel Dud\u00e1cek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538772", "OA papers": [{"PaperId": "https://openalex.org/W2119558797", "PaperTitle": "On Minimizing RTOS Aperiodic Tasks Server Energy Consumption", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of West Bohemia": 1.0}, "Authors": ["Karel Dudacek"]}]}, {"DBLP title": "A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units.", "DBLP authors": ["Virgil E. Petcu", "Alexandru Amaricai", "Mircea Vladutiu"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538774", "OA papers": [{"PaperId": "https://openalex.org/W2111419547", "PaperTitle": "A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Timi\u015foara": 3.0}, "Authors": ["V.E. Petcu", "Alexandru Amaricai", "Mircea Vladutiu"]}]}, {"DBLP title": "Design of Time-to-Digital Converter Output Interface.", "DBLP authors": ["Marek Miskowicz"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538775", "OA papers": [{"PaperId": "https://openalex.org/W2109464348", "PaperTitle": "Design of Time-to-Digital Converter Output Interface", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"AGH University of Science and Technology": 1.0}, "Authors": ["Marek Miskowicz"]}]}, {"DBLP title": "Design and Simulation of Runtime Reconfigurable Systems.", "DBLP authors": ["Thilo Pionteck", "Carsten Albrecht", "Roman Koch", "Torben Brix", "Erik Maehle"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538776", "OA papers": [{"PaperId": "https://openalex.org/W2113557880", "PaperTitle": "Design and Simulation of Runtime Reconfigurable Systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of L\u00fcbeck": 5.0}, "Authors": ["Thilo Pionteck", "Christian Albrecht", "Roger H. Koch", "Torsten Brix", "Erik Maehle"]}]}, {"DBLP title": "Modeling and observing the jitter in ring oscillators implemented in FPGAs.", "DBLP authors": ["Boyan Valtchanov", "Alain Aubert", "Florent Bernard", "Viktor Fischer"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538777", "OA papers": [{"PaperId": "https://openalex.org/W2135205174", "PaperTitle": "Modeling and observing the jitter in ring oscillators implemented in FPGAs", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Jean Monnet University": 2.0, "Laboratoire Hubert Curien": 2.0}, "Authors": ["Boyan Valtchanov", "Alain Aubert", "Fr\u00e9d\u00e9ric Bernard", "V. Fischer"]}]}, {"DBLP title": "Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator.", "DBLP authors": ["Milos Drutarovsk\u00fd", "Michal Varchola"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538778", "OA papers": [{"PaperId": "https://openalex.org/W2114517568", "PaperTitle": "Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technical University of Ko\u0161ice": 2.0}, "Authors": ["Milos Drutarovsky", "Michal Varchola"]}]}, {"DBLP title": "Various MDCT implementations in 0.35\u00b5m CMOS.", "DBLP authors": ["Peter Mal\u00edk", "Marcel Bal\u00e1z", "Martin Simlast\u00edk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538779", "OA papers": [{"PaperId": "https://openalex.org/W2159872716", "PaperTitle": "Various MDCT implementations in 0.35\u03bc CMOS", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Slovak Academy of Sciences": 1.5, "Institute of Informatics": 1.5, "Warsaw University of Technology": 2.0}, "Authors": ["Pradeep Kumar Malik", "Marcel Balaz", "Martin Simlastik", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"]}]}, {"DBLP title": "Efficient Allocation of Verification Resources using Revision History Information.", "DBLP authors": ["Jos\u00e9 Augusto Miranda Nacif", "Thiago S. F. Silva", "Andr\u00e9a Iabrudi Tavares", "Ant\u00f4nio Ot\u00e1vio Fernandes", "Claudionor Jos\u00e9 Nunes Coelho Jr."], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538784", "OA papers": [{"PaperId": "https://openalex.org/W2096889561", "PaperTitle": "Efficient Allocation of Verification Resources using Revision History Information", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Centro Universit\u00e1rio de Belo Horizonte": 2.0, "Jasper Design Automation, Mountain View, CA, USA, Email: iabrudi@jasper-da.com#TAB#": 1.0, "Universidade Federal de Minas Gerais": 2.0}, "Authors": ["Jose Augusto M. Nacif", "Thomas J. Silva", "Andrea Iabrudi Tavares", "Auguste Fernandes", "Celeste Coelho"]}]}, {"DBLP title": "Ad-Hoc Translations to Close Verilog Semantics Gap.", "DBLP authors": ["Christian Haufe", "Frank Rogin"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538785", "OA papers": [{"PaperId": "https://openalex.org/W2103820086", "PaperTitle": "Ad-Hoc Translations to Close Verilog Semantics Gap", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Akademie Mode & Design": 1.0, "Fraunhofer Institute for Integrated Circuits": 1.0}, "Authors": ["Christoph C. Haufe", "Frank Rogin"]}]}, {"DBLP title": "Code Coverage Analysis using High-Level Decision Diagrams.", "DBLP authors": ["Jaan Raik", "Uljana Reinsalu", "Raimund Ubar", "Maksim Jenihhin", "Peeter Ellervee"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538786", "OA papers": [{"PaperId": "https://openalex.org/W2131493224", "PaperTitle": "Code Coverage Analysis using High-Level Decision Diagrams", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tallinn University of Technology": 5.0}, "Authors": ["Jaan Raik", "Uljana Reinsalu", "Raimund Ubar", "Maksim Jenihhin", "Peeter Ellervee"]}]}, {"DBLP title": "Probabilistic Model Checking and Reliability of Results.", "DBLP authors": ["Ralf Wimmer", "Alexander Kortus", "Marc Herbstritt", "Bernd Becker"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538787", "OA papers": [{"PaperId": "https://openalex.org/W2149123442", "PaperTitle": "Probabilistic Model Checking and Reliability of Results", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Freiburg": 4.0}, "Authors": ["Ralf Wimmer", "Anton\u00edn Kortus", "Marc Herbstritt", "Bernd Becker"]}]}, {"DBLP title": "Network Probe for Flexible Flow Monitoring.", "DBLP authors": ["Martin Z\u00e1dn\u00edk", "Jan Korenek", "Petr Kobiersk\u00fd", "Ondrej Leng\u00e1l"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538788", "OA papers": [{"PaperId": "https://openalex.org/W2111186225", "PaperTitle": "Network Probe for Flexible Flow Monitoring", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Brno University of Technology": 2.0, "Czech Education and Scientific Network": 2.0}, "Authors": ["M. Zadnfk", "Jan Korenek", "P. Kobiersky", "Ondrej Leng\u00e1l"]}]}, {"DBLP title": "NetCOPE: Platform for Rapid Development of Network Applications.", "DBLP authors": ["Tom\u00e1s Mart\u00ednek", "Martin Kosek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538789", "OA papers": [{"PaperId": "https://openalex.org/W2147039189", "PaperTitle": "NetCOPE: Platform for Rapid Development of Network Applications", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Fac. of Inf. Technol. Brno, Univ. of Technol. Bozetechova, Brno": 1.0, "Czech Education and Scientific Network": 1.0}, "Authors": ["T. Martmek", "Miloslav Kosek"]}]}, {"DBLP title": "IP-based Systematic Design of Power-and Matching-limited Circuits.", "DBLP authors": ["David Smola", "Ludk Pantucek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538790", "OA papers": [{"PaperId": "https://openalex.org/W2157806599", "PaperTitle": "IP-based Systematic Design of Power-and Matching-limited Circuits", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"AMI Semicond. Czech, s.r.o., Brno": 2.0}, "Authors": ["D. Smola", "L. Pantucek"]}]}, {"DBLP title": "A Low Leakage Non-Volatile Memory Voltage Pulse Generator for RFID Applications.", "DBLP authors": ["Marco Bucci", "Raimondo Luzzi", "Santos Torres Vargas"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538791", "OA papers": [{"PaperId": "https://openalex.org/W2160829404", "PaperTitle": "A Low Leakage Non-Volatile Memory Voltage Pulse Generator for RFID Applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Infineon Technologies (Germany)": 2.0, "Continental (Germany)": 1.0}, "Authors": ["Marco Bucci", "Raimondo Luzzi", "S.T. Vargas"]}]}, {"DBLP title": "Calculating the fault coverage for dual neighboring faults using single stuck-at fault patterns.", "DBLP authors": ["Jan Schat"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538792", "OA papers": [{"PaperId": "https://openalex.org/W2118470112", "PaperTitle": "Calculating the fault coverage for dual neighboring faults using single stuck-at fault patterns", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP (Germany)": 1.0}, "Authors": ["Jan Schat"]}]}, {"DBLP title": "Evaluation of the Iddq Signature in devices with Gauss-distributed background current.", "DBLP authors": ["Jan Schat"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538793", "OA papers": [{"PaperId": "https://openalex.org/W2134852588", "PaperTitle": "Evaluation of the Iddq Signature in devices with Gauss-distributed background current", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP (Netherlands)": 1.0}, "Authors": ["Jan Schat"]}]}, {"DBLP title": "Interconnect Faults Identification and Localization Using Modified Ring LFSRs.", "DBLP authors": ["Andrzej Hlawiczka", "Krzysztof Gucwa", "Tomasz Garbolino", "Michal Kopec"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538794", "OA papers": [{"PaperId": "https://openalex.org/W2132095698", "PaperTitle": "Interconnect Faults Identification and Localization Using Modified Ring LFSRs", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Silesian University of Technology": 4.0}, "Authors": ["A. H\u0142awiczka", "K. Gucwa", "T. Garbolino", "Micha\u0142 Kope\u0107"]}]}, {"DBLP title": "Testing an Emergency Luminaire Circuit Using a Fault Dictionary Approach.", "DBLP authors": ["Dimitrios K. Konstantinou", "Michael G. Dimopoulos", "Dimitris K. Papakostas", "Alkis A. Hatzopoulos", "Alexios Spyronasios"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538795", "OA papers": [{"PaperId": "https://openalex.org/W2171686153", "PaperTitle": "Testing an Emergency Luminaire Circuit Using a Fault Dictionary Approach", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Aristotle University of Thessaloniki": 3.0, "Olympia Electronics S.A., Research&Development Dept, 60061 Kolindros-Pieria, Greece#TAB#": 1.0, "Alexander Technological Educational Institute of Thessaloniki": 1.0}, "Authors": ["D.K. Konstantinou", "Michael G. Dimopoulos", "D.K. Papakostas", "Alkis A. Hatzopoulos", "A.D. Spyronasios"]}]}, {"DBLP title": "Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration.", "DBLP authors": ["Luk\u00e1s Starecek", "Luk\u00e1s Sekanina", "Zdenek Kot\u00e1sek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538796", "OA papers": [{"PaperId": "https://openalex.org/W2167713469", "PaperTitle": "Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Luk\u00e1s Starecek", "Lukas Sekanina", "Zdenek Kotasek"]}]}, {"DBLP title": "Built-In Current Monitor for IDDQ Testing in CMOS 90 nm Technology.", "DBLP authors": ["Marcin J. Beresinski", "Tomasz Borejko", "Witold A. Pleskacz", "Viera Stopjakov\u00e1"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538797", "OA papers": [{"PaperId": "https://openalex.org/W2149006461", "PaperTitle": "Built-In Current Monitor for IDDQ Testing in CMOS 90 nm Technology", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Warsaw University of Technology": 3.0, "Slovak University of Technology in Bratislava": 1.0}, "Authors": ["M.J. Beresinski", "Tomasz Borejko", "Witold A. Pleskacz", "Viera Stopjakova"]}]}, {"DBLP title": "Diagnosis of Realistic Defects Based on the X-Fault Model.", "DBLP authors": ["Ilia Polian", "Kohei Miyase", "Yusuke Nakamura", "Seiji Kajihara", "Piet Engelke", "Bernd Becker", "Stefan Spinner", "Xiaoqing Wen"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538798", "OA papers": [{"PaperId": "https://openalex.org/W2133672555", "PaperTitle": "Diagnosis of Realistic Defects Based on the X-Fault Model", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Freiburg": 1.0, "Kyushu Institute of Technology": 4.0, "Institute for Computer Science, Albert-Ludwigs-University, Georges-K\u00f6hler-Allee 51, D-791 10 Freiburg i. Br., Germany, engelke@informatik.uni-freiburg.de": 1.0, "Institute for Computer Science, Albert-Ludwigs-University, Georges-K\u00f6hler-Allee 51, D-791 10 Freiburg i. Br., Germany, becker@informatik.uni-freiburg.de#TAB#": 1.0, "Institute for Computer Science, Albert-Ludwigs-University, Georges-K\u00f6hler-Allee 51, D-791 10 Freiburg i. Br., Germany, stspinne@informatik.uni-freiburg.de#TAB#": 1.0}, "Authors": ["Ilia Polian", "Kohei Miyase", "Yusuke Nakamura", "Seiji Kajihara", "P. Engelke", "Bernd Becker", "Simon Spinner", "Xiaoqing Wen"]}]}, {"DBLP title": "Improving Fault Tolerance by Using Reconfigurable Asynchronous Circuits.", "DBLP authors": ["Werner Friesenbichler", "Thomas Panhofer", "Martin Delvai"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538799", "OA papers": [{"PaperId": "https://openalex.org/W2134592230", "PaperTitle": "Improving Fault Tolerance by Using Reconfigurable Asynchronous Circuits", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Austrian Aerosp. GmbH, Vienna": 2.0, "TU Wien": 1.0}, "Authors": ["Werner Friesenbichler", "Thomas Panhofer", "Martin Delvai"]}]}, {"DBLP title": "Web-Based Framework for Parallel Distributed Test.", "DBLP authors": ["Eero Ivask", "Jaan Raik", "Raimund Ubar"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538800", "OA papers": [{"PaperId": "https://openalex.org/W2105609369", "PaperTitle": "Web-Based Framework for Parallel Distributed Test", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tallinn University of Technology": 3.0}, "Authors": ["E. Ivask", "Jaan Raik", "Raimund Ubar"]}]}, {"DBLP title": "Calculation of LFSR Seed and Polynomial Pair for BIST Applications.", "DBLP authors": ["Artur Jutman", "Anton Tsertov", "Raimund Ubar"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538801", "OA papers": [{"PaperId": "https://openalex.org/W2105289686", "PaperTitle": "Calculation of LFSR Seed and Polynomial Pair for BIST Applications", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tallinn University of Technology": 3.0}, "Authors": ["Artur Jutman", "Anton Tsertov", "Raimund Ubar"]}]}, {"DBLP title": "Excitation optimization in fault diagnosis of analog electronic circuits.", "DBLP authors": ["Lukas Chruszczyk", "Jerzy Rutkowski"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538802", "OA papers": [{"PaperId": "https://openalex.org/W2151527553", "PaperTitle": "Excitation optimization in fault diagnosis of analog electronic circuits", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Silesian University of Technology": 2.0}, "Authors": ["Lukas Chruszczyk", "Jerzy Rutkowski"]}]}, {"DBLP title": "Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform.", "DBLP authors": ["Ondrej Subrt", "Petr Struhovsk\u00fd", "Pravoslav Mart\u00ednek", "Jir\u00ed Hospodka"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538803", "OA papers": [{"PaperId": "https://openalex.org/W2167785150", "PaperTitle": "Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Center for Economic Research and Graduate Education \u2013 Economics Institute": 4.0}, "Authors": ["O. Subrt", "P. Struhovsky", "Pravoslav Martinek", "Jiri Hospodka"]}]}, {"DBLP title": "Efficient Estimation of Die-Level Process Parameter Variations via the EM-Algorithm.", "DBLP authors": ["Amir Zjajo", "Shaji Krishnan", "Jos\u00e9 Pineda de Gyvez"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538804", "OA papers": [{"PaperId": "https://openalex.org/W2128791717", "PaperTitle": "Efficient Estimation of Die-Level Process Parameter Variations via the EM-Algorithm", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"NXP (Netherlands)": 2.5, "Eindhoven University of Technology": 0.5}, "Authors": ["Amir Zjajo", "Sunil Krishnan", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "Experimental Analog Circuit for Parametric Test Methods Efficiency Evaluation.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "Jozef Mih\u00e1lov"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538805", "OA papers": [{"PaperId": "https://openalex.org/W2110181702", "PaperTitle": "Experimental Analog Circuit for Parametric Test Methods Efficiency Evaluation", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Juraj Brenkus", "Viera Stopjakova", "Jozef Mihalov"]}]}, {"DBLP title": "The Influence of Global Parametric Faults on Analogue Electronic Circuits Time Domain Response Features.", "DBLP authors": ["Piotr Jantos", "Damian Grzechca", "Tomasz Golonek", "Jerzy Rutkowski"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538806", "OA papers": [{"PaperId": "https://openalex.org/W2106867248", "PaperTitle": "The Influence of Global Parametric Faults on Analogue Electronic Circuits Time Domain Response Features", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Silesian University of Technology": 4.0}, "Authors": ["P. Jantos", "Damian Grzechca", "T. Golonek", "Jerzy Rutkowski"]}]}, {"DBLP title": "A novel method for test and calibration of capacitive accelerometers with a fully electrical setup.", "DBLP authors": ["Norbert Dumas", "Florence Aza\u00efs", "Fr\u00e9d\u00e9rick Mailly", "Andrew Richardson", "Pascal Nouet"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538807", "OA papers": [{"PaperId": "https://openalex.org/W2096814969", "PaperTitle": "A novel method for test and calibration of capacitive accelerometers with a fully electrical setup", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0, "Lancaster University": 0.5, "Microsystems (United Kingdom)": 0.5}, "Authors": ["Dumas N", "Florence Aza\u00efs", "Fr\u00e9d\u00e9rick Mailly", "Anthony J. Richardson", "Pascal Nouet"]}]}, {"DBLP title": "On-chip Integration of Magnetic Force Sensing Current Monitors.", "DBLP authors": ["Martin Donoval", "Martin Daricek", "Viera Stopjakov\u00e1", "Juraj Marek"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538808", "OA papers": [{"PaperId": "https://openalex.org/W2136337486", "PaperTitle": "On-chip Integration of Magnetic Force Sensing Current Monitors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Martin Donoval", "Martin Daricek", "Viera Stopjakova", "Josef Marek"]}]}, {"DBLP title": "A Cost Effective BIST Second-Order Sigma-Delta-Modulator.", "DBLP authors": ["Hao-Chiao Hong", "Sheng-Chuan Liang", "Hong-Chin Song"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538809", "OA papers": [{"PaperId": "https://openalex.org/W2112561944", "PaperTitle": "A Cost Effective BIST Second-Order \u00bf-\u00bf Modulator", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Hao-Chiao Hong", "Sheng-Chuan Liang", "Hong-Chin Song"]}]}, {"DBLP title": "SoC Symbolic Simulation: a case study on delay fault testing.", "DBLP authors": ["Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Paolo Bernardi"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538810", "OA papers": [{"PaperId": "https://openalex.org/W2108923520", "PaperTitle": "SoC Symbolic Simulation: a case study on delay fault testing", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Alberto Bosio", "Patrick Girard", "S. Pravossoudovich", "Paolo Bernardi"]}]}, {"DBLP title": "SoCECT: System on Chip Embedded Core Test.", "DBLP authors": ["Michael Higgins", "Ciaran MacNamee", "Brendan Mullane"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538811", "OA papers": [{"PaperId": "https://openalex.org/W2100663632", "PaperTitle": "SoCECT: System on Chip Embedded Core Test", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Limerick": 3.0}, "Authors": ["Mark J. Higgins", "Ciaran MacNamee", "Brendan Mullane"]}]}, {"DBLP title": "Optimal Backgrounds Selection for Multi Run Memory Testing.", "DBLP authors": ["Ireneusz Mrozek", "Vyacheslav N. Yarmolik"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538812", "OA papers": [{"PaperId": "https://openalex.org/W2153473538", "PaperTitle": "Optimal Backgrounds Selection for Multi Run Memory Testing", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Comput. Sci. Dept., Bialystok Tech. Univ., Bialystok": 2.0}, "Authors": ["Ireneusz Mrozek", "Vyacheslav N. Yarmolik"]}]}, {"DBLP title": "Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs.", "DBLP authors": ["Wilson J. Perez", "Jaime Velasco-Medina", "Danilo Ravotto", "Edgar E. S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2008, "doi": "https://doi.org/10.1109/DDECS.2008.4538813", "OA papers": [{"PaperId": "https://openalex.org/W2158972829", "PaperTitle": "Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Grupo de Bionanoelectronica, Univ. del Valle, Cali": 1.0, "Polytechnic University of Turin": 3.0}, "Authors": ["J. Velasco Medina", "D. Ravotto", "E. J. Sanchez", "M. Sonza Reorda"]}]}]