Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[12:46:17.427946] Configured Lic search path (21.01-s002): 5280@14.139.1.126:1717@14.139.1.126

Version: 21.18-s082_1, built Tue Jul 18 00:38:41 PDT 2023
Options: 
Date:    Fri Jul 12 12:46:17 2024
Host:    c2s (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (4cores*8cpus*1physical cpu*Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz 10240KB) (32514200KB)
PID:     1486456
OS:      Red Hat Enterprise Linux release 8.9 (Ootpa)

WARNING:Hostname to IPv4 and IPv6 address lookup failed for the host cadence-c2s
WARNING:Hostname to IPv4 and IPv6 address lookup failed for the host cadence-c2s
Checkout succeeded: Genus_Synthesis/4FD66D2E0D86FF2D0C60
	License file: 5280@14.139.1.126
	License Server: 5280@14.139.1.126

[12:46:18.136690] Periodic Lic check successful
[12:46:18.136706] Feature usage summary:
[12:46:18.136706] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...WARNING:Hostname to IPv4 and IPv6 address lookup failed for the host cadence-c2s

Finished loading tool scripts (10 seconds elapsed).

WARNING: This version of the tool is 359 days old.
@genus:root: 1> source ./Scripts/run.tcl
Sourcing './Scripts/run.tcl' (Fri Jul 12 12:46:56 IST 2024)...
#@ Begin verbose source ./Scripts/run.tcl
@file(run.tcl) 4: set DESIGN single_port_ram
@file(run.tcl) 5: set GEN_EFF medium
@file(run.tcl) 6: set MAP_OPT_EFF high
@file(run.tcl) 7: set clockname clk
@file(run.tcl) 8: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(run.tcl) 9: set _OUTPUTS_PATH output_files
@file(run.tcl) 10: set _REPORTS_PATH report_files
@file(run.tcl) 12: set_db / .init_lib_search_path { /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff}
  Setting attribute of root '/': 'init_lib_search_path' =  /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff
@file(run.tcl) 13: set_db / .script_search_path {. ./Scripts} 
  Setting attribute of root '/': 'script_search_path' = . ./Scripts
@file(run.tcl) 14: set_db / .init_hdl_search_path {. ./RTL_source}
  Setting attribute of root '/': 'init_hdl_search_path' = . ./RTL_source
@file(run.tcl) 15: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(run.tcl) 24: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(run.tcl) 30: set_db / .library { /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib}

Threads Configured:8
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 15)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 88858)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 128076)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 211354)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 96)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 951)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 847)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 1187)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 1424)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 1661)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 1897)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 2134)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 2371)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 2607)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 2844)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 3088)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 3325)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 3561)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 3798)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 4035)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 4271)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 4508)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 4745)
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-40'.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'PAD' for the cell 'pc3d00'. (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib, Line 15200)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 88865)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 128091)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 211382)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'PAD' for the cell 'pc3d00'. (File /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib, Line 15290)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing clock pin in the sequential cell. [LBR-525]: 6
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 190
  ********************************************
 
            Reading file '/run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib'
            Reading file '/run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_max'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18fs120_scl_ff'.
            Reading file '/run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_min'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18cio150_max.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'tsl18fs120_scl_ff.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.800000, 1.980000, -40.000000) in library 'tsl18cio150_min.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        : This library has a valid test_cell function, but its regular cell function is either missing or not completely understood (for example, cell has a state_table construct). Consult your library vendor about why this cell is either missing or has an incorrectly specified cell non-test function. Comparing this cell to the other cells that do not display this Warning, can be helpful to debug the issue.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb4/SO' has no function.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
        : Specify the pin name which is an input pin and exist in the cell.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
Warning : Found libraries with and without pg_pin construct. [LBR-12]
        : Libraries with and without pg_pin construct have been loaded.
        : This can lead to issues later in the flow.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb4/SO' has no function.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aor211d1 and tsl18fs120_scl_ff/aor211d1).  Deleting (tsl18fs120_scl_ff/aor211d1).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/invtd2 and tsl18fs120_scl_ff/invtd2).  Deleting (tsl18fs120_scl_ff/invtd2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/xn02d2 and tsl18fs120_scl_ff/xn02d2).  Deleting (tsl18fs120_scl_ff/xn02d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai221d1 and tsl18fs120_scl_ff/oai221d1).  Deleting (tsl18fs120_scl_ff/oai221d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/nd13d2 and tsl18fs120_scl_ff/nd13d2).  Deleting (tsl18fs120_scl_ff/nd13d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai322d2 and tsl18fs120_scl_ff/oai322d2).  Deleting (tsl18fs120_scl_ff/oai322d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/dfnrq2 and tsl18fs120_scl_ff/dfnrq2).  Deleting (tsl18fs120_scl_ff/dfnrq2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aor22d2 and tsl18fs120_scl_ff/aor22d2).  Deleting (tsl18fs120_scl_ff/aor22d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/sdpfb1 and tsl18fs120_scl_ff/sdpfb1).  Deleting (tsl18fs120_scl_ff/sdpfb1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aoim311d1 and tsl18fs120_scl_ff/aoim311d1).  Deleting (tsl18fs120_scl_ff/aoim311d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai311d2 and tsl18fs120_scl_ff/oai311d2).  Deleting (tsl18fs120_scl_ff/oai311d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/senrb4 and tsl18fs120_scl_ff/senrb4).  Deleting (tsl18fs120_scl_ff/senrb4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/inv0d2 and tsl18fs120_scl_ff/inv0d2).  Deleting (tsl18fs120_scl_ff/inv0d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/xr02d1 and tsl18fs120_scl_ff/xr02d1).  Deleting (tsl18fs120_scl_ff/xr02d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aoim211d4 and tsl18fs120_scl_ff/aoim211d4).  Deleting (tsl18fs120_scl_ff/aoim211d4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/nr04d1 and tsl18fs120_scl_ff/nr04d1).  Deleting (tsl18fs120_scl_ff/nr04d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oaim21d2 and tsl18fs120_scl_ff/oaim21d2).  Deleting (tsl18fs120_scl_ff/oaim21d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/dl04d1 and tsl18fs120_scl_ff/dl04d1).  Deleting (tsl18fs120_scl_ff/dl04d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aon211d1 and tsl18fs120_scl_ff/aon211d1).  Deleting (tsl18fs120_scl_ff/aon211d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/sdbrb2 and tsl18fs120_scl_ff/sdbrb2).  Deleting (tsl18fs120_scl_ff/sdbrb2).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
  Setting attribute of root '/': 'library' =  /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib
@file(run.tcl) 32: read_libs -max_libs { //run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib //run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib} \
-min_libs { /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib}
Freeing libraries in memory ( /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib)

            Reading file '//run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib'
            Reading file '//run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_max'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18cio150_max.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb4/SO' has no function.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
@file(run.tcl) 41: puts "load RTL"
load RTL
@file(run.tcl) 42: set FILE_LIST  {single_port_ram.v ram_mod.v}
@file(run.tcl) 43: read_hdl $FILE_LIST
            Reading Verilog file './RTL_source/single_port_ram.v'
            Reading Verilog file './RTL_source/ram_mod.v'
@file(run.tcl) 45: puts "elobrate design"
elobrate design
@file(run.tcl) 46: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'xn02d2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'xn02d2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SD' and 'Q' in libcell 'slbhb2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slbhb2'.
        : The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode.  You can enable such arcs by setting root-level attribute "ignore_scan_combinational_arcs" to false, but that will deem the cell unusable.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SC' and 'Q' in libcell 'slbhb2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'mi02d4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'su01d1'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnhq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnhq2'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-77'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ad01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ad01d1'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'bh01d1/I' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'single_port_ram' from file './RTL_source/single_port_ram.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'single_port_ram' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16' from file './RTL_source/ram_mod.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16' in file './RTL_source/ram_mod.v' on line 17.
Warning : Empty port expression. [CDFG-436]
        : In module 'single_port_ram' in file './RTL_source/single_port_ram.v' on line 12.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'single_port_ram'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: single_port_ram, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: single_port_ram, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Applying wireload models.
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run.tcl) 47: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(run.tcl) 48: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:22 (Jul12) |  226.4 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:35) |  00:00:08(00:00:35) | 100.0(100.0) |   12:46:57 (Jul12) |  490.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 49: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'single_port_ram'

No empty modules in design 'single_port_ram'

  Done Checking the design.
@file(run.tcl) 54: read_sdc ./Constraints/RAM_Constraints.sdc
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'wr_vir_clk_i'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '49' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'cspad'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '49' of the SDC file './Constraints/RAM_Constraints.sdc': set_input_transition	-max	$MAX_PORT 	[get_ports	cspad].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '50' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'wepad'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '50' of the SDC file './Constraints/RAM_Constraints.sdc': set_input_transition	-max	$MAX_PORT 	[get_ports	wepad].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '52' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'cspad'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '52' of the SDC file './Constraints/RAM_Constraints.sdc': set_input_transition	-min	$MIN_PORT 	[get_ports	cspad].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '53' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'wepad'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '53' of the SDC file './Constraints/RAM_Constraints.sdc': set_input_transition	-min	$MIN_PORT 	[get_ports	wepad].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '92' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'cspad'
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept empty ports lists
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '92' of the SDC file './Constraints/RAM_Constraints.sdc': set_input_delay  -add_delay -clock wr_vir_clk_i -max 7.75 [get_ports cspad] .
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '93' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'cspad'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '93' of the SDC file './Constraints/RAM_Constraints.sdc': set_input_delay  -add_delay -clock wr_vir_clk_i -min 2.25 [get_ports cspad] .
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '95' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'wepad'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '95' of the SDC file './Constraints/RAM_Constraints.sdc': set_input_delay  -add_delay -clock wr_vir_clk_i -max 7.75 [get_ports wepad] .
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '96' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'wepad'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '96' of the SDC file './Constraints/RAM_Constraints.sdc': set_input_delay  -add_delay -clock wr_vir_clk_i -min 2.25 [get_ports wepad] .
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '160' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'wepad'
Error   : A required object parameter could not be found. [TUI-61] [set_false_path]
        : An object of type 'clock|port|inst|hinst|pin|hpin|port_bus|hpin_bus' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '160' of the SDC file './Constraints/RAM_Constraints.sdc': set_false_path  -from   [get_ports wepad]         -to     [all_registers] .
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '161' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'oepad'
Error   : A required object parameter could not be found. [TUI-61] [set_false_path]
        : An object of type 'clock|port|inst|hinst|pin|hpin|port_bus|hpin_bus' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '161' of the SDC file './Constraints/RAM_Constraints.sdc': set_false_path  -from   [get_ports oepad]         -to     [all_registers].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '162' of the SDC file './Constraints/RAM_Constraints.sdc'  cannot find any ports named 'cspad'
Error   : A required object parameter could not be found. [TUI-61] [set_false_path]
        : An object of type 'clock|port|inst|hinst|pin|hpin|port_bus|hpin_bus' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '162' of the SDC file './Constraints/RAM_Constraints.sdc': set_false_path  -from   [get_ports cspad]         -to     [all_registers].
            Reading file '/run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis/Constraints/RAM_Constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "all_registers"            - successful      7 , failed      0 (runtime  0.00)
 "create_clock"             - successful      2 , failed      0 (runtime  0.01)
 "get_clocks"               - successful     10 , failed      0 (runtime  0.00)
 "get_ports"                - successful     73 , failed     11 (runtime  0.01)
 "group_path"               - successful      4 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      0 , failed      3 (runtime  0.00)
 "set_input_delay"          - successful     24 , failed      4 (runtime  0.01)
 "set_input_transition"     - successful     24 , failed      4 (runtime  0.01)
 "set_load"                 - successful      8 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful     16 , failed      0 (runtime  0.01)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 22
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(run.tcl) 55: path_adjust -from [all_inputs] -to [all_outputs] -delay -1300 -name PA_I2O 
@file(run.tcl) 56: path_adjust -from [all_inputs] -to [all_register] -delay -1500 -name PA_I2C
@file(run.tcl) 57: path_adjust -from [all_register] -to [all_outputs] -delay -1500 -name PA_C2O
@file(run.tcl) 58: path_adjust -from [all_register] -to [all_register] -delay -1500 -name PA_C2C
@file(run.tcl) 59: report_timing -lint -verbose 
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 12 2024  12:46:58 pm
  Module:                 single_port_ram
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:single_port_ram/PA_I2O
exception:single_port_ram/RAM_Constraints.sdc_line_169
exception:single_port_ram/clk
exception:single_port_ram/wr_vir_clk_i
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:single_port_ram/cs_pad
port:single_port_ram/we_pad
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:single_port_ram/cs_pad
port:single_port_ram/we_pad
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 4
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        2
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          8
@file(run.tcl) 61: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 10
@file(run.tcl) 62: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
    puts "Creating directory ${_OUTPUTS_PATH}"
    }
Creating directory output_files
@file(run.tcl) 67:     if {![file exists ${_REPORTS_PATH}]} {
file mkdir ${_REPORTS_PATH}
 puts "Creating directory ${_REPORTS_PATH}"
 }
Creating directory report_files
@file(run.tcl) 72: set_db lp_power_analysis_effort high
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
@file(run.tcl) 78: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(run.tcl) 79: syn_generic
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 245.6 ps std_slew: 32.4 ps std_load: 5.2 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: single_port_ram, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'single_port_ram' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: single_port_ram, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: single_port_ram, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: single_port_ram, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |         0.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 1 bmuxes found, 0 are converted to onehot form, and 1 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'single_port_ram'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'single_port_ram'.
      Removing temporary intermediate hierarchies under single_port_ram
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: single_port_ram, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: single_port_ram, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16'.
              Post blast muxes in design 'ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: single_port_ram, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.019s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        19.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| CDFG-250 |Info    |    1 |Processing multi-dimensional arrays.               |
| CDFG-436 |Warning |    1 |Empty port expression.                             |
| CDFG-818 |Warning |    1 |Using default parameter value for module           |
|          |        |      | elaboration.                                      |
| DPOPT-5  |Info    |    1 |Skipping datapath optimization.                    |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                      |
| ELAB-1   |Info    |    1 |Elaborating Design.                                |
| ELAB-2   |Info    |    1 |Elaborating Subdesign.                             |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                           |
| LBR-9    |Warning |   12 |Library cell has no output pins defined.           |
|          |        |      |Add the missing output pin(s)                      |
|          |        |      | , then reload the library. Else the library cell  |
|          |        |      | will be marked as timing model i.e. unusable.     |
|          |        |      | Timing_model means that the cell does not have    |
|          |        |      | any defined function. If there is no output pin,  |
|          |        |      | Genus will mark library cell as unusable i.e. the |
|          |        |      | attribute 'usable' will be marked to 'false' on   |
|          |        |      | the libcell. Therefore, the cell is not used for  |
|          |        |      | mapping and it will not be picked up from the     |
|          |        |      | library for synthesis. If you query the attribute |
|          |        |      | 'unusable_reason' on the libcell; result will be: |
|          |        |      | 'Library cell has no output pins.'Note: The       |
|          |        |      | message LBR-9 is only for the logical pins and    |
|          |        |      | not for the power_ground pins. Genus will depend  |
|          |        |      | upon the output function defined in the pin group |
|          |        |      | (output pin)                                      |
|          |        |      | of the cell, to use it for mapping. The pg_pin    |
|          |        |      | will not have any function defined.               |
| LBR-12   |Warning |    1 |Found libraries with and without pg_pin construct. |
|          |        |      |This can lead to issues later in the flow.         |
| LBR-22   |Warning |  627 |Multiply-defined library cell.                     |
|          |        |      |Library cell names must be unique.  Any duplicates |
|          |        |      | will be deleted.  Only the first                  |
|          |        |      | (as determined by the order of libraries)         |
|          |        |      | will be retained.                                 |
| LBR-38   |Warning |    4 |Libraries have inconsistent nominal operating      |
|          |        |      | conditions. In the Liberty library, there are     |
|          |        |      | attributes called nom_voltage, nom_process and    |
|          |        |      | nom_temperature. Genus reports the message, if    |
|          |        |      | the respective values of the 2 given .libs        |
|          |        |      | differ.                                           |
|          |        |      |This is a common source of delay calculation       |
|          |        |      | confusion and should be avoided.                  |
| LBR-40   |Info    |  190 |An unsupported construct was detected in this      |
|          |        |      | library.                                          |
|          |        |      |Check to see if this construct is really needed    |
|          |        |      | for synthesis. Many liberty constructs are not    |
|          |        |      | actually required.                                |
| LBR-41   |Info    |   30 |An output library pin lacks a function attribute.  |
|          |        |      |If the remainder of this library cell's semantic   |
|          |        |      | checks are successful, it will be considered as a |
|          |        |      | timing-model                                      |
|          |        |      | (because one of its outputs does not have a valid |
|          |        |      | function.                                         |
| LBR-66   |Warning |   27 |Library cell only has usable test_cell function.   |
|          |        |      |This library has a valid test_cell function, but   |
|          |        |      | its regular cell function is either missing or    |
|          |        |      | not completely understood                         |
|          |        |      | (for example, cell has a state_table construct)   |
|          |        |      | . Consult your library vendor about why this cell |
|          |        |      | is either missing or has an incorrectly specified |
|          |        |      | cell non-test function. Comparing this cell to    |
|          |        |      | the other cells that do not display this Warning, |
|          |        |      | can be helpful to debug the issue.                |
| LBR-77   |Info    |  117 |Automatically disabling a scan-only combinational  |
|          |        |      | arc.                                              |
|          |        |      |The library cell is sequential and it has a        |
|          |        |      | combinational arc involving at least one pin that |
|          |        |      | is only used in scan mode.  You can enable such   |
|          |        |      | arcs by setting root-level attribute              |
|          |        |      | 'ignore_scan_combinational_arcs' to false, but    |
|          |        |      | that will deem the cell unusable.                 |
| LBR-146  |Warning |    9 |The specified pin is invalid.                      |
|          |        |      |Specify the pin name which is an input pin and     |
|          |        |      | exist in the cell.                                |
| LBR-155  |Info    |  171 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| LBR-158  |Warning |    1 |Libcell will be treated as a timing model.         |
|          |        |      |Ensure that the relevant timing arcs are defined   |
|          |        |      | in the Liberty model of the libcell.              |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to |
|          |        |      | 10 if information_level is less than 9.           |
| LBR-162  |Info    |  142 |Both 'pos_unate' and 'neg_unate' timing_sense arcs |
|          |        |      | have been processed.                              |
|          |        |      |Setting the 'timing_sense' to non_unate.           |
| LBR-412  |Info    |    6 |Created nominal operating condition.               |
|          |        |      |The nominal operating condition is represented,    |
|          |        |      | either by the nominal PVT values specified in the |
|          |        |      | library source                                    |
|          |        |      | (via nom_process,nom_voltage and nom_temperature  |
|          |        |      | respectively)                                     |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).     |
| LBR-518  |Info    |    2 |Missing a function attribute in the output pin     |
|          |        |      | definition.                                       |
| LBR-525  |Warning |    6 |Missing clock pin in the sequential cell.          |
|          |        |      |Sequential timing checks, such as 'setup_rising'   |
|          |        |      | or 'hold_rising', on flop and latch cells require |
|          |        |      | a clock pin. Verify that the 'clock' attribute of |
|          |        |      | the clock pin is set to 'true' or that the clock  |
|          |        |      | pin has a 'clocked_on' attribute.                 |
| LBR-785  |Info    |  627 |Stored shadowed libcells.                          |
|          |        |      |Before deleting duplicate libcells, their names    |
|          |        |      | are stored.                                       |
| PA-7     |Info    |    1 |Resetting power analysis results.                  |
|          |        |      |All computed switching activities are removed.     |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| SDC-202  |Error   |   11 |Could not interpret SDC command.                   |
|          |        |      |The 'read_sdc' command encountered a problem while |
|          |        |      | trying to evaluate an SDC command. This SDC       |
|          |        |      | command will be added to the Tcl variable         |
|          |        |      | $::dc::sdc_failed_commands.                       |
| SDC-204  |Error   |    1 |Invalid SDC command option combination.            |
|          |        |      |This option is not valid for the indicated SDC     |
|          |        |      | command. Check the SDC command and contact        |
|          |        |      | Cadence customer support if you believe this      |
|          |        |      | option combination should be supported.           |
| SDC-208  |Warning |   11 |Could not find requested search value.             |
|          |        |      |Use get_* commands to find the objects along with  |
|          |        |      | a wild card entry in the name of the object to    |
|          |        |      | check if the object is existing with different    |
|          |        |      | naming style.                                     |
| SDC-209  |Warning |    1 |One or more commands failed when these constraints |
|          |        |      | were applied.                                     |
|          |        |      |You can examine the failed commands or save them   |
|          |        |      | to a file by querying the Tcl variable            |
|          |        |      | $::dc::sdc_failed_commands.                       |
| SYNTH-1  |Info    |    1 |Synthesizing.                                      |
| TIM-167  |Info    |    1 |An external clock is being defined.                |
|          |        |      |An external clock does not directly drive any      |
|          |        |      | points within the design, but is only used as a   |
|          |        |      | reference for external delays.                    |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.          |
| TUI-61   |Error   |    7 |A required object parameter could not be found.    |
|          |        |      |Check to make sure that the object exists and is   |
|          |        |      | of the correct type.  The 'what_is' command can   |
|          |        |      | be used to determine the type of an object.       |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
      Mapping 'single_port_ram'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) single_port_ram...
          Done structuring (delay-based) single_port_ram
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
          Structuring (delay-based) ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16...
            Starting partial collapsing  ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16
        Mapping component ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16...
 
Global mapping target info
==========================
Cost Group 'R2O' target slack:   174 ps
Target path end-point (Port: single_port_ram/data_pad[0])

             Pin                        Type         Fanout  Load  Arrival   
                                                             (fF)    (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
                                    latency                                  
ram_1
  dataOut_reg[0]/clk                                                         
  dataOut_reg[0]/q             (u)  unmapped_d_flop       2  121.8           
ram_1/dataOut[0] 
pc3b01_8/I                                                                   
pc3b01_8/PAD                   (P)  pc3b01                1 8568.0           
data_pad[0]                    <<<  interconnect                             
                                    out port                                 
(RAM_Constraints.sdc_line_134)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wr_vir_clk_i)                capture                          15000 R 
                                    adjustments                              
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'RAM_Constraints.sdc_line_167')
Start-point  : ram_1/dataOut_reg[0]/clk
End-point    : data_pad[0]

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1505ps.
 
Cost Group 'I2R' target slack:   157 ps
Target path end-point (Pin: ram_1/dataOut_reg[7]/d)

             Pin                             Type          Fanout  Load  Arrival   
                                                                   (fF)    (ps)    
-----------------------------------------------------------------------------------
(clock wr_vir_clk_i)             <<<    launch                                 0 R 
(RAM_Constraints.sdc_line_100)          ext delay                                  
addr_pad[1]                             in port                 1 3538.0           
pc3d01_6/PAD                                                                       
pc3d01_6/CIN                   (u) (P)  pc3d01                  6   30.6           
ram_1/addr[1] 
  g1849/in_1                                                                       
  g1849/z                        (u)    unmapped_complex2       2   10.2           
  g1844/in_0                                                                       
  g1844/z                        (u)    unmapped_complex2       4   20.4           
  g1819/in_1                                                                       
  g1819/z                        (u)    unmapped_or2            8   40.8           
  g1764/in_0                                                                       
  g1764/z                        (u)    unmapped_complex2       1    5.1           
  g1630/in_0                                                                       
  g1630/z                        (u)    unmapped_nand2          1    5.3           
  g1552/in_1                                                                       
  g1552/z                        (u)    unmapped_or2            1    5.3           
  g1538/in_1                                                                       
  g1538/z                        (u)    unmapped_or2            1    5.3           
  g1531/in_1                                                                       
  g1531/z                        (u)    unmapped_or2            1    5.3           
  g1522/in_0                                                                       
  g1522/z                        (u)    unmapped_complex2       1    5.3           
  dataOut_reg[7]/d               <<<    unmapped_d_flop                            
  dataOut_reg[7]/clk                    setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                            15000 R 
                                        latency                                    
                                        uncertainty                                
                                        adjustments                                
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'RAM_Constraints.sdc_line_166')
Start-point  : addr_pad[1]
End-point    : ram_1/dataOut_reg[7]/d

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3051ps.
 
Cost Group 'R2R' target slack:   157 ps
Target path end-point (Pin: ram_1/dataOut_reg[7]/d)

        Pin                    Type          Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock clk)          <<<  launch                               0 R 
                          latency                                  
ram_1
  mem_reg[14][7]/clk                                               
  mem_reg[14][7]/q   (u)  unmapped_d_flop         1  5.3           
  g1765/in_1                                                       
  g1765/z            (u)  unmapped_complex2       1  5.1           
  g1630/in_1                                                       
  g1630/z            (u)  unmapped_nand2          1  5.3           
  g1552/in_1                                                       
  g1552/z            (u)  unmapped_or2            1  5.3           
  g1538/in_1                                                       
  g1538/z            (u)  unmapped_or2            1  5.3           
  g1531/in_1                                                       
  g1531/z            (u)  unmapped_or2            1  5.3           
  g1522/in_0                                                       
  g1522/z            (u)  unmapped_complex2       1  5.3           
  dataOut_reg[7]/d   <<<  unmapped_d_flop                          
  dataOut_reg[7]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)               capture                          15000 R 
                          latency                                  
                          uncertainty                              
                          adjustments                              
-------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'RAM_Constraints.sdc_line_168')
Start-point  : ram_1/mem_reg[14][7]/clk
End-point    : ram_1/dataOut_reg[7]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 9807ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   136        100.0
Excluded from State Retention     136        100.0
    - Will not convert            136        100.0
      - Preserved                   0          0.0
      - Power intent excluded     136        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 1.5347469999999994
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) | 100.0(100.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) | 100.0(100.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       231     35064       490
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       472     37510       490
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'single_port_ram' to generic gates.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run.tcl) 80: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(run.tcl) 81: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:22 (Jul12) |  226.4 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:35) |  00:00:08(00:00:35) |  76.0( 92.1) |   12:46:57 (Jul12) |  490.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:02(00:00:03) |  24.0(  7.9) |   12:47:00 (Jul12) |  490.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 82: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Applying wireload models.
        Computing net loads.
@file(run.tcl) 83: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (07/12 12:47:00, mem=1620.29M)
%# Begin qos_stats (07/12 12:47:01, mem=1656.12M)
        Computing arrivals and requireds.
%# End qos_stats (07/12 12:47:01, total cpu=13:30:01, real=13:30:00, peak res=490.00M, current mem=1656.12M)


Working Directory = /run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis
QoS Summary for single_port_ram
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     2,181
  R2R (ps):                    10,907
  I2R (ps):                     3,040
  R2O (ps):                     2,181
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     37,515
Total Cell Area:               37,515
Leaf Instances:                   472
Total Instances:                  472
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:12
Real Runtime (h:m:s):        00:30:39
CPU  Elapsed (h:m:s):        00:30:18
Real Elapsed (h:m:s):        00:30:40
Memory (MB):                  1656.12
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:39
Total Memory (MB):     1664.12
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:single_port_ram should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:single_port_ram has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : single_port_ram
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/generic_single_port_ram.db' for 'single_port_ram' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:01, real = 00:00).
%# End write_snapshot (07/12 12:47:01, total cpu=13:30:01, real=13:30:01, peak res=490.00M, current mem=1664.12M)
@file(run.tcl) 84: report_summary -directory $_REPORTS_PATH


Working Directory = /run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis
QoS Summary for single_port_ram
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     2,181
  R2R (ps):                    10,907
  I2R (ps):                     3,040
  R2O (ps):                     2,181
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     37,515
Total Cell Area:               37,515
Leaf Instances:                   472
Total Instances:                  472
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:12
Real Runtime (h:m:s):        00:30:39
CPU  Elapsed (h:m:s):        00:30:18
Real Elapsed (h:m:s):        00:30:40
Memory (MB):                  1656.12
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:39
Total Memory (MB):     1664.12
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 85: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_generic.v
@file(run.tcl) 86: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_generic.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 94: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(run.tcl) 95: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 245.6 ps std_slew: 32.4 ps std_load: 5.2 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'single_port_ram' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) |  61.2( 66.7) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:01) |  38.8( 33.3) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) |  61.2( 66.7) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:01) |  38.8( 33.3) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
      Mapping 'single_port_ram'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) single_port_ram...
          Done structuring (delay-based) single_port_ram
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16...
          Done structuring (delay-based) ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16
        Mapping component ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16...
 
Global mapping target info
==========================
Cost Group 'R2O' target slack:   174 ps
Target path end-point (Port: single_port_ram/data_pad[0])

             Pin                        Type         Fanout  Load  Arrival   
                                                             (fF)    (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
                                    latency                                  
ram_1
  dataOut_reg[0]/clk                                                         
  dataOut_reg[0]/q             (u)  unmapped_d_flop       2  121.8           
ram_1/dataOut[0] 
pc3b01_8/I                                                                   
pc3b01_8/PAD                   (P)  pc3b01                1 8568.0           
data_pad[0]                    <<<  interconnect                             
                                    out port                                 
(RAM_Constraints.sdc_line_134)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wr_vir_clk_i)                capture                          15000 R 
                                    adjustments                              
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'RAM_Constraints.sdc_line_167')
Start-point  : ram_1/dataOut_reg[0]/clk
End-point    : data_pad[0]

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1506ps.
 
Cost Group 'I2R' target slack:   157 ps
Target path end-point (Pin: ram_1/dataOut_reg[7]/d)

             Pin                             Type          Fanout  Load  Arrival   
                                                                   (fF)    (ps)    
-----------------------------------------------------------------------------------
(clock wr_vir_clk_i)             <<<    launch                                 0 R 
(RAM_Constraints.sdc_line_100)          ext delay                                  
addr_pad[1]                             in port                 1 3538.0           
pc3d01_6/PAD                                                                       
pc3d01_6/CIN                   (u) (P)  pc3d01                  6   30.6           
ram_1/addr[1] 
  g1849/in_0                                                                       
  g1849/z                        (u)    unmapped_complex2       2   10.2           
  g1844/in_0                                                                       
  g1844/z                        (u)    unmapped_complex2       4   20.4           
  g1819/in_1                                                                       
  g1819/z                        (u)    unmapped_or2            8   40.8           
  g1764/in_1                                                                       
  g1764/z                        (u)    unmapped_complex2       1    5.1           
  g1630/in_0                                                                       
  g1630/z                        (u)    unmapped_nand2          1    5.3           
  g1552/in_1                                                                       
  g1552/z                        (u)    unmapped_or2            1    5.3           
  g1538/in_1                                                                       
  g1538/z                        (u)    unmapped_or2            1    5.3           
  g1531/in_1                                                                       
  g1531/z                        (u)    unmapped_or2            1    5.3           
  g1522/in_0                                                                       
  g1522/z                        (u)    unmapped_complex2       1    5.3           
  dataOut_reg[7]/d               <<<    unmapped_d_flop                            
  dataOut_reg[7]/clk                    setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                            15000 R 
                                        latency                                    
                                        uncertainty                                
                                        adjustments                                
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'RAM_Constraints.sdc_line_166')
Start-point  : addr_pad[1]
End-point    : ram_1/dataOut_reg[7]/d

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3051ps.
 
Cost Group 'R2R' target slack:   157 ps
Target path end-point (Pin: ram_1/dataOut_reg[7]/d)

        Pin                    Type          Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock clk)          <<<  launch                               0 R 
                          latency                                  
ram_1
  mem_reg[14][7]/clk                                               
  mem_reg[14][7]/q   (u)  unmapped_d_flop         1  5.3           
  g1765/in_0                                                       
  g1765/z            (u)  unmapped_complex2       1  5.1           
  g1630/in_1                                                       
  g1630/z            (u)  unmapped_nand2          1  5.3           
  g1552/in_1                                                       
  g1552/z            (u)  unmapped_or2            1  5.3           
  g1538/in_1                                                       
  g1538/z            (u)  unmapped_or2            1  5.3           
  g1531/in_1                                                       
  g1531/z            (u)  unmapped_or2            1  5.3           
  g1522/in_0                                                       
  g1522/z            (u)  unmapped_complex2       1  5.3           
  dataOut_reg[7]/d   <<<  unmapped_d_flop                          
  dataOut_reg[7]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)               capture                          15000 R 
                          latency                                  
                          uncertainty                              
                          adjustments                              
-------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'RAM_Constraints.sdc_line_168')
Start-point  : ram_1/mem_reg[14][7]/clk
End-point    : ram_1/dataOut_reg[7]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 9807ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
          Restructuring (delay-based) ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16...
          Done restructuring (delay-based) ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16
        Optimizing component ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                 Type       Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)              launch                                    0 R 
                         latency                       +1250    1250 R 
ram_1
  dataOut_reg[0]/CP                               3000    +0    1250 R 
  dataOut_reg[0]/Q       dfnrq2            2 21.0  200  +994    2244 F 
  g3699/B1                                                +0    2245   
  g3699/ZN               aoi22d1           1  7.2  416  +239    2484 R 
  g3500/A4                                                +0    2484   
  g3500/ZN               nd04d1            1  7.9  296  +236    2720 F 
  g3409/A                                                 +0    2720   
  g3409/Z                aor211d1          1  5.6  147  +297    3017 F 
  dataOut_reg[0]/D  <<<  dfnrq2                           +0    3017   
  dataOut_reg[0]/CP      setup                    3000   +79    3096 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                               15000 R 
                         latency                       +1000   16000 R 
                         uncertainty                    -375   15625 R 
                         adjustments                   -1500   14125   
-----------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'RAM_Constraints.sdc_line_168')
Timing slack :   11029ps 
Start-point  : ram_1/dataOut_reg[0]/CP
End-point    : ram_1/dataOut_reg[0]/D

             Pin                       Type       Fanout  Load  Slew Delay Arrival   
                                                          (fF)  (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                         launch                                       0 R 
                                    latency                          +1250    1250 R 
ram_1
  dataOut_reg[7]/CP                                             3000    +0    1250 R 
  dataOut_reg[7]/Q                  dfnrq2             2   22.5  214  +765    2015 R 
ram_1/dataOut[7] 
g4/I                                                                    +0    2016   
g4/Z                                buffda             1  116.2  189  +226    2241 R 
pc3b01_1/I                                                              +1    2242   
pc3b01_1/PAD                   (P)  pc3b01             1 8568.0 5468 +5087    7329 R 
data_pad[7]                    <<<  interconnect                5468    +0    7329 R 
                                    out port                            +0    7329 R 
(RAM_Constraints.sdc_line_127)      ext delay                        +3931   11260 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wr_vir_clk_i)                capture                                  15000 R 
                                    adjustments                      -1500   13500   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'RAM_Constraints.sdc_line_167')
Timing slack :    2240ps 
Start-point  : ram_1/dataOut_reg[7]/CP
End-point    : data_pad[7]

(P) : Instance is preserved

            Pin                      Type       Fanout  Load  Slew Delay Arrival   
                                                        (fF)  (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock wr_vir_clk_i)               launch                                      0 R 
(RAM_Constraints.sdc_line_99)      ext delay                       +7750    7750 F 
addr_pad[2]                        in port           1 3538.0 2500    +0    7750 F 
pc3d01_5/PAD                                                          +0    7750   
pc3d01_5/CIN                  (P)  pc3d01            4   37.0  532 +1736    9486 F 
ram_1/addr[2] 
  g3813/I                                                             +0    9486   
  g3813/ZN                         inv0d1            3   22.1  389  +311    9797 R 
  g3802/A1                                                            +0    9797   
  g3802/ZN                         nd02d1            2   15.2  276  +211   10008 F 
  g3793/A1                                                            +0   10008   
  g3793/ZN                         nr02d1            3   21.4  601  +372   10380 R 
  g3788/I                                                             +0   10380   
  g3788/ZN                         inv0d1            2   15.2  214  +158   10538 F 
  g3782/A1                                                            +0   10538   
  g3782/ZN                         nr02d1            8   87.4 2111 +1042   11580 R 
  g3702/A2                                                            +6   11587   
  g3702/ZN                         aoi22d1           1    7.3  408  +190   11776 F 
  g3490/A4                                                            +0   11776   
  g3490/ZN                         nd04d1            1    7.8  414  +331   12107 R 
  g3409/B                                                             +0   12107   
  g3409/Z                          aor211d1          1    5.5  159  +217   12324 R 
  dataOut_reg[0]/D            <<<  dfnrq2                             +0   12324   
  dataOut_reg[0]/CP                setup                      3000  +108   12432 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                        capture                                 15000 R 
                                   latency                         +1000   16000 R 
                                   uncertainty                      -375   15625 R 
                                   adjustments                     -1500   14125   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'RAM_Constraints.sdc_line_166')
Timing slack :    1692ps 
Start-point  : addr_pad[2]
End-point    : ram_1/dataOut_reg[0]/D

(P) : Instance is preserved

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                35186        0 

      Cost Group            Target    Slack    Diff.  Constr.
-------------------------------------------------------------
             I2R               157     1692             13500     (launch clock period: 15000)
             R2O               174     2240             13500     (launch clock period: 15000)
             R2R               157    11029             13500     (launch clock period: 15000)

 
Global incremental target info
==============================
Cost Group 'R2O' target slack:   117 ps
Target path end-point (Port: single_port_ram/data_pad[0])

             Pin                       Type       Fanout  Load  Arrival   
                                                          (fF)    (ps)    
--------------------------------------------------------------------------
(clock clk)                    <<<  launch                            0 R 
                                    latency                               
ram_1
  dataOut_reg[0]/CP                                                       
  dataOut_reg[0]/Q                  dfnrq2             2   22.5           
ram_1/dataOut[0] 
g5/I                                                                      
g5/Z                                buffda             1  116.2           
pc3b01_8/I                                                                
pc3b01_8/PAD                   (P)  pc3b01             1 8568.0           
data_pad[0]                    <<<  interconnect                          
                                    out port                              
(RAM_Constraints.sdc_line_134)      ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wr_vir_clk_i)                capture                       15000 R 
                                    adjustments                           
--------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'RAM_Constraints.sdc_line_167')
Start-point  : ram_1/dataOut_reg[0]/CP
End-point    : data_pad[0]

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1567ps.
 
Cost Group 'I2R' target slack:   103 ps
Target path end-point (Pin: ram_1/dataOut_reg[7]/D (dfnrq2/D))

            Pin                      Type       Fanout  Load  Arrival   
                                                        (fF)    (ps)    
------------------------------------------------------------------------
(clock wr_vir_clk_i)          <<<  launch                           0 R 
(RAM_Constraints.sdc_line_99)      ext delay                            
addr_pad[2]                        in port           1 3538.0           
pc3d01_5/PAD                                                            
pc3d01_5/CIN                  (P)  pc3d01            4   37.0           
ram_1/addr[2] 
  g3813/I                                                               
  g3813/ZN                         inv0d1            3   22.1           
  g3802/A1                                                              
  g3802/ZN                         nd02d1            2   15.2           
  g3793/A1                                                              
  g3793/ZN                         nr02d1            3   21.4           
  g3788/I                                                               
  g3788/ZN                         inv0d1            2   15.2           
  g3782/A1                                                              
  g3782/ZN                         nr02d1            8   87.4           
  g3718/A2                                                              
  g3718/ZN                         aoi22d1           1    7.3           
  g3492/A4                                                              
  g3492/ZN                         nd04d1            1    7.8           
  g3410/B                                                               
  g3410/Z                          aor211d1          1    5.5           
  dataOut_reg[7]/D            <<<  dfnrq2                               
  dataOut_reg[7]/CP                setup                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                      15000 R 
                                   latency                              
                                   uncertainty                          
                                   adjustments                          
------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'RAM_Constraints.sdc_line_166')
Start-point  : addr_pad[2]
End-point    : ram_1/dataOut_reg[7]/D

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1697ps.
 
Cost Group 'R2R' target slack:   104 ps
Target path end-point (Pin: ram_1/dataOut_reg[7]/D (dfnrq2/D))

       Pin                 Type       Fanout Load Arrival   
                                             (fF)   (ps)    
------------------------------------------------------------
(clock clk)         <<<  launch                         0 R 
                         latency                            
ram_1
  dataOut_reg[7]/CP                                         
  dataOut_reg[7]/Q       dfnrq2            2 21.0           
  g3744/B1                                                  
  g3744/ZN               aoi22d1           1  7.2           
  g3488/A4                                                  
  g3488/ZN               nd04d1            1  7.9           
  g3410/A                                                   
  g3410/Z                aor211d1          1  5.6           
  dataOut_reg[7]/D  <<<  dfnrq2                             
  dataOut_reg[7]/CP      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                    15000 R 
                         latency                            
                         uncertainty                        
                         adjustments                        
------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'RAM_Constraints.sdc_line_168')
Start-point  : ram_1/dataOut_reg[7]/CP
End-point    : ram_1/dataOut_reg[7]/D

The global mapper estimates a slack for this path of 8654ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                 Type       Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)              launch                                    0 R 
                         latency                       +1250    1250 R 
ram_1
  dataOut_reg[0]/CP                               3000    +0    1250 R 
  dataOut_reg[0]/Q       dfnrq1            2 21.0  224  +952    2202 F 
  g3699/B1                                                +0    2203   
  g3699/ZN               aoi22d1           1  7.2  416  +245    2447 R 
  g3500/A4                                                +0    2447   
  g3500/ZN               nd04d1            1  7.9  297  +236    2683 F 
  g3409/A                                                 +0    2683   
  g3409/Z                aor211d1          1  5.6  147  +298    2981 F 
  dataOut_reg[0]/D  <<<  dfnrq1                           +0    2981   
  dataOut_reg[0]/CP      setup                    3000   +79    3060 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                               15000 R 
                         latency                       +1000   16000 R 
                         uncertainty                    -375   15625 R 
                         adjustments                   -1500   14125   
-----------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'RAM_Constraints.sdc_line_168')
Timing slack :   11066ps 
Start-point  : ram_1/dataOut_reg[0]/CP
End-point    : ram_1/dataOut_reg[0]/D

             Pin                       Type       Fanout  Load  Slew Delay Arrival   
                                                          (fF)  (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                         launch                                       0 R 
                                    latency                          +1250    1250 R 
ram_1
  dataOut_reg[7]/CP                                             3000    +0    1250 R 
  dataOut_reg[7]/Q                  dfnrq1             2   22.5  339  +793    2043 R 
ram_1/dataOut[7] 
g4/I                                                                    +0    2043   
g4/Z                                buffda             1  116.2  190  +251    2294 R 
pc3b01_1/I                                                              +1    2294   
pc3b01_1/PAD                   (P)  pc3b01             1 8568.0 5467 +5088    7382 R 
data_pad[7]                    <<<  interconnect                5467    +0    7382 R 
                                    out port                            +0    7382 R 
(RAM_Constraints.sdc_line_127)      ext delay                        +3931   11313 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wr_vir_clk_i)                capture                                  15000 R 
                                    adjustments                      -1500   13500   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'RAM_Constraints.sdc_line_167')
Timing slack :    2187ps 
Start-point  : ram_1/dataOut_reg[7]/CP
End-point    : data_pad[7]

(P) : Instance is preserved

             Pin                      Type       Fanout  Load  Slew Delay Arrival   
                                                         (fF)  (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock wr_vir_clk_i)                launch                                      0 R 
(RAM_Constraints.sdc_line_100)      ext delay                       +7750    7750 F 
addr_pad[1]                         in port           1 3538.0 2500    +0    7750 F 
pc3d01_6/PAD                                                           +0    7750   
pc3d01_6/CIN                   (P)  pc3d01            5   44.0  552 +1748    9498 F 
ram_1/addr[1] 
  g3814/I                                                              +0    9498   
  g3814/ZN                          inv0d0            4   35.1 2253 +1168   10666 R 
  g3811/A1                                                             +1   10667   
  g3811/ZN                          nd02d1            3   18.9  684  +402   11069 F 
  g3807/I                                                              +0   11070   
  g3807/ZN                          inv0d0            2   14.0  954  +639   11708 R 
  g3761/A1                                                             +0   11708   
  g3761/ZN                          nd02d1            8   99.4 1374  +838   12546 F 
  g3681/S                                                              +7   12554   
  g3681/Z                           mx02d1            1    5.5  186  +733   13287 R 
  mem_reg[1][0]/D              <<<  dfnrq1                             +0   13287   
  mem_reg[1][0]/CP                  setup                      3000  +113   13400 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                         capture                                 15000 R 
                                    latency                         +1000   16000 R 
                                    uncertainty                      -375   15625 R 
                                    adjustments                     -1500   14125   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'RAM_Constraints.sdc_line_166')
Timing slack :     725ps 
Start-point  : addr_pad[1]
End-point    : ram_1/mem_reg[1][0]/D

(P) : Instance is preserved

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| PA-7       |Info    |    2 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.     |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-2    |Info    |    1 |Done synthesizing.                               |
| SYNTH-4    |Info    |    1 |Mapping.                                         |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               35129        0 

      Cost Group            Target    Slack    Diff.  Constr.
-------------------------------------------------------------
             I2R               103      725             13500     (launch clock period: 15000)
             R2O               117     2187             13500     (launch clock period: 15000)
             R2R               104    11066             13500     (launch clock period: 15000)


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   136        100.0
Excluded from State Retention     136        100.0
    - Will not convert            136        100.0
      - Preserved                   0          0.0
      - Power intent excluded     136        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 2.3082659999999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) |  31.9( 40.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:01) |  20.2( 20.0) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:41) |  00:00:02(00:00:02) |  47.9( 40.0) |   12:47:03 (Jul12) |  822.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/single_port_ram/fv_map.fv.json' for netlist 'fv/single_port_ram/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/single_port_ram/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) |  26.4( 28.6) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:01) |  16.7( 14.3) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:41) |  00:00:02(00:00:02) |  39.7( 28.6) |   12:47:03 (Jul12) |  822.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:01(00:00:02) |  17.2( 28.6) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.006934999999998581
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) |  26.4( 28.6) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:01) |  16.8( 14.3) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:41) |  00:00:02(00:00:02) |  39.7( 28.6) |   12:47:03 (Jul12) |  822.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:01(00:00:02) |  17.2( 28.6) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:single_port_ram ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) |  26.4( 28.6) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:01) |  16.8( 14.3) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:41) |  00:00:02(00:00:02) |  39.7( 28.6) |   12:47:03 (Jul12) |  822.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:01(00:00:02) |  17.2( 28.6) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 35129        0         0        71      129        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                35129        0         0        71      129        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  35129        0         0        71      129        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.007018999999999664
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) |  26.4( 28.6) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:01) |  16.8( 14.3) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:41) |  00:00:02(00:00:02) |  39.8( 28.6) |   12:47:03 (Jul12) |  822.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:01(00:00:02) |  17.2( 28.6) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:58 (Jul12) |  490.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:01(00:00:02) |  26.4( 28.6) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:00 (Jul12) |  490.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:01) |  16.8( 14.3) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:01 (Jul12) |  490.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:41) |  00:00:02(00:00:02) |  39.8( 28.6) |   12:47:03 (Jul12) |  822.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:01(00:00:02) |  17.2( 28.6) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:47:05 (Jul12) |  822.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       472     37510       490
##>M:Pre Cleanup                        0         -         -       472     37510       490
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       444     34904       822
##>M:Const Prop                         0       725         0       444     34904       822
##>M:Cleanup                            0       725         0       444     34904       822
##>M:MBCI                               0         -         -       444     34904       822
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'single_port_ram'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run.tcl) 96: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(run.tcl) 97: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:22 (Jul12) |  226.4 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:35) |  00:00:08(00:00:35) |  54.1( 81.4) |   12:46:57 (Jul12) |  490.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:02(00:00:03) |  17.1(  7.0) |   12:47:00 (Jul12) |  490.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:04(00:00:05) |  28.9( 11.6) |   12:47:05 (Jul12) |  822.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 98: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (07/12 12:47:05, mem=1671.04M)
%# Begin qos_stats (07/12 12:47:05, mem=1671.04M)
        Computing arrivals and requireds.
%# End qos_stats (07/12 12:47:05, total cpu=13:30:00, real=13:30:00, peak res=822.10M, current mem=1671.04M)


Working Directory = /run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis
QoS Summary for single_port_ram
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     2,181             725
  R2R (ps):                    10,907          11,066
  I2R (ps):                     3,040             725
  R2O (ps):                     2,181           2,187
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     37,515          35,129
Total Cell Area:               37,515          35,129
Leaf Instances:                   472             444
Total Instances:                  472             444
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:12        00:30:10
Real Runtime (h:m:s):        00:30:39        00:30:04
CPU  Elapsed (h:m:s):        00:30:18        00:30:27
Real Elapsed (h:m:s):        00:30:40        00:30:44
Memory (MB):                  1656.12         1671.04
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:43
Total Memory (MB):     1679.05
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : single_port_ram
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/map_single_port_ram.db' for 'single_port_ram' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (07/12 12:47:05, total cpu=13:30:00, real=13:30:00, peak res=822.10M, current mem=1679.05M)
@file(run.tcl) 99: report_summary -directory $_REPORTS_PATH


Working Directory = /run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis
QoS Summary for single_port_ram
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     2,181             725
  R2R (ps):                    10,907          11,066
  I2R (ps):                     3,040             725
  R2O (ps):                     2,181           2,187
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     37,515          35,129
Total Cell Area:               37,515          35,129
Leaf Instances:                   472             444
Total Instances:                  472             444
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:12        00:30:10
Real Runtime (h:m:s):        00:30:39        00:30:04
CPU  Elapsed (h:m:s):        00:30:18        00:30:27
Real Elapsed (h:m:s):        00:30:40        00:30:44
Memory (MB):                  1656.12         1671.04
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:43
Total Memory (MB):     1679.05
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 100: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(run.tcl) 101: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_map.v
@file(run.tcl) 102: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_map.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(run.tcl) 104: write_do_lec -revised_design fv_map -logfile ${_OUTPUTS_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'output_files/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(run.tcl) 110: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(run.tcl) 111: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'single_port_ram' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 35129        0         0        71      129        0
-------------------------------------------------------------------------------
 const_prop                35129        0         0        71      129        0
-------------------------------------------------------------------------------
 hi_fo_buf                 35129        0         0        71      129        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                35129        0         0        71      129        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  35129        0         0        71      129        0
 incr_max_trans            35176        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
        drc_bufs         2  (        1 /        1 )  0.01
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  35176        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 35176        0         0         0        0        0
 rem_buf                   34848        0         0         0        0        0
 rem_inv                   34817        0         0         0        0        0
 glob_area                 34811        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         8  (        8 /        8 )  0.01
         rem_inv         3  (        2 /        2 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         2  (        0 /        0 )  0.72
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        11  (        4 /       11 )  0.00
       area_down         1  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                34811        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  34811        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  34811        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 34811        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area         9  (        0 /        9 )  0.00
       area_down         1  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                34811        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  34811        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                    |
| CFM-5      |Info    |    1 |Wrote formal verification information.           |
| PA-7       |Info    |    4 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-5    |Info    |    1 |Done mapping.                                    |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                        |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'single_port_ram'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run.tcl) 112: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (07/12 12:47:07, mem=1636.03M)
%# Begin qos_stats (07/12 12:47:07, mem=1671.86M)
        Computing arrivals and requireds.
%# End qos_stats (07/12 12:47:07, total cpu=13:30:00, real=13:30:00, peak res=822.10M, current mem=1671.86M)


Working Directory = /run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis
QoS Summary for single_port_ram
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     2,181             725             725
  R2R (ps):                    10,907          11,066          10,547
  I2R (ps):                     3,040             725             725
  R2O (ps):                     2,181           2,187           1,573
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     37,515          35,129          34,811
Total Cell Area:               37,515          35,129          34,811
Leaf Instances:                   472             444             436
Total Instances:                  472             444             436
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:12        00:30:10        00:30:02
Real Runtime (h:m:s):        00:30:39        00:30:04        00:30:02
CPU  Elapsed (h:m:s):        00:30:18        00:30:27        00:30:29
Real Elapsed (h:m:s):        00:30:40        00:30:44        00:30:46
Memory (MB):                  1656.12         1671.04         1671.86
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:45
Total Memory (MB):     1679.87
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : single_port_ram
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/syn_opt_single_port_ram.db' for 'single_port_ram' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (07/12 12:47:07, total cpu=13:30:00, real=13:30:00, peak res=822.10M, current mem=1679.87M)
@file(run.tcl) 113: report_summary -directory $_REPORTS_PATH


Working Directory = /run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis
QoS Summary for single_port_ram
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     2,181             725             725
  R2R (ps):                    10,907          11,066          10,547
  I2R (ps):                     3,040             725             725
  R2O (ps):                     2,181           2,187           1,573
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     37,515          35,129          34,811
Total Cell Area:               37,515          35,129          34,811
Leaf Instances:                   472             444             436
Total Instances:                  472             444             436
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:12        00:30:10        00:30:02
Real Runtime (h:m:s):        00:30:39        00:30:04        00:30:02
CPU  Elapsed (h:m:s):        00:30:18        00:30:27        00:30:29
Real Elapsed (h:m:s):        00:30:40        00:30:44        00:30:46
Memory (MB):                  1656.12         1671.04         1671.86
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:45
Total Memory (MB):     1679.87
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 115: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(run.tcl) 116: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:22 (Jul12) |  226.4 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:35) |  00:00:08(00:00:35) |  47.8( 77.8) |   12:46:57 (Jul12) |  490.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:02(00:00:03) |  15.1(  6.7) |   12:47:00 (Jul12) |  490.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:04(00:00:05) |  25.5( 11.1) |   12:47:05 (Jul12) |  822.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:45) |  00:00:01(00:00:02) |  11.7(  4.4) |   12:47:07 (Jul12) |  822.1 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 118: write_snapshot -outdir $_REPORTS_PATH -tag final
%# Begin write_snapshot (07/12 12:47:07, mem=1679.87M)
%# Begin qos_stats (07/12 12:47:07, mem=1679.87M)
        Computing arrivals and requireds.
%# End qos_stats (07/12 12:47:07, total cpu=13:30:00, real=13:30:00, peak res=822.10M, current mem=1679.87M)


Working Directory = /run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis
QoS Summary for single_port_ram
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     2,181             725             725             725
  R2R (ps):                    10,907          11,066          10,547          10,547
  I2R (ps):                     3,040             725             725             725
  R2O (ps):                     2,181           2,187           1,573           1,573
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     37,515          35,129          34,811          34,811
Total Cell Area:               37,515          35,129          34,811          34,811
Leaf Instances:                   472             444             436             436
Total Instances:                  472             444             436             436
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:30:12        00:30:10        00:30:02        00:30:00
Real Runtime (h:m:s):        00:30:39        00:30:04        00:30:02        00:30:00
CPU  Elapsed (h:m:s):        00:30:18        00:30:27        00:30:29        00:30:29
Real Elapsed (h:m:s):        00:30:40        00:30:44        00:30:46        00:30:46
Memory (MB):                  1656.12         1671.04         1671.86         1679.87
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:30:45
Total Memory (MB):     1679.87
Executable Version:    21.18-s082_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : single_port_ram
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/final_single_port_ram.db' for 'single_port_ram' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (07/12 12:47:07, total cpu=13:30:00, real=13:30:00, peak res=822.10M, current mem=1679.87M)
@file(run.tcl) 119: report_summary -directory $_REPORTS_PATH


Working Directory = /run/media/user1/c2s/sriram/singlePortRAM/07_singlePortRAM_Synthesis
QoS Summary for single_port_ram
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     2,181             725             725             725
  R2R (ps):                    10,907          11,066          10,547          10,547
  I2R (ps):                     3,040             725             725             725
  R2O (ps):                     2,181           2,187           1,573           1,573
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     37,515          35,129          34,811          34,811
Total Cell Area:               37,515          35,129          34,811          34,811
Leaf Instances:                   472             444             436             436
Total Instances:                  472             444             436             436
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:30:12        00:30:10        00:30:02        00:30:00
Real Runtime (h:m:s):        00:30:39        00:30:04        00:30:02        00:30:00
CPU  Elapsed (h:m:s):        00:30:18        00:30:27        00:30:29        00:30:29
Real Elapsed (h:m:s):        00:30:40        00:30:44        00:30:46        00:30:46
Memory (MB):                  1656.12         1671.04         1671.86         1679.87
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:30:45
Total Memory (MB):     1679.87
Executable Version:    21.18-s082_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 120: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_incremental.v 
@file(run.tcl) 122: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_incremental.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 126: write_sdf -version 2.1 -recrem split -setuphold merge_when_paired -edges check_edge > ${_OUTPUTS_PATH}/single_port_ram_synth.sdf
@file(run.tcl) 132: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_incremental.v -logfile  ${_OUTPUTS_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/single_port_ram/single_port_ram_incrementalv.fv.json' for netlist 'output_files/single_port_ram_incremental.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'output_files/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(run.tcl) 136: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(run.tcl) 137: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:46:22 (Jul12) |  226.4 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:35) |  00:00:08(00:00:35) |  45.1( 76.1) |   12:46:57 (Jul12) |  490.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:38) |  00:00:02(00:00:03) |  14.2(  6.5) |   12:47:00 (Jul12) |  490.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:43) |  00:00:04(00:00:05) |  24.1( 10.9) |   12:47:05 (Jul12) |  822.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:45) |  00:00:01(00:00:02) |  11.0(  4.3) |   12:47:07 (Jul12) |  822.1 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:46) |  00:00:00(00:00:01) |   5.6(  2.2) |   12:47:08 (Jul12) |  824.1 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 138: puts "============================"
============================
@file(run.tcl) 140: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(run.tcl) 141: puts "============================"
============================
#@ End verbose source ./Scripts/run.tcl
@genus:root: 2> gui_show

Lic Summary:
[12:47:44.103995] Cdslmd servers: cadence-c2s
[12:47:44.104009] Feature usage summary:
[12:47:44.104009] Genus_Synthesis

Normal exit.