// Seed: 2166954598
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri1 id_7
);
  wire id_9;
  logic [7:0] id_10;
  assign id_1 = 1 == id_3;
  initial begin
    $display(1'b0);
    #1;
  end
  wor id_11;
  final $display(id_10[1], 1, id_11);
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output tri1 id_2,
    input tri id_3,
    input tri id_4
    , id_23,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    inout tri0 id_8,
    input wire id_9,
    output tri id_10,
    output tri0 id_11,
    input tri id_12,
    input uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri0 id_16,
    output wor id_17,
    input wor id_18,
    input tri id_19,
    input uwire id_20,
    input tri0 id_21
);
  assign id_1 = 1;
  module_0(
      id_20, id_11, id_19, id_6, id_11, id_0, id_7, id_19
  );
endmodule
