use pci::PciDevice;
use port_io::Port;
use spin::{Once, Mutex};
use alloc::Vec;
use alloc::boxed::Box;

use memory::{FRAME_ALLOCATOR, MemoryManagementInfo, PhysicalAddress, VirtualAddress, Page, Frame, PageTable, EntryFlags, FrameAllocator};
//use memory::{inc_number,inc_number};
use task::{get_kernel_mmi_ref};
use core::ptr::{read_volatile, write_volatile};
use core::ops::DerefMut;
use drivers::pci::pci_read_32;
use drivers::pci::pci_write;
use drivers::pci::get_pci_device_vd;
use drivers::pci::pci_set_command_bus_master_bit;

static INTEL_VEND: u16 =        0x8086;  // Vendor ID for Intel 
static E1000_DEV:  u16 =        0x100E;  // Device ID for the e1000 Qemu, Bochs, and VirtualBox emmulated NICs
const E1000_I217: u16 =         0x153A;  // Device ID for Intel I217
const E1000_82577LM: u16 =      0x10EA;  // Device ID for Intel 82577LM
const PCI_BAR0:u16 =            0x10;

const REG_CTRL: u32 =        0x0000;
const REG_STATUS: u32 =      0x0008;
const REG_EEPROM: u32 =      0x0014;
const REG_CTRL_EXT: u32 =    0x0018;
const REG_IMASK: u32 =       0x00D0;
const REG_RCTRL: u32 =       0x0100;
const REG_RXDESCLO: u32 =    0x2800;
const REG_RXDESCHI: u32 =    0x2804;
const REG_RXDESCLEN: u32 =   0x2808;
const REG_RXDESCHEAD: u32 =  0x2810;
const REG_RXDESCTAIL: u32 =  0x2818;

const REG_TCTRL: u32 =       0x0400;
const REG_TXDESCLO: u32 =    0x3800;
const REG_TXDESCHI: u32 =    0x3804;
const REG_TXDESCLEN: u32 =   0x3808;
const REG_TXDESCHEAD: u32 =  0x3810;
const REG_TXDESCTAIL: u32 =  0x3818;

const REG_RDTR: u32 =         0x2820; // RX Delay Timer Register
const REG_RXDCTL: u32 =       0x3828; // RX Descriptor Control
const REG_RADV: u32 =         0x282C; // RX Int. Absolute Delay Timer
const REG_RSRPD: u32 =        0x2C00; // RX Small Packet Detect Interrupt
 
const REG_MTA: u32 =          0x5200; 
 
const REG_TIPG: u32 =         0x0410;      // Transmit Inter Packet Gap
const ECTRL_SLU: u32 =        0x40;        //set link up

 
const RCTL_EN: u32 =                          (1 << 1);    // Receiver Enable
const RCTL_SBP: u32 =                         (1 << 2);    // Store Bad Packets
const RCTL_UPE: u32 =                         (1 << 3);    // Unicast Promiscuous Enabled
const RCTL_MPE: u32 =                         (1 << 4);    // Multicast Promiscuous Enabled
const RCTL_LPE: u32 =                         (1 << 5);    // Long Packet Reception Enable
const RCTL_LBM_NONE: u32 =                    (0 << 6);    // No Loopback
const RCTL_LBM_PHY: u32 =                     (3 << 6);    // PHY or external SerDesc loopback
const RTCL_RDMTS_HALF: u32 =                  (0 << 8);    // Free Buffer Threshold is 1/2 of RDLEN
const RTCL_RDMTS_QUARTER: u32 =               (1 << 8);    // Free Buffer Threshold is 1/4 of RDLEN
const RTCL_RDMTS_EIGHTH: u32 =                (2 << 8);    // Free Buffer Threshold is 1/8 of RDLEN
const RCTL_MO_36: u32 =                       (0 << 12);   // Multicast Offset - bits 47:36
const RCTL_MO_35: u32 =                       (1 << 12);   // Multicast Offset - bits 46:35
const RCTL_MO_34: u32 =                       (2 << 12);   // Multicast Offset - bits 45:34
const RCTL_MO_32: u32 =                       (3 << 12);   // Multicast Offset - bits 43:32
const RCTL_BAM: u32 =                         (1 << 15);   // Broadcast Accept Mode
const RCTL_VFE: u32 =                         (1 << 18);   // VLAN Filter Enable
const RCTL_CFIEN: u32 =                       (1 << 19);   // Canonical Form Indicator Enable
const RCTL_CFI: u32 =                         (1 << 20);   // Canonical Form Indicator Bit Value
const RCTL_DPF: u32 =                         (1 << 22);   // Discard Pause Frames
const RCTL_PMCF: u32 =                        (1 << 23);   // Pass MAC Control Frames
const RCTL_SECRC: u32 =                       (1 << 26);   // Strip Ethernet CRC
 
// Buffer Sizes
const RCTL_BSIZE_256: u32 =                   (3 << 16);
const RCTL_BSIZE_512: u32 =                   (2 << 16);
const RCTL_BSIZE_1024: u32 =                  (1 << 16);
const RCTL_BSIZE_2048: u32 =                  (0 << 16);
const RCTL_BSIZE_4096: u32 =                  ((3 << 16) | (1 << 25));
const RCTL_BSIZE_8192: u32 =                  ((2 << 16) | (1 << 25));
const RCTL_BSIZE_16384: u32 =                 ((1 << 16) | (1 << 25));
 
 
// Transmit Command
 
const CMD_EOP: u32 =                          (1 << 0);    // End of Packet
const CMD_IFCS: u32 =                         (1 << 1);   // Insert FCS
const CMD_IC: u32 =                           (1 << 2);    // Insert Checksum
const CMD_RS: u32 =                           (1 << 3);   // Report Status
const CMD_RPS: u32 =                          (1 << 4);   // Report Packet Sent
const CMD_VLE: u32 =                          (1 << 6);    // VLAN Packet Enable
const CMD_IDE: u32 =                          (1 << 7);    // Interrupt Delay Enable
 
 
// TCTL Register
 
const TCTL_EN: u32 =                          (1 << 1);    // Transmit Enable
const TCTL_PSP: u32 =                         (1 << 3);    // Pad Short Packets
const TCTL_CT_SHIFT: u32 =                    4;          // Collision Threshold
const TCTL_COLD_SHIFT: u32 =                  12;          // Collision Distance
const TCTL_SWXOFF: u32 =                      (1 << 22);   // Software XOFF Transmission
const TCTL_RTLC: u32 =                        (1 << 24);   // Re-transmit on Late Collision
 
const TSTA_DD: u32 =                          (1 << 0);    // Descriptor Done
const TSTA_EC: u32 =                          (1 << 1);    // Excess Collisions
const TSTA_LC: u32 =                          (1 << 2);    // Late Collision
const LSTA_TU: u32 =                          (1 << 3);    // Transmit Underrun

const E1000_NUM_RX_DESC: usize =  8;
const E1000_NUM_TX_DESC: usize = 8;
const E1000_SIZE_RX_DESC: usize = 256;
const E1000_SIZE_TX_DESC: usize = 256;

#[repr(C)]
pub struct e1000_rx_desc {
        addr: u64,
        length: u16,
        checksum: u16,
        status: u8,
        errors: u8,
        special: u16,
}
use core::fmt;
impl fmt::Debug for e1000_rx_desc {
        fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
                write!(f, "{{addr: {:#X}, length: {}, checksum: {}, status: {}, errors: {}, special: {}}}",
                        self.addr, self.length, self.checksum, self.status, self.errors, self.special)
        }
}

impl Default for e1000_rx_desc {
        fn default() -> e1000_rx_desc {
                e1000_rx_desc {
                        addr: 0,
                        length: 0,
                        checksum: 0,
                        status: 0,
                        errors: 0,
                        special: 0,
                }
        }
}

#[repr(C)]
pub struct e1000_tx_desc {
        addr: u64,
        length: u16,
        cso: u8,
        cmd: u8,
        status: u8,
        css: u8,
        special : u16,
}
impl fmt::Debug for e1000_tx_desc {
        fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
                write!(f, "{{addr: {:#X}, length: {}, cso: {}, cmd: {}, status: {}, css: {}, special: {}}}",
                        self.addr, self.length, self.cso, self.cmd, self.status, self.css, self.special)
        }
}

impl Default for e1000_tx_desc {
        fn default() -> e1000_tx_desc {
                e1000_tx_desc {
                        addr: 0,
                        length: 0,
                        cso: 0,
                        cmd: 0,
                        status: 0,
                        css: 0,
                        special : 0,
                }
        }
}

pub struct e1000_nc {
        bar_type: u8,     // Type of BOR0
        io_base: u32,     // IO Base Address
        mem_base: usize,   // MMIO Base Address
        //pub mem_space: u32,
        eeprom_exists: bool,  // A flag indicating if eeprom exists
        mac: [u8;6],      // A buffer for storing the mac address 
        rx_descs: Vec<e1000_rx_desc>, // Receive Descriptor Buffers ???
        tx_descs: Vec<e1000_tx_desc>, // Transmit Descriptor Buffers???
        rx_cur: u16,      // Current Receive Descriptor Buffer
        tx_cur: u16,
}

pub fn translate_address(v_addr : usize) -> usize {
        //translate virt address to physical address
                // get a reference to the kernel's memory mapping information
                let kernel_mmi_ref = get_kernel_mmi_ref().expect("KERNEL_MMI was not yet initialized!");
                let mut kernel_mmi_locked = kernel_mmi_ref.lock();

                // destructure the kernel's MMI so we can access its page table
                let MemoryManagementInfo { 
                page_table: ref mut kernel_page_table, 
                ..  // don't need to access other stuff in kernel_mmi
                } = *kernel_mmi_locked;
                match kernel_page_table {
                        &mut PageTable::Active(ref mut active_table) => {
                                let mut frame_allocator = FRAME_ALLOCATOR.try().unwrap().lock();
                                // this maps just one page to one frame (4KB). If you need to map more, ask me
                                let phys = active_table.translate(v_addr);
                                return phys.unwrap();
                               
                        }
                        _ => { panic!("kernel page table wasn't an ActivePageTable!"); }

                }

}

static mut head_pmem: usize = 0;
static mut tail_pmem: usize = 0;


pub fn allocate_dma(size: usize) -> usize {
        let head_old;
        unsafe {debug!("head pmem {:x} tail pmem {:x}", head_pmem, tail_pmem);}
        
        if unsafe{tail_pmem-head_pmem > size}{
                unsafe{
                head_old = head_pmem;
                head_pmem = head_pmem + size;}
                return head_old;
        }
        else{
                return 0;
        }

}




impl e1000_nc{

        pub fn new(ref dev:&PciDevice) -> e1000_nc{
                e1000_nc{
                        bar_type : (dev.bars[0] as u8) & 0x01,    // Type of BOR0
                        io_base : dev.bars[0] & !1,     // IO Base Address
                        mem_base : (dev.bars[0] as usize) & !3, //hard coded for 32 bit, need to make conditional
                        //mem_space : 0;
                        eeprom_exists: false,
                        mac: [0,0,0,0,0,0],
                        rx_descs: Vec::with_capacity(E1000_NUM_RX_DESC),
                        tx_descs: Vec::with_capacity(E1000_NUM_TX_DESC),
                        rx_cur: 0,
                        tx_cur: 0,
                }
        }
       
        pub fn mem_map (&mut self,ref dev:&PciDevice){
                pci_set_command_bus_master_bit(dev.bus, dev.slot, dev.func);
                //debug!("i217_mem_map: {0}, mem_base: {1}, io_basej: {2}", self.bar_type, self.mem_base, self.io_base);
                //debug!("usize bytes: {}", size_of(usize));

                //find out amount of space needed
                pci_write(dev.bus, dev.slot, dev.func, PCI_BAR0, 0xFFFF_FFFF);
                let mut mem_size = pci_read_32(dev.bus, dev.slot, dev.func, PCI_BAR0);
                //debug!("mem_size_read: {:x}", mem_size);
                mem_size = mem_size & 0xFFFF_FFF0; //mask info bits
                mem_size = !(mem_size); //bitwise not
                //debug!("mem_size_read_not: {:x}", mem_size);
                mem_size = mem_size +1; // add 1
                //debug!("mem_size: {}", mem_size);
                pci_write(dev.bus, dev.slot, dev.func, PCI_BAR0, dev.bars[0]); //restore original value
                //check that value is restored
                let bar0 = pci_read_32(dev.bus, dev.slot, dev.func, PCI_BAR0);
                debug!("original bar0: {:#X}", bar0);

                // get a reference to the kernel's memory mapping information
                let kernel_mmi_ref = get_kernel_mmi_ref().expect("KERNEL_MMI was not yet initialized!");
                let mut kernel_mmi_locked = kernel_mmi_ref.lock();

                // destructure the kernel's MMI so we can access its page table
                let MemoryManagementInfo { 
                page_table: ref mut kernel_page_table, 
                ..  // don't need to access other stuff in kernel_mmi
                } = *kernel_mmi_locked;

                let no_pages = mem_size/4096; //4K pages
                for i in 0..no_pages{
                        /***************************************/
                        let inc = i*4096;
                        let phys_addr = self.mem_base + inc as usize ;
                        let mut virt_addr = (0xFFFF_FFFF_0000_0000 + self.mem_base) + inc as usize; // it can't conflict with anything else, ask me for more info
                        
                        debug!("phys_address: {:#X}, requested virt_address {:#X}", phys_addr,virt_addr);
                        
                        //change from mutable once we can multiple pages at once
                        let page = Page::containing_address(virt_addr);
                        let frame = Frame::containing_address(phys_addr as PhysicalAddress);
                        let mapping_flags = EntryFlags::PRESENT | EntryFlags::WRITABLE | EntryFlags::NO_CACHE | EntryFlags::NO_EXECUTE;
                        debug!("page: {:#X}, frame {:#X}",page.start_address(),frame.start_address());

                        // we can only map stuff if the kernel_page_table is Active
                        // which you can be guaranteed it will be if you're in kernel code
                        
                        match kernel_page_table {
                        &mut PageTable::Active(ref mut active_table) => {
                                let mut frame_allocator = FRAME_ALLOCATOR.try().unwrap().lock();
                                // this maps just one page to one frame (4KB). If you need to map more, ask me
                                active_table.map_to(page, frame, mapping_flags, frame_allocator.deref_mut());
                        }
                        _ => { panic!("kernel page table wasn't an ActivePageTable!"); }

                        }
                        /**************************************/
                }
                self.mem_base = 0xFFFF_FFFF_0000_0000 + self.mem_base;
                debug!("new mem_base: {:#X}",self.mem_base);
                
                //checking device status register
                let val: u32 = unsafe { read_volatile((self.mem_base + REG_STATUS as usize) as *const u32) };
                debug!("DSR: {}",val);


        }

        pub fn mem_map_dma(&self){
                
                // get a reference to the kernel's memory mapping information
                let kernel_mmi_ref = get_kernel_mmi_ref().expect("KERNEL_MMI was not yet initialized!");
                let mut kernel_mmi_locked = kernel_mmi_ref.lock();

                // destructure the kernel's MMI so we can access its page table
                let MemoryManagementInfo { 
                page_table: ref mut kernel_page_table, 
                ..  // don't need to access other stuff in kernel_mmi
                } = *kernel_mmi_locked;

                       
                        //can get from virtual allocator once it's set up
                        let virt_addr = 0xFFFF_FFFF_0000_0000;
                        let page = Page::containing_address(virt_addr);
                                                
                        let mapping_flags = EntryFlags::PRESENT | EntryFlags::WRITABLE | EntryFlags::NO_CACHE | EntryFlags::NO_EXECUTE;
                        //debug!("page: {:?}, frame {:?}",page,frame);

                        // we can only map stuff if the kernel_page_table is Active
                        // which you can be guaranteed it will be if you're in kernel code
                        
                        match kernel_page_table {
                        &mut PageTable::Active(ref mut active_table) => {
                                let mut frame_allocator = FRAME_ALLOCATOR.try().unwrap().lock();
                                let frame = frame_allocator.allocate_frame().unwrap();
                                // this maps just one page to one frame (4KB). If you need to map more, ask me
                                active_table.map_to(page, frame, mapping_flags, frame_allocator.deref_mut());
                        }
                        _ => { panic!("kernel page table wasn't an ActivePageTable!"); }

                        }
                        /**************************************/
                        unsafe{
                        head_pmem = virt_addr;
                        tail_pmem = virt_addr + 4095; //One page is allocated
                        trace!("head_pmem: {:#X}, tail_pmem: {:#X}", head_pmem, tail_pmem);
                        }
        }

        fn writeCommand(&self,p_address:u32, p_value:u32){

                if ( self.bar_type == 0 )
                {
                        unsafe { write_volatile((self.mem_base+p_address as usize) as *mut u32, p_value) };
                        //MMIOUtils::write32(mem_base+p_address,p_value);
                }
                //change port functions (later, not needed right now)
                else
                {
                        /*let IO_BASE_ADDRESS_PORT: Mutex<Port<u32>> = Mutex::new( Port::new(self.io_base));
                        let IO_BASE_DATA_PORT: Mutex<Port<u32>> = Mutex::new( Port::new(self.io_base+4));
                        IO_BASE_ADDRESS_PORT.lock().write(p_address); 
                        IO_BASE_DATA_PORT.lock().write(p_value); */
                }

        }

        fn readCommand(&self,p_address:u32) -> u32 {
                let mut val: u32 = 0;
                if ( self.bar_type == 0 )
                {
                        val = unsafe { read_volatile((self.mem_base+p_address as usize) as *const u32) };
                        //return MMIOUtils::read32(mem_base+p_address);
                }
                else
                {
                       /* let IO_BASE_ADDRESS_PORT: Mutex<Port<u32>> = Mutex::new( Port::new(self.io_base));
                        let IO_BASE_DATA_PORT: Mutex<Port<u32>> = Mutex::new( Port::new(self.io_base+4));
                        IO_BASE_ADDRESS_PORT.lock().write(p_address);
                        val = IO_BASE_DATA_PORT.lock().read(); 
                        //Ports::outportl(io_base, p_address);
                        //return Ports::inportl(io_base + 4);*/
                }
                val

        }
 
        // Return true if EEProm exist, else it returns false and set the eeprom_existsdata member
        pub fn detectEEProm(&mut self) -> bool {

                let mut val: u32 = 0;
                let mut i: u16 = 0;
                self.writeCommand(REG_EEPROM, 0x1);    
                
                while i < 1000 && ! self.eeprom_exists //???
                {
                        val = self.readCommand( REG_EEPROM);
                        if((val & 0x10)==0x10){
                                self.eeprom_exists = true;
                        }
                        else{
                                self.eeprom_exists = false;
                        }
                        i = i+1;
                }
                debug!("eeprom_exists: {}",self.eeprom_exists);
                self.eeprom_exists       
        } 
        
        // Read 4 bytes from a specific EEProm Address
        pub fn eepromRead( &self,addr: u16) -> u32 {
                let mut data: u32 = 0;
                let mut tmp: u32 = 0;
                if ( self.eeprom_exists)
                {
                        let x = ((addr) << 8) as u32;//addr bits are 15:8
                        self.writeCommand( REG_EEPROM, (1) | x ); //write addr to eeprom read register and simulatenously write 1 to start read bit
                        while(tmp & 0x10 != 0x10  ){ //check read done bit
                                tmp = self.readCommand(REG_EEPROM);
                        }
                }
                else //why?
                {
                        let x = ((addr) << 2) as u32;//read 4 bytes (1 word)
                        self.writeCommand( REG_EEPROM, (1) | x); 
                        while( tmp & 0x02 != 0x02 ){
                                tmp = self.readCommand(REG_EEPROM);
                        }
                }
                data = ((tmp >> 16) & 0x0000_FFFF); // data bits are 31:16
                data

        }

        // Read MAC Address
        pub fn readMACAddress(&mut self) -> bool {
                if ( self.eeprom_exists)
                {
                        let mut temp: u32 = self.eepromRead(0);
                        self.mac[0] = temp as u8 &0xff;
                        self.mac[1] = (temp >> 8) as u8;
                        temp = self.eepromRead(1);
                        self.mac[2] = temp as u8 &0xff;
                        self.mac[3] = (temp >> 8) as u8;
                        temp = self.eepromRead(2);
                        self.mac[4] = temp as u8 &0xff;
                        self.mac[5] = (temp >> 8) as u8;
                }
                else
                {
                        let mac_32_low = self.readCommand(0x5400);
                        let mac_32_high = self.readCommand(0x5404);
                        if ( mac_32_low != 0 )
                        {
                                self.mac[0] = mac_32_low as u8;
                                self.mac[1] = (mac_32_low>>8) as u8;
                                self.mac[2] = (mac_32_low>>16) as u8;
                                self.mac[3] = (mac_32_low>>24) as u8;
                                self.mac[4] = mac_32_high as u8;
                                self.mac[5] = (mac_32_high >>8) as u8;
                                
                        }
                        else {
                                return false;
                        }
                }
                 debug!("MAC address: {:?}",self.mac);
                return true;

        }   

        // Start up the network
        pub fn startLink (&self) -> bool { 
                //for i217 just check that bit1 is set of reg status
                let val = self.readCommand(REG_CTRL);
                self.writeCommand(REG_CTRL, val|0x40);
                return true;           
        } 

        pub fn clearMulticast (&self) {
                for i in 0..128{
		        self.writeCommand(REG_MTA + (i * 4), 0);
                }
        }      

        // Initialize receive descriptors an buffers  ???
        pub fn rxinit(&mut self) {
                const no_bytes : usize = 16*(E1000_NUM_RX_DESC+1);
                /*let x: Box<[u8;no_bytes]> = Box::new([0;no_bytes]);
                let ptr = Box::into_raw(x);*/
                let ptr = allocate_dma(no_bytes);
                let ptr1 = ptr + (16-(ptr%16));
                debug!("pointers: {:x}, {:x}",ptr, ptr1);

                let raw_ptr = ptr1 as *mut e1000_rx_desc;
                debug!("size of e1000_rx_desc: {}, e1000_tx_desc: {}", 
                        ::core::mem::size_of::<e1000_rx_desc>(), ::core::mem::size_of::<e1000_tx_desc>());
                //self.rx_descs.from_raw_parts(ptr1,0,E1000_NUM_RX_DESC);
                unsafe{ self.rx_descs = Vec::from_raw_parts(raw_ptr, 0, E1000_NUM_RX_DESC);}
                //unsafe{debug!("Address of Rx desc: {:?}, value: {:?}",ptr, *pr1);}
                debug!("rx_descs: {:?}, capacity: {}", self.rx_descs, self.rx_descs.capacity());

                for i in 0..E1000_NUM_RX_DESC
                {
                        unsafe{
                        //rx_descs[i] = (struct e1000_rx_desc *)((uint8_t *)descs + i*16);
                        let mut var = e1000_rx_desc::default();
                                            
                        var.addr = translate_address(allocate_dma(E1000_SIZE_RX_DESC)) as u64;
                        debug!("packet buffer: {:x}",var.addr);

                        var.status = 0;
                        self.rx_descs.push(var);
                        }
                }
                
                
                let slc = self.rx_descs.as_slice(); 
                let slc_ptr = slc.as_ptr();
                let mut v_addr = slc_ptr as usize;
                debug!("v address of rx_desc: {:x}",v_addr);
                let ptr = translate_address(v_addr);
                debug!("p address of rx_desc: {:x}",ptr);
                let ptr1 = (ptr & 0xFFFF_FFFF) as u32;
                let ptr2 = (ptr>>32) as u32;

                
                self.writeCommand(REG_RXDESCLO, ptr1);//lowers bits of 64 bit descriptor base address, 16 byte aligned
                self.writeCommand(REG_RXDESCHI, ptr2);//upper 32 bits
                
                self.writeCommand(REG_RXDESCLEN, (E1000_NUM_RX_DESC as u32)* 16);//number of bytes allocated for descriptors, 128 byte aligned
                
                self.writeCommand(REG_RXDESCHEAD, 0);//head pointer for reeive descriptor buffer, points to 16B
                self.writeCommand(REG_RXDESCTAIL, E1000_NUM_RX_DESC as u32);//Tail pointer for receive descriptor buffer, point to 16B
                self.rx_cur = 0;
                self.writeCommand(REG_RCTRL, RCTL_EN| RCTL_SBP| RCTL_UPE | RCTL_MPE | RCTL_LBM_NONE | RTCL_RDMTS_HALF | RCTL_BAM | RCTL_SECRC  | RCTL_BSIZE_256);

        }               
        
        // Initialize transmit descriptors an buffers
        pub fn txinit(&mut self) {
                const no_bytes: usize = 16*(E1000_NUM_TX_DESC+1);
                /*let x: Box<[u8;no_bytes]> = Box::new([0;no_bytes]);
                let ptr = Box::into_raw(x);*/
                let ptr = allocate_dma(no_bytes);
                let ptr1 = ptr + (16-(ptr%16));
                debug!("tx pointers: {:x}, {:x}",ptr, ptr1);

                let raw_ptr = ptr1 as *mut e1000_tx_desc;
                //self.rx_descs.from_raw_parts(ptr1,0,E1000_NUM_RX_DESC);
                unsafe{ self.tx_descs = Vec::from_raw_parts(raw_ptr, 0, E1000_NUM_TX_DESC);}
                //unsafe{debug!("Address of Rx desc: {:?}, value: {:?}",ptr, *pr1);}
               
                for i in 0..E1000_NUM_TX_DESC
                {
                        //tx_descs[i] = (struct e1000_tx_desc *)((uint8_t*)descs + i*16);
                        let mut var = e1000_tx_desc::default();
                        var.addr = 0;//translate_address(allocate_dma(256)) as u64;
                        var.cmd = 0;
                        var.status = 0 as u8; //(0x1)
                        self.tx_descs.push(var);
                }

                let slc = self.tx_descs.as_slice(); 
                let slc_ptr = slc.as_ptr();
                let mut v_addr = slc_ptr as usize;
                debug!("v address of tx_desc: {:x}",v_addr);
                let ptr = translate_address(v_addr);
                debug!("p address of tx_desc: {:x}",ptr);

                let ptr1 = (ptr & 0xFFFF_FFFF) as u32;
                let ptr2 = (ptr>>32) as u32;
                
                self.writeCommand(REG_TXDESCHI, ptr2 );
                self.writeCommand(REG_TXDESCLO, ptr1);                
                
                //now setup total length of descriptors
                self.writeCommand(REG_TXDESCLEN, (E1000_NUM_TX_DESC as u32) * 16);                
                
                //setup numbers
                self.writeCommand( REG_TXDESCHEAD, 0);
                self. writeCommand( REG_TXDESCTAIL,0);
                self.tx_cur = 0;
                self.writeCommand(REG_TCTRL,  TCTL_EN | TCTL_PSP);
                 
        }  

        // Send a packet
        pub fn sendPacket(&mut self, p_data: usize, p_len: u16) -> i32 {
                
                //debug!("Value of tx descriptor address_translated: {:x}",ptr);
                let ptr = translate_address(p_data);
                //debug!("Value of tx descriptor address_translated: {:x}",ptr);
                self.tx_descs[self.tx_cur as usize].addr = ptr as u64;
                self.tx_descs[self.tx_cur as usize].length = p_len;
                self.tx_descs[self.tx_cur as usize].cmd = (CMD_EOP | CMD_IFCS | CMD_RPS | CMD_RS ) as u8; //(1<<0)|(1<<1)|(1<<3)
                self.tx_descs[self.tx_cur as usize].status = 0;

                let old_cur: u8 = self.tx_cur as u8;
                self.tx_cur = (self.tx_cur + 1) % (E1000_NUM_TX_DESC as u16);
                debug!("THD {}",self.readCommand(REG_TXDESCHEAD));
                debug!("TDT!{}",self.readCommand(REG_TXDESCTAIL));
                self. writeCommand(REG_TXDESCTAIL, self.tx_cur as u32);   
                debug!("THD {}",self.readCommand(REG_TXDESCHEAD));
                debug!("TDT!{}",self.readCommand(REG_TXDESCTAIL));
                debug!("post-write, tx_descs[{}] = {:?}", old_cur, self.tx_descs[old_cur as usize]);
                debug!("Value of tx descriptor address: {:x}",self.tx_descs[old_cur as usize].addr);
                debug!("Waiting for packet to send!");
                

                while((self.tx_descs[old_cur as usize].status & 0xF) == 0){
                        //debug!("THD {}",self.readCommand(REG_TXDESCHEAD));
                        //debug!("status register: {}",self.tx_descs[old_cur as usize].status);
                }  //bit 0 should be set when done
                debug!("Packet is sent!");  
                return 0;

        }        
        
        // Enable Interrupts 
        /*pub fn enableInterrupt(&self) {
                self.writeCommand(REG_IMASK ,0x1F6DC);
                self.writeCommand(REG_IMASK ,0xff & !4);
                self.readCommand(0xc0); //??? flex write to interrupt control pg.266
        }*/      

        pub fn checkState(&self){
                debug!("REG_CTRL {:x}",self.readCommand(REG_CTRL));
                debug!("REG_RCTRL {:x}",self.readCommand(REG_RCTRL));
                debug!("REG_TCTRL {:x}",self.readCommand(REG_TCTRL));

                debug!("addr {:x}",self.tx_descs[0].addr);// as *const u64);
                debug!("length {:?}",&self.tx_descs[0].length);// as *const u16);
                debug!("cso {:?}",&self.tx_descs[0].cso);// as *const u8);
                debug!("cmd {:?}",&self.tx_descs[0].cmd);// as *const u8);
                debug!("status {:?}",&self.tx_descs[0].status);// as *const u8);
                debug!("css {:?}",&self.tx_descs[0].css);// as *const u8);
                debug!("special {:?}",&self.tx_descs[0].special);// as *const u16);

        }
        
        /*// perform initialization tasks and starts the driver
        pub fn start () {
                detectEEProm ();
                if (! readMACAddress()) return false;
                //printMac();
                startLink();//?
                
                for i in 0..0x80
                        writeCommand(0x5200 + i*4, 0);
                if ( interruptManager->registerInterrupt(IRQ0+pciConfigHeader->getIntLine(),this))
                {
                        enableInterrupt();
                        rxinit();
                        txinit();        
                        video.putString("E1000 card started\n",COLOR_RED,COLOR_WHITE);
                        return true;
                }
                else return false;

        }*/                             
        
        // This method should be called by the interrupt handler
       /* pub fn fire (InterruptContext * p_interruptContext) {
                if ( p_interruptContext->getInteruptNumber() == pciConfigHeader->getIntLine()+IRQ0)
                {        
                        uint32_t status = readCommand(0xc0);
                        if(status & 0x04)
                        {
                                startLink();
                        }
                        else if(status & 0x10)
                        {
                                // good threshold
                        }
                        else if(status & 0x80)
                        {
                                handleReceive();
                        }
                }

        } 

        // Handle a packet reception.
        fn handleReceive() {
                uint16_t old_cur;
                bool got_packet = false;
                
                while((rx_descs[rx_cur]->status & 0x1))
                {
                        got_packet = true;
                        uint8_t *buf = (uint8_t *)rx_descs[rx_cur]->addr;
                        uint16_t len = rx_descs[rx_cur]->length;
                
                        // Here you should inject the received packet into your network stack
                
                
                        rx_descs[rx_cur]->status = 0;
                        old_cur = rx_cur;
                        rx_cur = (rx_cur + 1) % E1000_NUM_RX_DESC;
                        writeCommand(REG_RXDESCTAIL, old_cur );
                }

        }  */                              

}
//static mut i217_nc: e1000_nc;

/*pub fn init_nic () -> &'static e1000_nc{
        //create a NIC device and memory map it
        let pci_dev = get_pci_device_vd(INTEL_VEND,E1000_DEV);
        debug!("i217 Device found: {:?}", pci_dev);
        let i217_pci = pci_dev.unwrap();
        debug!("i217 Device unwrapped: {:?}", pci_dev);
        i217_nc = e1000_nc::new(i217_pci);
        debug!("i217_nc bar_type: {0}, mem_base: {1}, io_base: {2}", i217_nc.bar_type, i217_nc.mem_base, i217_nc.io_base);

        i217_nc.mem_map(i217_pci);

        i217_nc.mem_map_dma();

        i217_nc.detectEEProm();

        i217_nc.readMACAddress();

        i217_nc.startLink();

        i217_nc.clearMulticast();

        i217_nc.enableInterrupt();

        i217_nc.rxinit();
        i217_nc.txinit();
        return &i217_nc;
}*/