Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 09:10:15 2025
| Host         : evilbot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MUL_8_2_timing_summary_routed.rpt -pb MUL_8_2_timing_summary_routed.pb -rpx MUL_8_2_timing_summary_routed.rpx -warn_on_violation
| Design       : MUL_8_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.105ns  (logic 9.292ns (46.218%)  route 10.813ns (53.782%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  Y_IBUF[1]_inst/O
                         net (fo=25, routed)          4.781     6.278    Y_IBUF[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.402 r  Result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.667     7.070    Result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  Result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.194    Result_OBUF[4]_inst_i_8_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  Result_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.789 r  Result_OBUF[6]_inst_i_3/O[0]
                         net (fo=2, routed)           0.809     8.598    Result_OBUF[6]_inst_i_3_n_7
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.295     8.893 r  Result_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.893    Result_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.291 r  Result_OBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.291    Result_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  Result_OBUF[8]_inst_i_3/O[0]
                         net (fo=2, routed)           0.823    10.337    Result_OBUF[8]_inst_i_3_n_7
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.299    10.636 r  Result_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.636    Result_OBUF[8]_inst_i_6_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.034 r  Result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.034    Result_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.256 r  Result_OBUF[16]_inst_i_4/O[0]
                         net (fo=2, routed)           0.797    12.052    P_tmp[2]
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.299    12.351 r  Result_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.351    Result_OBUF[12]_inst_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.749 r  Result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.749    Result_OBUF[12]_inst_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.083 r  Result_OBUF[16]_inst_i_2/O[1]
                         net (fo=1, routed)           0.853    13.937    P_tmp1_out[5]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  Result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.081    16.349    Result_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.756    20.105 r  Result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.105    Result[14]
    V14                                                               r  Result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[2]
                            (input port)
  Destination:            Result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.836ns  (logic 9.188ns (46.320%)  route 10.648ns (53.680%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Y_IBUF[2]_inst/O
                         net (fo=24, routed)          4.909     6.391    Y_IBUF[2]
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.515 r  Result_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.796     7.312    Result_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  Result_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000     7.436    Result_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.969 r  Result_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    Result_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.292 r  Result_OBUF[8]_inst_i_9/O[1]
                         net (fo=2, routed)           0.649     8.941    Result_OBUF[8]_inst_i_9_n_6
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.306     9.247 r  Result_OBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.247    Result_OBUF[8]_inst_i_10_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  Result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.648    Result_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.870 r  Result_OBUF[16]_inst_i_12/O[0]
                         net (fo=2, routed)           0.823    10.693    Result_OBUF[16]_inst_i_12_n_7
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.299    10.992 r  Result_OBUF[16]_inst_i_14/O
                         net (fo=1, routed)           0.000    10.992    Result_OBUF[16]_inst_i_14_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.390 r  Result_OBUF[16]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.390    Result_OBUF[16]_inst_i_4_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.612 r  Result_OBUF[16]_inst_i_3/O[0]
                         net (fo=2, routed)           0.958    12.570    P_tmp[6]
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.299    12.869 r  Result_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.869    Result_OBUF[16]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.221 r  Result_OBUF[16]_inst_i_2/O[3]
                         net (fo=1, routed)           0.594    13.816    P_tmp1_out[7]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.332    14.148 r  Result_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.917    16.065    Result_OBUF[16]
    V11                  OBUF (Prop_obuf_I_O)         3.771    19.836 r  Result_OBUF[16]_inst/O
                         net (fo=0)                   0.000    19.836    Result[16]
    V11                                                               r  Result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[2]
                            (input port)
  Destination:            Result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.377ns  (logic 8.853ns (45.691%)  route 10.523ns (54.309%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Y_IBUF[2]_inst/O
                         net (fo=24, routed)          4.909     6.391    Y_IBUF[2]
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.124     6.515 r  Result_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.796     7.312    Result_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  Result_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000     7.436    Result_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.969 r  Result_OBUF[6]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    Result_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.292 r  Result_OBUF[8]_inst_i_9/O[1]
                         net (fo=2, routed)           0.649     8.941    Result_OBUF[8]_inst_i_9_n_6
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.306     9.247 r  Result_OBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.247    Result_OBUF[8]_inst_i_10_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  Result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.648    Result_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.870 r  Result_OBUF[16]_inst_i_12/O[0]
                         net (fo=2, routed)           0.823    10.693    Result_OBUF[16]_inst_i_12_n_7
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.299    10.992 r  Result_OBUF[16]_inst_i_14/O
                         net (fo=1, routed)           0.000    10.992    Result_OBUF[16]_inst_i_14_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.390 r  Result_OBUF[16]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.390    Result_OBUF[16]_inst_i_4_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.612 r  Result_OBUF[16]_inst_i_3/O[0]
                         net (fo=2, routed)           0.958    12.570    P_tmp[6]
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.299    12.869 r  Result_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.869    Result_OBUF[16]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.117 r  Result_OBUF[16]_inst_i_2/O[2]
                         net (fo=1, routed)           0.654    13.771    P_tmp1_out[6]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.302    14.073 r  Result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.733    15.806    Result_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         3.570    19.377 r  Result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    19.377    Result[15]
    V12                                                               r  Result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.347ns  (logic 8.944ns (46.228%)  route 10.403ns (53.772%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  Y_IBUF[1]_inst/O
                         net (fo=25, routed)          4.781     6.278    Y_IBUF[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.402 r  Result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.667     7.070    Result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  Result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.194    Result_OBUF[4]_inst_i_8_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  Result_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.789 r  Result_OBUF[6]_inst_i_3/O[0]
                         net (fo=2, routed)           0.809     8.598    Result_OBUF[6]_inst_i_3_n_7
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.295     8.893 r  Result_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.893    Result_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.291 r  Result_OBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.291    Result_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  Result_OBUF[8]_inst_i_3/O[0]
                         net (fo=2, routed)           0.823    10.337    Result_OBUF[8]_inst_i_3_n_7
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.299    10.636 r  Result_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.636    Result_OBUF[8]_inst_i_6_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.034 r  Result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.034    Result_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.256 r  Result_OBUF[16]_inst_i_4/O[0]
                         net (fo=2, routed)           0.797    12.052    P_tmp[2]
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.299    12.351 r  Result_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.351    Result_OBUF[12]_inst_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.749 r  Result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.749    Result_OBUF[12]_inst_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.971 r  Result_OBUF[16]_inst_i_2/O[0]
                         net (fo=1, routed)           0.858    13.829    P_tmp1_out[4]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.299    14.128 r  Result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.668    15.795    Result_OBUF[13]
    V15                  OBUF (Prop_obuf_I_O)         3.552    19.347 r  Result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    19.347    Result[13]
    V15                                                               r  Result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.158ns  (logic 8.892ns (46.415%)  route 10.266ns (53.585%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  Y_IBUF[1]_inst/O
                         net (fo=25, routed)          4.781     6.278    Y_IBUF[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.402 r  Result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.667     7.070    Result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  Result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.194    Result_OBUF[4]_inst_i_8_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  Result_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.789 r  Result_OBUF[6]_inst_i_3/O[0]
                         net (fo=2, routed)           0.809     8.598    Result_OBUF[6]_inst_i_3_n_7
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.295     8.893 r  Result_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.893    Result_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.291 r  Result_OBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.291    Result_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  Result_OBUF[8]_inst_i_3/O[0]
                         net (fo=2, routed)           0.823    10.337    Result_OBUF[8]_inst_i_3_n_7
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.299    10.636 r  Result_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.636    Result_OBUF[8]_inst_i_6_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.034 r  Result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.034    Result_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.256 r  Result_OBUF[16]_inst_i_4/O[0]
                         net (fo=2, routed)           0.797    12.052    P_tmp[2]
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.299    12.351 r  Result_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.351    Result_OBUF[12]_inst_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.703 r  Result_OBUF[12]_inst_i_2/O[3]
                         net (fo=1, routed)           0.662    13.365    P_tmp1_out[3]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.334    13.699 r  Result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.726    15.425    Result_OBUF[12]
    T16                  OBUF (Prop_obuf_I_O)         3.733    19.158 r  Result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    19.158    Result[12]
    T16                                                               r  Result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.020ns  (logic 8.575ns (45.086%)  route 10.445ns (54.914%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  Y_IBUF[1]_inst/O
                         net (fo=25, routed)          4.781     6.278    Y_IBUF[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.402 r  Result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.667     7.070    Result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  Result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.194    Result_OBUF[4]_inst_i_8_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  Result_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.789 r  Result_OBUF[6]_inst_i_3/O[0]
                         net (fo=2, routed)           0.809     8.598    Result_OBUF[6]_inst_i_3_n_7
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.295     8.893 r  Result_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.893    Result_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.291 r  Result_OBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.291    Result_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  Result_OBUF[8]_inst_i_3/O[0]
                         net (fo=2, routed)           0.823    10.337    Result_OBUF[8]_inst_i_3_n_7
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.299    10.636 r  Result_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.636    Result_OBUF[8]_inst_i_6_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.034 r  Result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.034    Result_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.256 r  Result_OBUF[16]_inst_i_4/O[0]
                         net (fo=2, routed)           0.797    12.052    P_tmp[2]
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.299    12.351 r  Result_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.000    12.351    Result_OBUF[12]_inst_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.599 r  Result_OBUF[12]_inst_i_2/O[2]
                         net (fo=1, routed)           0.496    13.096    P_tmp1_out[2]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.302    13.398 r  Result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.070    15.468    Result_OBUF[11]
    U14                  OBUF (Prop_obuf_I_O)         3.552    19.020 r  Result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.020    Result[11]
    U14                                                               r  Result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.954ns  (logic 8.619ns (45.476%)  route 10.334ns (54.524%))
  Logic Levels:           14  (CARRY4=6 IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  Y_IBUF[1]_inst/O
                         net (fo=25, routed)          4.781     6.278    Y_IBUF[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.402 r  Result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.667     7.070    Result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  Result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.194    Result_OBUF[4]_inst_i_8_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  Result_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.789 r  Result_OBUF[6]_inst_i_3/O[0]
                         net (fo=2, routed)           0.809     8.598    Result_OBUF[6]_inst_i_3_n_7
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.295     8.893 r  Result_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.893    Result_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.291 r  Result_OBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.291    Result_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  Result_OBUF[8]_inst_i_3/O[0]
                         net (fo=2, routed)           0.823    10.337    Result_OBUF[8]_inst_i_3_n_7
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.299    10.636 r  Result_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.636    Result_OBUF[8]_inst_i_6_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.884 r  Result_OBUF[8]_inst_i_2/O[2]
                         net (fo=2, routed)           0.813    11.696    P_tmp[0]
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.302    11.998 r  Result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.998    Result_OBUF[12]_inst_i_6_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.422 r  Result_OBUF[12]_inst_i_2/O[1]
                         net (fo=1, routed)           0.581    13.004    P_tmp1_out[1]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.329    13.333 r  Result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.859    15.191    Result_OBUF[10]
    T15                  OBUF (Prop_obuf_I_O)         3.762    18.954 r  Result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.954    Result[10]
    T15                                                               r  Result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.625ns  (logic 8.198ns (44.013%)  route 10.428ns (55.987%))
  Logic Levels:           14  (CARRY4=6 IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  Y_IBUF[1]_inst/O
                         net (fo=25, routed)          4.781     6.278    Y_IBUF[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     6.402 r  Result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.667     7.070    Result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  Result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.194    Result_OBUF[4]_inst_i_8_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  Result_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.789 r  Result_OBUF[6]_inst_i_3/O[0]
                         net (fo=2, routed)           0.809     8.598    Result_OBUF[6]_inst_i_3_n_7
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.295     8.893 r  Result_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.893    Result_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.291 r  Result_OBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.291    Result_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  Result_OBUF[8]_inst_i_3/O[0]
                         net (fo=2, routed)           0.823    10.337    Result_OBUF[8]_inst_i_3_n_7
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.299    10.636 r  Result_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.636    Result_OBUF[8]_inst_i_6_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.884 r  Result_OBUF[8]_inst_i_2/O[2]
                         net (fo=2, routed)           0.813    11.696    P_tmp[0]
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.302    11.998 r  Result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.998    Result_OBUF[12]_inst_i_6_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.245 r  Result_OBUF[12]_inst_i_2/O[0]
                         net (fo=1, routed)           0.860    13.105    P_tmp1_out[0]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.299    13.404 r  Result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.674    15.078    Result_OBUF[9]
    V16                  OBUF (Prop_obuf_I_O)         3.548    18.625 r  Result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.625    Result[9]
    V16                                                               r  Result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.124ns  (logic 8.145ns (47.568%)  route 8.978ns (52.432%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  Y_IBUF[1]_inst/O
                         net (fo=25, routed)          4.225     5.722    Y_IBUF[1]
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.846 r  Result_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           1.021     6.867    Result_OBUF[4]_inst_i_6_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     6.991 r  Result_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.991    Result_OBUF[4]_inst_i_10_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.634 r  Result_OBUF[4]_inst_i_2/O[3]
                         net (fo=2, routed)           0.673     8.306    Result_OBUF[4]_inst_i_2_n_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.307     8.613 r  Result_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.613    Result_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.193 r  Result_OBUF[6]_inst_i_2/O[2]
                         net (fo=1, routed)           0.333     9.526    Result_OBUF[6]_inst_i_2_n_5
    SLICE_X0Y68          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.776    10.302 r  Result_OBUF[8]_inst_i_2/O[1]
                         net (fo=1, routed)           0.816    11.119    Result_OBUF[8]_inst_i_2_n_6
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.331    11.450 r  Result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.910    13.360    Result_OBUF[8]
    U16                  OBUF (Prop_obuf_I_O)         3.763    17.124 r  Result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.124    Result[8]
    U16                                                               r  Result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.455ns  (logic 7.789ns (47.335%)  route 8.666ns (52.665%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  Y_IBUF[1]_inst/O
                         net (fo=25, routed)          4.225     5.722    Y_IBUF[1]
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.846 r  Result_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           1.021     6.867    Result_OBUF[4]_inst_i_6_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     6.991 r  Result_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.991    Result_OBUF[4]_inst_i_10_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.634 r  Result_OBUF[4]_inst_i_2/O[3]
                         net (fo=2, routed)           0.673     8.306    Result_OBUF[4]_inst_i_2_n_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.307     8.613 r  Result_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.613    Result_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.193 r  Result_OBUF[6]_inst_i_2/O[2]
                         net (fo=1, routed)           0.333     9.526    Result_OBUF[6]_inst_i_2_n_5
    SLICE_X0Y68          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.660    10.186 r  Result_OBUF[8]_inst_i_2/O[0]
                         net (fo=1, routed)           0.727    10.913    Result_OBUF[8]_inst_i_2_n_7
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.299    11.212 r  Result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.688    12.900    Result_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         3.555    16.455 r  Result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.455    Result[7]
    U17                                                               r  Result[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.615ns (63.705%)  route 0.920ns (36.295%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=16, routed)          0.507     0.761    reset_IBUF
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.048     0.809 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.222    Result_OBUF[4]
    N14                  OBUF (Prop_obuf_I_O)         1.313     2.535 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.535    Result[4]
    N14                                                               r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.551ns (56.467%)  route 1.196ns (43.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=16, routed)          0.877     1.131    reset_IBUF
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045     1.176 r  Result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.494    Result_OBUF[13]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.747 r  Result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.747    Result[13]
    V15                                                               r  Result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.552ns (55.950%)  route 1.222ns (44.050%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=16, routed)          0.507     0.761    reset_IBUF
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.045     0.806 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.715     1.520    Result_OBUF[3]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.774 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.774    Result[3]
    J13                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.554ns (56.019%)  route 1.220ns (43.981%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=16, routed)          0.878     1.132    reset_IBUF
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  Result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.519    Result_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.774 r  Result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.774    Result[7]
    U17                                                               r  Result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.616ns (56.843%)  route 1.227ns (43.157%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=16, routed)          0.805     1.059    reset_IBUF
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.048     1.107 r  Result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.529    Result_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.314     2.843 r  Result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.843    Result[6]
    V17                                                               r  Result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            Result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.752ns (61.120%)  route 1.114ns (38.880%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  X_IBUF[7]_inst/O
                         net (fo=12, routed)          0.514     0.776    X_IBUF[7]
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.045     0.821 r  Result_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.821    Result_OBUF[16]_inst_i_6_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.887 r  Result_OBUF[16]_inst_i_2/O[2]
                         net (fo=1, routed)           0.233     1.120    P_tmp1_out[6]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.108     1.228 r  Result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.595    Result_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.866 r  Result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.866    Result[15]
    V12                                                               r  Result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[7]
                            (input port)
  Destination:            Result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.919ns  (logic 1.748ns (59.881%)  route 1.171ns (40.119%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  Y[7] (IN)
                         net (fo=0)                   0.000     0.000    Y[7]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  Y_IBUF[7]_inst/O
                         net (fo=19, routed)          0.563     0.840    Y_IBUF[7]
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.045     0.885 r  Result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.885    Result_OBUF[12]_inst_i_6_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.955 r  Result_OBUF[12]_inst_i_2/O[0]
                         net (fo=1, routed)           0.284     1.239    P_tmp1_out[0]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.107     1.346 r  Result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.670    Result_OBUF[9]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.919 r  Result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.919    Result[9]
    V16                                                               r  Result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.625ns (55.534%)  route 1.302ns (44.466%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=16, routed)          0.878     1.132    reset_IBUF
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.049     1.181 r  Result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.604    Result_OBUF[8]
    U16                  OBUF (Prop_obuf_I_O)         1.323     2.927 r  Result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.927    Result[8]
    U16                                                               r  Result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[4]
                            (input port)
  Destination:            Result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.756ns (59.707%)  route 1.185ns (40.293%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  X[4] (IN)
                         net (fo=0)                   0.000     0.000    X[4]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  X_IBUF[4]_inst/O
                         net (fo=12, routed)          0.604     0.849    X_IBUF[4]
    SLICE_X0Y66          LUT5 (Prop_lut5_I1_O)        0.045     0.894 r  Result_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.894    Result_OBUF[12]_inst_i_3_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.957 r  Result_OBUF[12]_inst_i_2/O[3]
                         net (fo=1, routed)           0.225     1.181    P_tmp1_out[3]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.109     1.290 r  Result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.647    Result_OBUF[12]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.941 r  Result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.941    Result[12]
    T16                                                               r  Result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.962ns  (logic 1.551ns (52.360%)  route 1.411ns (47.640%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=16, routed)          0.805     1.059    reset_IBUF
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.045     1.104 r  Result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.606     1.710    Result_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.962 r  Result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.962    Result[5]
    R18                                                               r  Result[5] (OUT)
  -------------------------------------------------------------------    -------------------





