TRACE::2020-05-17.21:24:28::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:28::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:28::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:28::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:28::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:28::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-17.21:24:35::SCWPlatform::Opened new HwDB with name soc_wrapper_1
TRACE::2020-05-17.21:24:35::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-05-17.21:24:35::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test"
		}]
}
TRACE::2020-05-17.21:24:35::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-05-17.21:24:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.21:24:35::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.21:24:35::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.21:24:35::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.21:24:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:35::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:35::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:35::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-17.21:24:35::SCWPlatform::Generating the sources  .
TRACE::2020-05-17.21:24:35::SCWBDomain::Generating boot domain sources.
TRACE::2020-05-17.21:24:35::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2020-05-17.21:24:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:35::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-17.21:24:35::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:35::SCWMssOS::mss does not exists at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:35::SCWMssOS::Creating sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:35::SCWMssOS::Adding the swdes entry, created swdb /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:35::SCWMssOS::updating the scw layer changes to swdes at   /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:35::SCWMssOS::Writing mss at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:35::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-17.21:24:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-17.21:24:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-17.21:24:35::SCWBDomain::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-17.21:24:43::SCWPlatform::Generating sources Done.
TRACE::2020-05-17.21:24:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.21:24:43::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.21:24:43::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.21:24:43::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.21:24:43::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-17.21:24:43::SCWPlatform::Generating the sources  .
TRACE::2020-05-17.21:24:43::SCWBDomain::Generating boot domain sources.
TRACE::2020-05-17.21:24:43::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2020-05-17.21:24:43::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:43::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:43::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:43::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:43::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:43::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:43::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:43::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:43::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:43::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2020-05-17.21:24:43::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:43::SCWMssOS::mss does not exists at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:43::SCWMssOS::Creating sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:43::SCWMssOS::Adding the swdes entry, created swdb /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:43::SCWMssOS::updating the scw layer changes to swdes at   /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:43::SCWMssOS::Writing mss at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:43::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-17.21:24:43::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-17.21:24:43::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-17.21:24:43::SCWBDomain::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-17.21:24:45::SCWPlatform::Generating sources Done.
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2020-05-17.21:24:45::SCWMssOS::Could not open the swdb for /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2020-05-17.21:24:45::SCWMssOS::Could not open the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2020-05-17.21:24:45::SCWMssOS::Cleared the swdb table entry
KEYINFO::2020-05-17.21:24:45::SCWMssOS::Could not open the swdb for /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2020-05-17.21:24:45::SCWMssOS::Could not open the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2020-05-17.21:24:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-17.21:24:45::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-17.21:24:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:45::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:45::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-17.21:24:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:45::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1618d9c00446f298cef7c1cb74f9dbe2",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-17.21:24:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.21:24:45::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.21:24:45::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.21:24:45::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::mss does not exists at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Creating sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Adding the swdes entry, created swdb /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::updating the scw layer changes to swdes at   /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Writing mss at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-17.21:24:45::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-17.21:24:45::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1618d9c00446f298cef7c1cb74f9dbe2",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:45::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:45::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:45::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:45::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:45::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:45::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-17.21:24:45::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-17.21:24:46::SCWPlatform::Started generating the artifacts platform mipi_csi_tx_test
TRACE::2020-05-17.21:24:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-17.21:24:46::SCWPlatform::Started generating the artifacts for system configuration mipi_csi_tx_test
LOG::2020-05-17.21:24:46::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-17.21:24:46::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-17.21:24:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-17.21:24:46::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-17.21:24:46::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-17.21:24:46::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-17.21:24:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-17.21:24:46::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-17.21:24:46::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-17.21:24:46::SCWSystem::Not a boot domain 
LOG::2020-05-17.21:24:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-17.21:24:46::SCWDomain::Generating domain artifcats
TRACE::2020-05-17.21:24:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-17.21:24:46::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-17.21:24:46::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-17.21:24:46::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-17.21:24:46::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-17.21:24:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-17.21:24:46::SCWMssOS::Could not open the swdb for /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2020-05-17.21:24:46::SCWMssOS::Could not open the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-05-17.21:24:46::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-17.21:24:46::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:24:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:46::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-17.21:24:46::SCWMssOS::Mss edits present, copying mssfile into export location /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-17.21:24:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-17.21:24:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-17.21:24:46::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-17.21:24:46::SCWMssOS::Copying to export directory.
TRACE::2020-05-17.21:24:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-17.21:24:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-17.21:24:46::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-17.21:24:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-17.21:24:46::SCWSystem::Completed Processing the sysconfig mipi_csi_tx_test
LOG::2020-05-17.21:24:46::SCWPlatform::Completed generating the artifacts for system configuration mipi_csi_tx_test
TRACE::2020-05-17.21:24:46::SCWPlatform::Started preparing the platform 
TRACE::2020-05-17.21:24:46::SCWSystem::Writing the bif file for system config mipi_csi_tx_test
TRACE::2020-05-17.21:24:46::SCWSystem::dir created 
TRACE::2020-05-17.21:24:46::SCWSystem::Writing the bif 
TRACE::2020-05-17.21:24:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-17.21:24:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-17.21:24:46::SCWPlatform::Completed generating the platform
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1618d9c00446f298cef7c1cb74f9dbe2",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8a9e814203dac16d0253f7a99b39640d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-17.21:24:46::SCWPlatform::updated the xpfm file.
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1618d9c00446f298cef7c1cb74f9dbe2",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8a9e814203dac16d0253f7a99b39640d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1618d9c00446f298cef7c1cb74f9dbe2",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8a9e814203dac16d0253f7a99b39640d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-17.21:24:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:46::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1618d9c00446f298cef7c1cb74f9dbe2",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8a9e814203dac16d0253f7a99b39640d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-17.21:24:47::SCWPlatform::Clearing the existing platform
TRACE::2020-05-17.21:24:47::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-17.21:24:47::SCWBDomain::clearing the fsbl build
TRACE::2020-05-17.21:24:47::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:47::SCWBDomain::clearing the pmufw build
TRACE::2020-05-17.21:24:47::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:47::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:47::SCWSystem::Clearing the domains completed.
TRACE::2020-05-17.21:24:47::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-17.21:24:47::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:47::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:47::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:47::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:47::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:47::SCWPlatform::Removing the HwDB with name /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:47::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:47::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:47::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:47::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:47::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:47::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened new HwDB with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWReader::Active system found as  mipi_csi_tx_test
TRACE::2020-05-17.21:24:57::SCWReader::Handling sysconfig mipi_csi_tx_test
TRACE::2020-05-17.21:24:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-17.21:24:57::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-17.21:24:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:57::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-17.21:24:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWReader::No isolation master present  
TRACE::2020-05-17.21:24:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.21:24:57::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:24:57::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-17.21:24:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:57::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-17.21:24:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-17.21:24:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWReader::No isolation master present  
TRACE::2020-05-17.21:24:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.21:24:57::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:24:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:57::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-17.21:24:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWReader::No isolation master present  
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:58::SCWMssOS::In reload Mss file.
TRACE::2020-05-17.21:24:58::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:58::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:58::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:58::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:58::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:58::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:58::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:58::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:58::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:58::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-17.21:24:58::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-17.21:24:58::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-17.21:24:58::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-17.21:24:58::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:58::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:58::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:58::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:24:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:58::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:58::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:58::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:58::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:58::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:58::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:58::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:58::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:58::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:58::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:58::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:58::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:58::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::In reload Mss file.
TRACE::2020-05-17.21:24:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:59::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:59::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:24:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:59::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:59::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::In reload Mss file.
TRACE::2020-05-17.21:24:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:59::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:59::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:24:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:24:59::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:24:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:24:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:24:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:24:59::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:24:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:24:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:24:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:24:59::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:42::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:42::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:42::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:42::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:42::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:42::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:42::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:42::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:42::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:42::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:42::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:42::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:42::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:42::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:32:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:32:42::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:53::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:53::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:53::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:53::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:53::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:53::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:53::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:53::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:53::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:53::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:53::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:53::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:53::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:53::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:53::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:53::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:53::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:53::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:53::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:53::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:53::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:53::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:57::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:57::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:57::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:57::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:57::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:57::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:57::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:57::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:57::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:57::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:59::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:59::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:59::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1618d9c00446f298cef7c1cb74f9dbe2",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8a9e814203dac16d0253f7a99b39640d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-17.21:32:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:32:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:32:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:32:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:32:59::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:32:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:32:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:32:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:32:59::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::In reload Mss file.
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:00::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:00::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:00::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:33:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:33:00::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:00::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:00::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:00::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:00::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:00::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:00::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:00::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:00::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:00::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:00::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:00::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:00::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:00::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:00::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:00::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:00::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:00::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:00::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:00::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:33:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:33:00::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:00::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-17.21:33:00::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-05-17.21:33:01::SCWMssOS::Removing file /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system_1.mss
TRACE::2020-05-17.21:33:09::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:09::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:09::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:09::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:09::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:09::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:09::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:09::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:09::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:09::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:09::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:20::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:20::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:20::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:20::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:20::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:20::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:20::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:20::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:20::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:20::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:20::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:20::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:20::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:20::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:20::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:20::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:20::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:20::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:20::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:20::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:20::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:20::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:24::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:24::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:24::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:24::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:24::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:24::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:24::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:24::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:24::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:24::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:24::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:24::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:24::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:24::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:24::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:24::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:24::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:24::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:24::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:24::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2020-05-17.21:33:26::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-17.21:33:26::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-17.21:33:26::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-17.21:33:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.21:33:26::SCWMssOS::Writing the mss file completed /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:26::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:26::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:26::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1618d9c00446f298cef7c1cb74f9dbe2",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-17.21:33:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:26::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:26::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::In reload Mss file.
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-17.21:33:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:33:27::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:27::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:27::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:27::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:27::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-17.21:33:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:33:27::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:27::SCWBDomain::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-17.21:33:27::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2020-05-17.21:33:28::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2020-05-17.21:33:28::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:28::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:28::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:28::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:28::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:28::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:28::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:28::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:28::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:28::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-17.21:33:28::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-17.21:33:28::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-17.21:33:28::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-17.21:33:28::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:28::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:28::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:28::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-17.21:33:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:33:28::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:30::SCWBDomain::removing the temporary location in _platform.
TRACE::2020-05-17.21:33:30::SCWBDomain::Makefile is Updated.
TRACE::2020-05-17.21:33:30::SCWBDomain::doing clean.
TRACE::2020-05-17.21:33:30::SCWBDomain::System Command Ran  cd  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2020-05-17.21:33:30::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartition_valid.
TRACE::2020-05-17.21:33:30::SCWBDomain::o  xfsbl_bs.o  xfsbl_misc_drivers.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partition_load.o
TRACE::2020-05-17.21:33:30::SCWBDomain::  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  xfsbl_ex
TRACE::2020-05-17.21:33:30::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-17.21:33:36::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:36::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:36::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:36::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:36::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:36::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:36::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:36::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:36::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:36::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:36::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:46::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:46::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:46::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:46::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:46::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:46::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:46::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:46::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:52::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:52::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:52::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:52::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:52::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:52::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:52::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:52::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:52::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:52::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4e99c0200cecb56bb70f61cb15afe97c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::In reload Mss file.
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:33:55::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-17.21:33:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:33:55::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:33:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:55::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:56::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.21:33:56::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:56::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:56::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:56::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-17.21:33:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:33:56::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:56::SCWBDomain::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-17.21:33:56::SCWBDomain::Forcing BSP Sources regeneration.
KEYINFO::2020-05-17.21:33:56::SCWMssOS::Removing file /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system_0.mss
TRACE::2020-05-17.21:33:56::SCWBDomain::Updating the makefile used for building the Application zynqmp_pmufw
TRACE::2020-05-17.21:33:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:33:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:33:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:33:56::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:33:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-17.21:33:56::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-17.21:33:56::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-17.21:33:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-17.21:33:56::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:56::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:57::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:57::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-17.21:33:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.21:33:57::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:33:57::SCWBDomain::removing the temporary location in _platform.
TRACE::2020-05-17.21:33:57::SCWBDomain::Makefile is Updated.
TRACE::2020-05-17.21:33:57::SCWBDomain::doing clean.
TRACE::2020-05-17.21:33:57::SCWBDomain::System Command Ran  cd  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2020-05-17.21:33:57::SCWBDomain::rm -rf  xpfw_crc.o  pm_master.o  pm_hooks.o  xpfw_error_manager.o  xpfw_restart.o  xpfw_module.o  xpfw_mod_legacy.o  pm_require
TRACE::2020-05-17.21:33:57::SCWBDomain::ment.o  pm_node_reset.o  pm_mmio_access.o  xpfw_mod_ultra96.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  pm_gic_proxy.o 
TRACE::2020-05-17.21:33:57::SCWBDomain:: pm_notifier.o  xpfw_aib.o  xpfw_events.o  pm_pll.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  pm_qspi.o  xpfw_mod_dap
TRACE::2020-05-17.21:33:57::SCWBDomain::.o  xpfw_mod_em.o  xpfw_resets.o  pm_sram.o  xpfw_mod_rtc.o  pm_usb.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_pr
TRACE::2020-05-17.21:33:57::SCWBDomain::oc.o  pm_reset.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_user_startup.o  xpfw_ipi_manager.o  xpfw_interrupts.o  xpfw_platform.o  
TRACE::2020-05-17.21:33:57::SCWBDomain::pm_extern.o  pm_node.o  xpfw_core.o  idle_hooks.o  pm_periph.o  xpfw_mod_common.o  xpfw_scheduler.o  pm_binding.o  xpfw_util.o 
TRACE::2020-05-17.21:33:57::SCWBDomain:: pm_gpp.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  pm_clock.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/libxil.a executa
TRACE::2020-05-17.21:33:57::SCWBDomain::ble.elf *.o

LOG::2020-05-17.21:36:24::SCWPlatform::Started generating the artifacts platform mipi_csi_tx_test
TRACE::2020-05-17.21:36:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-17.21:36:24::SCWPlatform::Started generating the artifacts for system configuration mipi_csi_tx_test
LOG::2020-05-17.21:36:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-17.21:36:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-17.21:36:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-17.21:36:24::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-05-17.21:36:24::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:36:24::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:36:24::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:36:24::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:36:24::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:36:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:36:24::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:36:24::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:36:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:36:24::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:36:24::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:36:24::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:36:24::SCWBDomain::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-17.21:36:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-17.21:36:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-17.21:36:24::SCWBDomain::System Command Ran  cd  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl ; bash -c "make  " 
TRACE::2020-05-17.21:36:24::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-05-17.21:36:24::SCWBDomain::make[1]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:36:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-17.21:36:24::SCWBDomain::o-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csi2tx_v1_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi2tx_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-17.21:36:24::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-17.21:36:24::SCWBDomain::lto-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:36:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-17.21:36:24::SCWBDomain::o-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-17.21:36:24::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2020-05-17.21:36:24::SCWBDomain::-ffat-lto-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:36:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-17.21:36:24::SCWBDomain::o-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:36:24::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-17.21:36:24::SCWBDomain::bjects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:36:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-17.21:36:24::SCWBDomain::objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:36:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-17.21:36:24::SCWBDomain::objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Include files for this library have already been copied.

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:36:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-17.21:36:24::SCWBDomain::objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-17.21:36:24::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-17.21:36:24::SCWBDomain::at-lto-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-17.21:36:24::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-17.21:36:24::SCWBDomain::lto-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:36:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-17.21:36:24::SCWBDomain::objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:36:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-17.21:36:24::SCWBDomain::o-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:36:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-17.21:36:24::SCWBDomain::objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:36:24::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-17.21:36:24::SCWBDomain::bjects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dphy_v1_3/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/dphy_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:36:24::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-17.21:36:24::SCWBDomain::bjects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-17.21:36:24::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-17.21:36:24::SCWBDomain::-lto-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:24::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:36:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-17.21:36:24::SCWBDomain::objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-17.21:36:24::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2020-05-17.21:36:24::SCWBDomain::fat-lto-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/intc_v3_10/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:36:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-17.21:36:24::SCWBDomain::objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csi2txss_v1_2/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi2txss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-17.21:36:24::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2020-05-17.21:36:24::SCWBDomain::to-objects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:24::SCWBDomain::_cortexa53_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-17.21:36:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:36:24::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-17.21:36:24::SCWBDomain::bjects"

TRACE::2020-05-17.21:36:24::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:24::SCWBDomain::u_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-17.21:36:24::SCWBDomain::Compiling clockps

TRACE::2020-05-17.21:36:26::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:26::SCWBDomain::_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-17.21:36:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-17.21:36:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:26::SCWBDomain::jects"

TRACE::2020-05-17.21:36:26::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:26::SCWBDomain::u_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-17.21:36:26::SCWBDomain::Compiling XilFFs Library

TRACE::2020-05-17.21:36:27::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:27::SCWBDomain::_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-17.21:36:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csi2tx_v1_1/src

TRACE::2020-05-17.21:36:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi2tx_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:27::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:27::SCWBDomain::jects"

TRACE::2020-05-17.21:36:27::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:27::SCWBDomain::u_cortexa53_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:27::SCWBDomain::Compiling CSI2 TX

TRACE::2020-05-17.21:36:27::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:27::SCWBDomain::u_cortexa53_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:27::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:27::SCWBDomain::_cortexa53_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:27::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:27::SCWBDomain::_cortexa53_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-17.21:36:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:27::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:27::SCWBDomain::jects"

TRACE::2020-05-17.21:36:27::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:27::SCWBDomain::u_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-17.21:36:27::SCWBDomain::Compiling gpiops

TRACE::2020-05-17.21:36:28::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:28::SCWBDomain::_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-17.21:36:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-17.21:36:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:28::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:28::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:28::SCWBDomain::u_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-17.21:36:28::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-17.21:36:29::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:29::SCWBDomain::_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-17.21:36:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-17.21:36:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:29::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:29::SCWBDomain::jects"

TRACE::2020-05-17.21:36:29::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:29::SCWBDomain::u_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-17.21:36:29::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-17.21:36:29::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:29::SCWBDomain::_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-17.21:36:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-17.21:36:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:36:29::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-17.21:36:29::SCWBDomain::bjects"

TRACE::2020-05-17.21:36:29::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:29::SCWBDomain::u_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-17.21:36:29::SCWBDomain::Compiling resetps

TRACE::2020-05-17.21:36:30::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:30::SCWBDomain::_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-17.21:36:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-17.21:36:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:30::SCWBDomain::jects"

TRACE::2020-05-17.21:36:30::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:30::SCWBDomain::u_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-17.21:36:30::SCWBDomain::Compiling csudma

TRACE::2020-05-17.21:36:30::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:30::SCWBDomain::_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-17.21:36:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-17.21:36:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-17.21:36:30::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-17.21:36:30::SCWBDomain::at-lto-objects"

TRACE::2020-05-17.21:36:30::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:30::SCWBDomain::u_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-17.21:36:30::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-05-17.21:36:30::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:30::SCWBDomain::_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-17.21:36:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-17.21:36:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:36:30::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-17.21:36:30::SCWBDomain::bjects"

TRACE::2020-05-17.21:36:30::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:30::SCWBDomain::u_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-17.21:36:30::SCWBDomain::Compiling axipmon

TRACE::2020-05-17.21:36:31::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:31::SCWBDomain::_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-17.21:36:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-17.21:36:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:31::SCWBDomain::jects"

TRACE::2020-05-17.21:36:31::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:31::SCWBDomain::u_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-17.21:36:31::SCWBDomain::Compiling ipipsu

TRACE::2020-05-17.21:36:31::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:31::SCWBDomain::_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-17.21:36:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-17.21:36:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-17.21:36:31::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-17.21:36:31::SCWBDomain::cts"

TRACE::2020-05-17.21:36:31::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:31::SCWBDomain::u_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-17.21:36:31::SCWBDomain::Compiling zdma

TRACE::2020-05-17.21:36:32::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:32::SCWBDomain::_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-17.21:36:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-17.21:36:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:36:32::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-17.21:36:32::SCWBDomain::ects"

TRACE::2020-05-17.21:36:32::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:32::SCWBDomain::u_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-17.21:36:32::SCWBDomain::Compiling dpdma

TRACE::2020-05-17.21:36:32::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:32::SCWBDomain::_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-17.21:36:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-17.21:36:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:32::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:32::SCWBDomain::jects"

TRACE::2020-05-17.21:36:32::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:32::SCWBDomain::u_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-17.21:36:32::SCWBDomain::Compiling usbpsu

TRACE::2020-05-17.21:36:33::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:33::SCWBDomain::_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-17.21:36:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-17.21:36:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:36:33::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-17.21:36:33::SCWBDomain::ects"

TRACE::2020-05-17.21:36:33::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:33::SCWBDomain::u_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-17.21:36:33::SCWBDomain::Compiling xilpm library

TRACE::2020-05-17.21:36:35::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:35::SCWBDomain::_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-17.21:36:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-17.21:36:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:35::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:35::SCWBDomain::jects"

TRACE::2020-05-17.21:36:35::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:35::SCWBDomain::u_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-17.21:36:35::SCWBDomain::Compiling ttcps

TRACE::2020-05-17.21:36:35::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:35::SCWBDomain::_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-17.21:36:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-17.21:36:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:35::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:35::SCWBDomain::jects"

TRACE::2020-05-17.21:36:35::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:35::SCWBDomain::u_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-17.21:36:35::SCWBDomain::Compiling scugic

TRACE::2020-05-17.21:36:35::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:35::SCWBDomain::_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-17.21:36:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-17.21:36:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:36:35::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-17.21:36:35::SCWBDomain::ects"

TRACE::2020-05-17.21:36:35::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:35::SCWBDomain::u_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-17.21:36:35::SCWBDomain::Compiling spips

TRACE::2020-05-17.21:36:36::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:36::SCWBDomain::_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-17.21:36:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-17.21:36:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-17.21:36:36::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-17.21:36:36::SCWBDomain::lto-objects"

TRACE::2020-05-17.21:36:36::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:36::SCWBDomain::u_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-17.21:36:36::SCWBDomain::Compiling video_common

TRACE::2020-05-17.21:36:37::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:37::SCWBDomain::_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-17.21:36:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-17.21:36:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:36:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-17.21:36:37::SCWBDomain::-objects"

TRACE::2020-05-17.21:36:37::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:37::SCWBDomain::u_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-17.21:36:37::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-17.21:36:38::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:38::SCWBDomain::_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-17.21:36:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-17.21:36:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:36:38::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-17.21:36:38::SCWBDomain::ects"

TRACE::2020-05-17.21:36:38::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:38::SCWBDomain::u_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-17.21:36:38::SCWBDomain::Compiling wdtps

TRACE::2020-05-17.21:36:38::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:38::SCWBDomain::_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-17.21:36:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-17.21:36:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:36:38::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-17.21:36:38::SCWBDomain::bjects"

TRACE::2020-05-17.21:36:38::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:38::SCWBDomain::u_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-17.21:36:38::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-17.21:36:38::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:38::SCWBDomain::_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-17.21:36:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-17.21:36:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:36:38::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-17.21:36:38::SCWBDomain::ects"

TRACE::2020-05-17.21:36:38::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:38::SCWBDomain::u_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-17.21:36:38::SCWBDomain::Compiling avbuf

TRACE::2020-05-17.21:36:38::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:38::SCWBDomain::_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-17.21:36:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-17.21:36:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-17.21:36:38::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-17.21:36:38::SCWBDomain::cts"

TRACE::2020-05-17.21:36:38::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:38::SCWBDomain::u_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-17.21:36:38::SCWBDomain::Compiling sdps

TRACE::2020-05-17.21:36:40::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:40::SCWBDomain::_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-17.21:36:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dphy_v1_3/src

TRACE::2020-05-17.21:36:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/dphy_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-17.21:36:40::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-17.21:36:40::SCWBDomain::cts"

TRACE::2020-05-17.21:36:40::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:40::SCWBDomain::u_cortexa53_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:36:40::SCWBDomain::Compiling dphy

TRACE::2020-05-17.21:36:40::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:40::SCWBDomain::u_cortexa53_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:36:40::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:40::SCWBDomain::_cortexa53_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:36:40::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:40::SCWBDomain::_cortexa53_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:36:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-17.21:36:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:40::SCWBDomain::jects"

TRACE::2020-05-17.21:36:40::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:40::SCWBDomain::u_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-17.21:36:40::SCWBDomain::Compiling iicps

TRACE::2020-05-17.21:36:41::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:41::SCWBDomain::_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-17.21:36:41::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-17.21:36:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:36:41::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-17.21:36:41::SCWBDomain::o-objects"

TRACE::2020-05-17.21:36:41::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:41::SCWBDomain::u_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-17.21:36:41::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2020-05-17.21:36:44::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:44::SCWBDomain::_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-17.21:36:44::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-17.21:36:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:36:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-17.21:36:44::SCWBDomain::jects"

TRACE::2020-05-17.21:36:44::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:44::SCWBDomain::u_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-17.21:36:44::SCWBDomain::Compiling uartps

TRACE::2020-05-17.21:36:45::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:45::SCWBDomain::_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-17.21:36:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2020-05-17.21:36:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:36:45::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-17.21:36:45::SCWBDomain::ects"

TRACE::2020-05-17.21:36:45::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:45::SCWBDomain::u_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:36:45::SCWBDomain::Compiling v_tpg

TRACE::2020-05-17.21:36:45::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:45::SCWBDomain::u_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:36:45::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:45::SCWBDomain::_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:36:45::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:45::SCWBDomain::_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:36:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-17.21:36:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-17.21:36:45::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-17.21:36:45::SCWBDomain::-lto-objects"

TRACE::2020-05-17.21:36:45::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:45::SCWBDomain::u_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-17.21:36:45::SCWBDomain::Compiling cpu_cortexa53

TRACE::2020-05-17.21:36:45::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:45::SCWBDomain::_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-17.21:36:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/intc_v3_10/src

TRACE::2020-05-17.21:36:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:36:45::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-17.21:36:45::SCWBDomain::ects"

TRACE::2020-05-17.21:36:45::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:45::SCWBDomain::u_cortexa53_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:36:45::SCWBDomain::Compiling intc

TRACE::2020-05-17.21:36:46::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:46::SCWBDomain::u_cortexa53_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:36:46::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:46::SCWBDomain::_cortexa53_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:36:46::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:46::SCWBDomain::_cortexa53_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:36:46::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csi2txss_v1_2/src

TRACE::2020-05-17.21:36:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi2txss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:36:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-17.21:36:46::SCWBDomain::objects"

TRACE::2020-05-17.21:36:46::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:46::SCWBDomain::u_cortexa53_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:36:46::SCWBDomain::Compiling MIPI CSI2 TX Subsystem

TRACE::2020-05-17.21:36:47::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/ps
TRACE::2020-05-17.21:36:47::SCWBDomain::u_cortexa53_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:36:47::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:47::SCWBDomain::_cortexa53_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:36:47::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:47::SCWBDomain::_cortexa53_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:36:47::SCWBDomain::Finished building libraries

TRACE::2020-05-17.21:36:47::SCWBDomain::make[1]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2020-05-17.21:36:47::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2020-05-17.21:36:47::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2020-05-17.21:36:47::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2020-05-17.21:36:47::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2020-05-17.21:36:47::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2020-05-17.21:36:47::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2020-05-17.21:36:47::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2020-05-17.21:36:47::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2020-05-17.21:36:47::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2020-05-17.21:36:47::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2020-05-17.21:36:48::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2020-05-17.21:36:48::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2020-05-17.21:36:48::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2020-05-17.21:36:48::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2020-05-17.21:36:48::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2020-05-17.21:36:48::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2020-05-17.21:36:48::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2020-05-17.21:36:48::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2020-05-17.21:36:49::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2020-05-17.21:36:49::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2020-05-17.21:36:49::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2020-05-17.21:36:49::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2020-05-17.21:36:49::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-17.21:36:49::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_csu
TRACE::2020-05-17.21:36:49::SCWBDomain::_dma.o  xfsbl_plpartition_valid.o  xfsbl_bs.o  xfsbl_misc_drivers.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_initiali
TRACE::2020-05-17.21:36:49::SCWBDomain::zation.o  xfsbl_partition_load.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_r
TRACE::2020-05-17.21:36:49::SCWBDomain::sa_sha.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2020-05-17.21:36:49::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2020-05-17.21:36:49::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2020-05-17.21:36:49::SCWBDomain::                                                                                    -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu
TRACE::2020-05-17.21:36:49::SCWBDomain::_cortexa53_0/lib -Tlscript.ld

LOG::2020-05-17.21:36:53::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-17.21:36:53::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-17.21:36:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-17.21:36:53::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-05-17.21:36:53::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:36:53::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:36:53::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:36:53::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:36:53::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:36:53::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:36:53::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:36:53::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:36:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:36:53::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:36:53::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:36:53::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:36:53::SCWBDomain::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-17.21:36:53::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-17.21:36:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-17.21:36:53::SCWBDomain::System Command Ran  cd  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw ; bash -c "make  " 
TRACE::2020-05-17.21:36:53::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-05-17.21:36:53::SCWBDomain::make[1]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp'
TRACE::2020-05-17.21:36:53::SCWBDomain::

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-17.21:36:53::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-17.21:36:53::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csi2tx_v1_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/csi2tx_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-17.21:36:53::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-17.21:36:53::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-17.21:36:53::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-17.21:36:53::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-17.21:36:53::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-17.21:36:53::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:36:53::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:36:53::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-17.21:36:53::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-17.21:36:53::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-17.21:36:53::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-17.21:36:53::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2020-05-17.21:36:53::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2020-05-17.21:36:53::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-17.21:36:53::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-17.21:36:53::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-17.21:36:53::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-17.21:36:53::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-17.21:36:53::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-17.21:36:53::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-17.21:36:53::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-17.21:36:53::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:36:53::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:36:53::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dphy_v1_3/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/dphy_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:36:53::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:36:53::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-17.21:36:53::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-17.21:36:53::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-05-17.21:36:53::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2020-05-17.21:36:53::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:53::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:53::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-17.21:36:53::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-17.21:36:53::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:36:53::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:36:53::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_tpg_v8_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-17.21:36:53::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-17.21:36:53::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/intc_v3_10/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/intc_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-17.21:36:53::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-17.21:36:53::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csi2txss_v1_2/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/csi2txss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-05-17.21:36:53::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2020-05-17.21:36:53::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:53::SCWBDomain::su_pmu_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-05-17.21:36:53::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:36:53::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:36:53::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:53::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:53::SCWBDomain::psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-17.21:36:53::SCWBDomain::Compiling clockps

TRACE::2020-05-17.21:36:55::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:55::SCWBDomain::su_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-17.21:36:55::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csi2tx_v1_1/src

TRACE::2020-05-17.21:36:55::SCWBDomain::make -C psu_pmu_0/libsrc/csi2tx_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:36:55::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:36:55::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:55::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:55::SCWBDomain::psu_pmu_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:55::SCWBDomain::Compiling CSI2 TX

TRACE::2020-05-17.21:36:56::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:56::SCWBDomain::psu_pmu_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:56::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:56::SCWBDomain::su_pmu_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:56::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:56::SCWBDomain::su_pmu_0/libsrc/csi2tx_v1_1/src'

TRACE::2020-05-17.21:36:56::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-17.21:36:56::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:36:56::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:36:56::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:56::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:56::SCWBDomain::psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-17.21:36:56::SCWBDomain::Compiling gpiops

TRACE::2020-05-17.21:36:56::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:56::SCWBDomain::su_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-17.21:36:56::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-17.21:36:56::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:36:56::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:36:56::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:56::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:56::SCWBDomain::psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-17.21:36:56::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:57::SCWBDomain::su_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-17.21:36:57::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:36:57::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:36:57::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:57::SCWBDomain::psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:57::SCWBDomain::su_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-05-17.21:36:57::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:36:57::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:36:57::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:57::SCWBDomain::psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Compiling resetps

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:57::SCWBDomain::su_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-05-17.21:36:57::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:36:57::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:36:57::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:57::SCWBDomain::psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Compiling csudma

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:57::SCWBDomain::su_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-17.21:36:57::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:36:57::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:36:57::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:57::SCWBDomain::psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Compiling axipmon

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:57::SCWBDomain::su_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-17.21:36:57::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:36:57::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:36:57::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:57::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:57::SCWBDomain::psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-17.21:36:57::SCWBDomain::Compiling ipipsu

TRACE::2020-05-17.21:36:58::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:58::SCWBDomain::su_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-17.21:36:58::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-05-17.21:36:58::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-17.21:36:58::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-17.21:36:58::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:58::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:58::SCWBDomain::psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-17.21:36:58::SCWBDomain::Compiling zdma

TRACE::2020-05-17.21:36:58::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:58::SCWBDomain::su_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-17.21:36:58::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-17.21:36:58::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-17.21:36:58::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-17.21:36:58::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:58::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:58::SCWBDomain::psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-17.21:36:58::SCWBDomain::Compiling dpdma

TRACE::2020-05-17.21:36:58::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:58::SCWBDomain::su_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-17.21:36:58::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-17.21:36:58::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:36:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:36:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:58::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:58::SCWBDomain::psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-17.21:36:58::SCWBDomain::Compiling usbpsu

TRACE::2020-05-17.21:36:59::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:59::SCWBDomain::su_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-17.21:36:59::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-17.21:36:59::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:36:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:36:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:59::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:59::SCWBDomain::psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-17.21:36:59::SCWBDomain::Compiling ttcps

TRACE::2020-05-17.21:36:59::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:59::SCWBDomain::su_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-17.21:36:59::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-05-17.21:36:59::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-17.21:36:59::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-17.21:36:59::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:59::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:59::SCWBDomain::psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-17.21:36:59::SCWBDomain::Compiling spips

TRACE::2020-05-17.21:36:59::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:36:59::SCWBDomain::su_pmu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-17.21:36:59::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-05-17.21:36:59::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-17.21:36:59::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-17.21:36:59::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:36:59::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:36:59::SCWBDomain::psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-17.21:36:59::SCWBDomain::Compiling video_common

TRACE::2020-05-17.21:37:00::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:00::SCWBDomain::su_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-17.21:37:00::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-17.21:37:00::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-17.21:37:00::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-17.21:37:00::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:00::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:00::SCWBDomain::psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-17.21:37:00::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-17.21:37:00::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:00::SCWBDomain::su_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-17.21:37:00::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-17.21:37:00::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-17.21:37:00::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-17.21:37:00::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:00::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:00::SCWBDomain::psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-17.21:37:00::SCWBDomain::Compiling wdtps

TRACE::2020-05-17.21:37:01::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:01::SCWBDomain::su_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-17.21:37:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-17.21:37:01::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:37:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:37:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:01::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:01::SCWBDomain::psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-17.21:37:01::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-17.21:37:01::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:01::SCWBDomain::su_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-17.21:37:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-17.21:37:01::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-17.21:37:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-17.21:37:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:01::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:01::SCWBDomain::psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-17.21:37:01::SCWBDomain::Compiling avbuf

TRACE::2020-05-17.21:37:01::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:01::SCWBDomain::su_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-17.21:37:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-05-17.21:37:01::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-17.21:37:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-17.21:37:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:01::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:01::SCWBDomain::psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-17.21:37:01::SCWBDomain::Compiling sdps

TRACE::2020-05-17.21:37:01::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:01::SCWBDomain::su_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-17.21:37:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dphy_v1_3/src

TRACE::2020-05-17.21:37:01::SCWBDomain::make -C psu_pmu_0/libsrc/dphy_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-17.21:37:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-17.21:37:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:01::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:01::SCWBDomain::psu_pmu_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:37:01::SCWBDomain::Compiling dphy

TRACE::2020-05-17.21:37:02::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:02::SCWBDomain::psu_pmu_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:37:02::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:02::SCWBDomain::su_pmu_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:37:02::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:02::SCWBDomain::su_pmu_0/libsrc/dphy_v1_3/src'

TRACE::2020-05-17.21:37:02::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-05-17.21:37:02::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:37:02::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:37:02::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:02::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:02::SCWBDomain::psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-17.21:37:02::SCWBDomain::Compiling iicps

TRACE::2020-05-17.21:37:02::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:02::SCWBDomain::su_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-17.21:37:02::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-05-17.21:37:02::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:37:02::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:37:02::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:02::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:02::SCWBDomain::psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-17.21:37:02::SCWBDomain::Compiling Xilskey Library

TRACE::2020-05-17.21:37:03::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:03::SCWBDomain::su_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-17.21:37:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-05-17.21:37:03::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-17.21:37:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-17.21:37:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:03::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:03::SCWBDomain::psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-17.21:37:03::SCWBDomain::Compiling standalone

TRACE::2020-05-17.21:37:04::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:04::SCWBDomain::su_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-17.21:37:04::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-05-17.21:37:04::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-17.21:37:04::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-17.21:37:04::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:04::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:04::SCWBDomain::psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-17.21:37:04::SCWBDomain::Compiling uartps

TRACE::2020-05-17.21:37:04::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:04::SCWBDomain::su_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-17.21:37:04::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-05-17.21:37:04::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-17.21:37:04::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-17.21:37:04::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:04::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:04::SCWBDomain::psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-17.21:37:04::SCWBDomain::Compiling xilfpga Library

TRACE::2020-05-17.21:37:05::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:05::SCWBDomain::su_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-05-17.21:37:05::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-17.21:37:05::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-17.21:37:05::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:05::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:05::SCWBDomain::psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::Compiling cpu

TRACE::2020-05-17.21:37:05::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:05::SCWBDomain::psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:05::SCWBDomain::su_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:05::SCWBDomain::su_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_tpg_v8_1/src

TRACE::2020-05-17.21:37:05::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-17.21:37:05::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-17.21:37:05::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:05::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:05::SCWBDomain::psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::Compiling v_tpg

TRACE::2020-05-17.21:37:05::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:05::SCWBDomain::psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:05::SCWBDomain::su_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:05::SCWBDomain::su_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/intc_v3_10/src

TRACE::2020-05-17.21:37:05::SCWBDomain::make -C psu_pmu_0/libsrc/intc_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-17.21:37:05::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-17.21:37:05::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:05::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:05::SCWBDomain::psu_pmu_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::Compiling intc

TRACE::2020-05-17.21:37:05::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:05::SCWBDomain::psu_pmu_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:05::SCWBDomain::su_pmu_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:05::SCWBDomain::su_pmu_0/libsrc/intc_v3_10/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csi2txss_v1_2/src

TRACE::2020-05-17.21:37:05::SCWBDomain::make -C psu_pmu_0/libsrc/csi2txss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-17.21:37:05::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-17.21:37:05::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-17.21:37:05::SCWBDomain::make[2]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:05::SCWBDomain::psu_pmu_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:37:05::SCWBDomain::Compiling MIPI CSI2 TX Subsystem

TRACE::2020-05-17.21:37:06::SCWBDomain::make[3]: Entering directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/
TRACE::2020-05-17.21:37:06::SCWBDomain::psu_pmu_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:37:06::SCWBDomain::make[3]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:06::SCWBDomain::su_pmu_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:37:06::SCWBDomain::make[2]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/p
TRACE::2020-05-17.21:37:06::SCWBDomain::su_pmu_0/libsrc/csi2txss_v1_2/src'

TRACE::2020-05-17.21:37:06::SCWBDomain::Finished building libraries

TRACE::2020-05-17.21:37:06::SCWBDomain::make[1]: Leaving directory '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:06::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:07::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:08::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:09::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:09::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:09::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:09::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-17.21:37:09::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-17.21:37:09::SCWBDomain::mb-gcc -o executable.elf  xpfw_crc.o  pm_master.o  pm_hooks.o  xpfw_error_manager.o  xpfw_restart.o  xpfw_module.o  xpfw_mod_le
TRACE::2020-05-17.21:37:09::SCWBDomain::gacy.o  pm_requirement.o  pm_node_reset.o  pm_mmio_access.o  xpfw_mod_ultra96.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.
TRACE::2020-05-17.21:37:09::SCWBDomain::o  pm_gic_proxy.o  pm_notifier.o  xpfw_aib.o  xpfw_events.o  pm_pll.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  pm_qs
TRACE::2020-05-17.21:37:09::SCWBDomain::pi.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_resets.o  pm_sram.o  xpfw_mod_rtc.o  pm_usb.o  xpfw_rom_interface.o  pm_csudma.o  xpf
TRACE::2020-05-17.21:37:09::SCWBDomain::w_mod_wdt.o  pm_proc.o  pm_reset.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_user_startup.o  xpfw_ipi_manager.o  xpfw_interrupts.o 
TRACE::2020-05-17.21:37:09::SCWBDomain:: xpfw_platform.o  pm_extern.o  pm_node.o  xpfw_core.o  idle_hooks.o  pm_periph.o  xpfw_mod_common.o  xpfw_scheduler.o  pm_bindi
TRACE::2020-05-17.21:37:09::SCWBDomain::ng.o  xpfw_util.o  pm_gpp.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  pm_clock.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2020-05-17.21:37:09::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2020-05-17.21:37:09::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2020-05-17.21:37:09::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2020-05-17.21:37:09::SCWBDomain::                                                    -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0
TRACE::2020-05-17.21:37:09::SCWBDomain::/lib -Tlscript.ld

LOG::2020-05-17.21:37:12::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-17.21:37:12::SCWSystem::Not a boot domain 
LOG::2020-05-17.21:37:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-17.21:37:12::SCWDomain::Generating domain artifcats
TRACE::2020-05-17.21:37:12::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-17.21:37:12::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-17.21:37:12::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-17.21:37:12::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-17.21:37:12::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-17.21:37:12::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-17.21:37:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:37:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:37:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:37:12::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:37:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:37:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:37:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:37:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:37:12::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-17.21:37:12::SCWMssOS::Mss edits present, copying mssfile into export location /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:37:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-17.21:37:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-17.21:37:12::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-17.21:37:12::SCWMssOS::doing bsp build ... 
TRACE::2020-05-17.21:37:12::SCWMssOS::System Command Ran  cd  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:37:12::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csi2tx_v1_1/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi2tx_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:37:12::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-17.21:37:12::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:37:12::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:37:12::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:37:12::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:37:12::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-17.21:37:12::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-17.21:37:12::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:37:12::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:37:12::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:37:12::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:37:12::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dphy_v1_3/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/dphy_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:37:12::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-17.21:37:12::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:37:12::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-17.21:37:12::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/intc_v3_10/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:37:12::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csi2txss_v1_2/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi2txss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-17.21:37:12::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-17.21:37:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:37:12::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:12::SCWMssOS::Compiling clockps

TRACE::2020-05-17.21:37:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csi2tx_v1_1/src

TRACE::2020-05-17.21:37:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi2tx_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:13::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:13::SCWMssOS::Compiling CSI2 TX

TRACE::2020-05-17.21:37:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-17.21:37:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:14::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:14::SCWMssOS::Compiling gpiops

TRACE::2020-05-17.21:37:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-17.21:37:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:14::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:14::SCWMssOS::Compiling rtcpsu

TRACE::2020-05-17.21:37:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-17.21:37:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:37:15::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:15::SCWMssOS::Compiling resetps

TRACE::2020-05-17.21:37:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-17.21:37:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:15::SCWMssOS::Compiling csudma

TRACE::2020-05-17.21:37:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-17.21:37:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-17.21:37:15::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:15::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-17.21:37:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-17.21:37:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:37:15::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:16::SCWMssOS::Compiling axipmon

TRACE::2020-05-17.21:37:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-17.21:37:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:16::SCWMssOS::Compiling ipipsu

TRACE::2020-05-17.21:37:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-17.21:37:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-17.21:37:16::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:16::SCWMssOS::Compiling zdma

TRACE::2020-05-17.21:37:17::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-17.21:37:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:37:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:17::SCWMssOS::Compiling dpdma

TRACE::2020-05-17.21:37:17::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-17.21:37:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:17::SCWMssOS::Compiling usbpsu

TRACE::2020-05-17.21:37:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-17.21:37:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:19::SCWMssOS::Compiling ttcps

TRACE::2020-05-17.21:37:20::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-17.21:37:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:20::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:20::SCWMssOS::Compiling scugic

TRACE::2020-05-17.21:37:20::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-17.21:37:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:37:20::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:20::SCWMssOS::Compiling spips

TRACE::2020-05-17.21:37:21::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-17.21:37:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-17.21:37:21::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:21::SCWMssOS::Compiling video_common

TRACE::2020-05-17.21:37:21::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-17.21:37:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-17.21:37:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:21::SCWMssOS::Compiling sysmonpsu

TRACE::2020-05-17.21:37:22::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-17.21:37:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:37:22::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:22::SCWMssOS::Compiling wdtps

TRACE::2020-05-17.21:37:22::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-17.21:37:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-17.21:37:22::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:22::SCWMssOS::Compiling ddrcpsu

TRACE::2020-05-17.21:37:22::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-17.21:37:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:37:22::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:22::SCWMssOS::Compiling avbuf

TRACE::2020-05-17.21:37:23::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-17.21:37:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-17.21:37:23::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:23::SCWMssOS::Compiling sdps

TRACE::2020-05-17.21:37:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dphy_v1_3/src

TRACE::2020-05-17.21:37:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/dphy_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-17.21:37:24::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:24::SCWMssOS::Compiling dphy

TRACE::2020-05-17.21:37:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-17.21:37:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:24::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:24::SCWMssOS::Compiling iicps

TRACE::2020-05-17.21:37:25::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-17.21:37:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-17.21:37:25::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:25::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2020-05-17.21:37:27::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-17.21:37:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-17.21:37:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:27::SCWMssOS::Compiling uartps

TRACE::2020-05-17.21:37:27::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2020-05-17.21:37:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:37:27::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:27::SCWMssOS::Compiling v_tpg

TRACE::2020-05-17.21:37:28::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-17.21:37:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-17.21:37:28::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:28::SCWMssOS::Compiling cpu_cortexa53

TRACE::2020-05-17.21:37:28::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/intc_v3_10/src

TRACE::2020-05-17.21:37:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-17.21:37:28::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:28::SCWMssOS::Compiling intc

TRACE::2020-05-17.21:37:28::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csi2txss_v1_2/src

TRACE::2020-05-17.21:37:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi2txss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-17.21:37:28::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-17.21:37:28::SCWMssOS::Compiling MIPI CSI2 TX Subsystem

TRACE::2020-05-17.21:37:29::SCWMssOS::Finished building libraries

TRACE::2020-05-17.21:37:29::SCWMssOS::Copying to export directory.
TRACE::2020-05-17.21:37:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-17.21:37:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-17.21:37:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-17.21:37:29::SCWSystem::Completed Processing the sysconfig mipi_csi_tx_test
LOG::2020-05-17.21:37:29::SCWPlatform::Completed generating the artifacts for system configuration mipi_csi_tx_test
TRACE::2020-05-17.21:37:29::SCWPlatform::Started preparing the platform 
TRACE::2020-05-17.21:37:29::SCWSystem::Writing the bif file for system config mipi_csi_tx_test
TRACE::2020-05-17.21:37:29::SCWSystem::dir created 
TRACE::2020-05-17.21:37:29::SCWSystem::Writing the bif 
TRACE::2020-05-17.21:37:29::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-17.21:37:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-17.21:37:29::SCWPlatform::Completed generating the platform
TRACE::2020-05-17.21:37:29::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:37:29::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:37:29::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:37:29::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:37:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:37:29::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:37:29::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:37:29::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.21:37:29::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:37:29::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:37:29::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:37:29::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:37:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:37:29::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:37:29::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:37:29::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.21:37:29::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:37:29::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:37:29::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:37:29::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:37:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:37:29::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:37:29::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:37:29::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:37:29::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-17.21:37:29::SCWPlatform::updated the xpfm file.
TRACE::2020-05-17.21:37:29::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.21:37:29::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.21:37:29::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.21:37:29::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_2
TRACE::2020-05-17.21:37:29::SCWPlatform::Opened existing hwdb soc_wrapper_2
TRACE::2020-05-17.21:37:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.21:37:29::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.21:37:29::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.21:37:29::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:32::SCWPlatform::Clearing the existing platform
TRACE::2020-05-17.22:56:32::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-17.22:56:32::SCWBDomain::clearing the fsbl build
TRACE::2020-05-17.22:56:32::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:32::SCWBDomain::clearing the pmufw build
TRACE::2020-05-17.22:56:32::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:32::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:32::SCWSystem::Clearing the domains completed.
TRACE::2020-05-17.22:56:32::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-17.22:56:32::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:32::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:32::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:32::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:32::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:32::SCWPlatform::Removing the HwDB with name /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:32::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:32::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:32::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:32::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:32::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:32::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-17.22:56:38::SCWPlatform::Opened new HwDB with name soc_wrapper_5
TRACE::2020-05-17.22:56:38::SCWReader::Active system found as  mipi_csi_tx_test
TRACE::2020-05-17.22:56:38::SCWReader::Handling sysconfig mipi_csi_tx_test
TRACE::2020-05-17.22:56:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.22:56:38::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.22:56:38::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.22:56:38::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.22:56:38::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:38::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:38::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:38::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:38::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:38::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:38::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:38::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:38::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-17.22:56:38::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:38::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:38::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:38::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:38::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:38::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-17.22:56:38::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:38::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:38::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:38::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-17.22:56:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.22:56:39::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-17.22:56:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWReader::No isolation master present  
TRACE::2020-05-17.22:56:39::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.22:56:39::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.22:56:39::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.22:56:39::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.22:56:39::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-17.22:56:39::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-17.22:56:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.22:56:39::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-17.22:56:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWReader::No isolation master present  
TRACE::2020-05-17.22:56:39::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-17.22:56:39::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-17.22:56:39::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-17.22:56:39::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-17.22:56:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-17.22:56:39::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-17.22:56:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:39::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:39::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:39::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:39::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:39::SCWReader::No isolation master present  
TRACE::2020-05-17.22:56:46::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:46::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:46::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-17.22:56:46::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:46::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:52::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:52::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::update - Opened existing hwdb soc_wrapper_6
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:52::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:52::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::update - Opened existing hwdb soc_wrapper_6
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Opened existing hwdb soc_wrapper_5
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:52::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:52::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::update - Opened existing hwdb soc_wrapper_6
TRACE::2020-05-17.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:52::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-17.22:56:52::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-17.22:56:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-17.22:56:52::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:52::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-17.22:56:59::SCWPlatform::Opened new HwDB with name soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:56:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:56:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:56:59::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:56:59::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:56:59::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:56:59::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-17.22:57:12::SCWPlatform::Started generating the artifacts platform mipi_csi_tx_test
TRACE::2020-05-17.22:57:12::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-17.22:57:12::SCWPlatform::Started generating the artifacts for system configuration mipi_csi_tx_test
LOG::2020-05-17.22:57:12::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-17.22:57:12::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-17.22:57:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-17.22:57:12::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-17.22:57:12::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-17.22:57:12::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-17.22:57:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-17.22:57:12::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-17.22:57:12::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-17.22:57:12::SCWSystem::Not a boot domain 
LOG::2020-05-17.22:57:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-17.22:57:12::SCWDomain::Generating domain artifcats
TRACE::2020-05-17.22:57:12::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-17.22:57:12::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-17.22:57:12::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-17.22:57:12::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-17.22:57:12::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-17.22:57:12::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:57:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:57:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:57:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-17.22:57:12::SCWMssOS::Mss edits present, copying mssfile into export location /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-17.22:57:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-17.22:57:12::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-17.22:57:12::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-17.22:57:12::SCWMssOS::Copying to export directory.
TRACE::2020-05-17.22:57:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-17.22:57:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-17.22:57:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-17.22:57:12::SCWSystem::Completed Processing the sysconfig mipi_csi_tx_test
LOG::2020-05-17.22:57:12::SCWPlatform::Completed generating the artifacts for system configuration mipi_csi_tx_test
TRACE::2020-05-17.22:57:12::SCWPlatform::Started preparing the platform 
TRACE::2020-05-17.22:57:12::SCWSystem::Writing the bif file for system config mipi_csi_tx_test
TRACE::2020-05-17.22:57:12::SCWSystem::dir created 
TRACE::2020-05-17.22:57:12::SCWSystem::Writing the bif 
TRACE::2020-05-17.22:57:12::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-17.22:57:12::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-17.22:57:12::SCWPlatform::Completed generating the platform
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:57:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:57:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:57:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:57:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:57:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:57:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:57:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:57:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:57:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-17.22:57:12::SCWPlatform::updated the xpfm file.
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-17.22:57:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-17.22:57:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-17.22:57:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Opened existing hwdb soc_wrapper_7
TRACE::2020-05-17.22:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-17.22:57:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-17.22:57:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-17.22:57:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:02::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:02::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:02::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:04::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:04::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:04::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-19.13:08:11::SCWPlatform::Opened new HwDB with name soc_wrapper
TRACE::2020-05-19.13:08:11::SCWReader::Active system found as  mipi_csi_tx_test
TRACE::2020-05-19.13:08:11::SCWReader::Handling sysconfig mipi_csi_tx_test
TRACE::2020-05-19.13:08:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-19.13:08:12::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-19.13:08:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.13:08:12::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.13:08:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWReader::No isolation master present  
TRACE::2020-05-19.13:08:12::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.13:08:12::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.13:08:12::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-19.13:08:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.13:08:12::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.13:08:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWReader::No isolation master present  
TRACE::2020-05-19.13:08:12::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.13:08:12::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-19.13:08:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.13:08:12::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.13:08:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:12::SCWReader::No isolation master present  
TRACE::2020-05-19.13:08:43::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:43::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:43::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.13:08:43::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:43::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:50::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:50::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:50::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:50::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:50::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:50::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-19.13:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:50::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-19.13:08:50::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-19.13:08:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-19.13:08:50::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:50::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-19.13:08:55::SCWPlatform::Opened new HwDB with name soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.13:08:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.13:08:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.13:08:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.13:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.13:08:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.13:08:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.13:08:55::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-19.16:03:14::SCWPlatform::Started generating the artifacts platform mipi_csi_tx_test
TRACE::2020-05-19.16:03:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-19.16:03:14::SCWPlatform::Started generating the artifacts for system configuration mipi_csi_tx_test
LOG::2020-05-19.16:03:14::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-19.16:03:14::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-19.16:03:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-19.16:03:14::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-19.16:03:14::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-19.16:03:14::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-19.16:03:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-19.16:03:14::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-19.16:03:14::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-19.16:03:14::SCWSystem::Not a boot domain 
LOG::2020-05-19.16:03:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-19.16:03:14::SCWDomain::Generating domain artifcats
TRACE::2020-05-19.16:03:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-19.16:03:14::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-19.16:03:14::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-19.16:03:14::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-19.16:03:14::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-19.16:03:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-19.16:03:14::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:14::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:14::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:14::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:03:14::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:14::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:03:14::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.16:03:14::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.16:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:03:14::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:03:14::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:03:14::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:03:14::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-19.16:03:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:03:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-19.16:03:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-19.16:03:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-19.16:03:14::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-19.16:03:14::SCWMssOS::Copying to export directory.
TRACE::2020-05-19.16:03:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-19.16:03:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-19.16:03:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-19.16:03:15::SCWSystem::Completed Processing the sysconfig mipi_csi_tx_test
LOG::2020-05-19.16:03:15::SCWPlatform::Completed generating the artifacts for system configuration mipi_csi_tx_test
TRACE::2020-05-19.16:03:15::SCWPlatform::Started preparing the platform 
TRACE::2020-05-19.16:03:15::SCWSystem::Writing the bif file for system config mipi_csi_tx_test
TRACE::2020-05-19.16:03:15::SCWSystem::dir created 
TRACE::2020-05-19.16:03:15::SCWSystem::Writing the bif 
TRACE::2020-05-19.16:03:15::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-19.16:03:15::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-19.16:03:15::SCWPlatform::Completed generating the platform
TRACE::2020-05-19.16:03:15::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:03:15::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:03:15::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.16:03:15::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.16:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:03:15::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:03:15::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:03:15::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:03:15::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:03:15::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:03:15::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.16:03:15::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.16:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:03:15::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:03:15::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:03:15::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:03:15::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:03:15::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:03:15::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.16:03:15::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.16:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:03:15::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:03:15::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:03:15::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:03:15::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-19.16:03:15::SCWPlatform::updated the xpfm file.
TRACE::2020-05-19.16:03:15::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:03:15::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:03:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:03:15::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-19.16:03:15::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-19.16:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:03:15::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:03:15::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:03:15::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:19::SCWPlatform::Clearing the existing platform
TRACE::2020-05-19.16:34:19::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-19.16:34:19::SCWBDomain::clearing the fsbl build
TRACE::2020-05-19.16:34:19::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:19::SCWBDomain::clearing the pmufw build
TRACE::2020-05-19.16:34:19::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:19::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:19::SCWSystem::Clearing the domains completed.
TRACE::2020-05-19.16:34:19::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-19.16:34:19::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:19::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:19::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:19::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:19::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:19::SCWPlatform::Removing the HwDB with name /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:19::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:19::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:19::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:19::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:19::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:19::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened new HwDB with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWReader::Active system found as  mipi_csi_tx_test
TRACE::2020-05-19.16:34:26::SCWReader::Handling sysconfig mipi_csi_tx_test
TRACE::2020-05-19.16:34:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-19.16:34:26::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-19.16:34:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.16:34:26::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.16:34:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWReader::No isolation master present  
TRACE::2020-05-19.16:34:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.16:34:26::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.16:34:26::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-19.16:34:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.16:34:26::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.16:34:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWReader::No isolation master present  
TRACE::2020-05-19.16:34:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.16:34:26::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-19.16:34:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.16:34:26::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.16:34:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:26::SCWReader::No isolation master present  
TRACE::2020-05-19.16:34:33::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:33::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:33::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.16:34:33::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:33::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:40::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:40::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::update - Opened existing hwdb soc_wrapper_5
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:40::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:40::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::update - Opened existing hwdb soc_wrapper_5
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Opened existing hwdb soc_wrapper_4
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:40::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:40::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::update - Opened existing hwdb soc_wrapper_5
TRACE::2020-05-19.16:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:40::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-19.16:34:40::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-19.16:34:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-19.16:34:40::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:40::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-19.16:34:47::SCWPlatform::Opened new HwDB with name soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:47::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:47::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:47::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:47::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:47::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:47::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:47::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:47::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:47::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:47::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:47::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:47::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.16:34:47::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.16:34:47::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.16:34:47::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.16:34:47::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.16:34:47::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.16:34:47::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-19.21:52:10::SCWPlatform::Started generating the artifacts platform mipi_csi_tx_test
TRACE::2020-05-19.21:52:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-19.21:52:10::SCWPlatform::Started generating the artifacts for system configuration mipi_csi_tx_test
LOG::2020-05-19.21:52:10::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-19.21:52:10::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-19.21:52:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-19.21:52:10::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-19.21:52:10::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-19.21:52:10::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-19.21:52:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-19.21:52:10::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-19.21:52:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-19.21:52:10::SCWSystem::Not a boot domain 
LOG::2020-05-19.21:52:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-19.21:52:10::SCWDomain::Generating domain artifcats
TRACE::2020-05-19.21:52:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-19.21:52:10::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-19.21:52:10::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-19.21:52:10::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-19.21:52:10::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-19.21:52:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.21:52:10::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.21:52:10::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.21:52:10::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-19.21:52:10::SCWMssOS::Mss edits present, copying mssfile into export location /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-19.21:52:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-19.21:52:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-19.21:52:10::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-19.21:52:10::SCWMssOS::Copying to export directory.
TRACE::2020-05-19.21:52:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-19.21:52:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-19.21:52:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-19.21:52:10::SCWSystem::Completed Processing the sysconfig mipi_csi_tx_test
LOG::2020-05-19.21:52:10::SCWPlatform::Completed generating the artifacts for system configuration mipi_csi_tx_test
TRACE::2020-05-19.21:52:10::SCWPlatform::Started preparing the platform 
TRACE::2020-05-19.21:52:10::SCWSystem::Writing the bif file for system config mipi_csi_tx_test
TRACE::2020-05-19.21:52:10::SCWSystem::dir created 
TRACE::2020-05-19.21:52:10::SCWSystem::Writing the bif 
TRACE::2020-05-19.21:52:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-19.21:52:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-19.21:52:10::SCWPlatform::Completed generating the platform
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.21:52:10::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.21:52:10::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.21:52:10::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.21:52:10::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.21:52:10::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.21:52:10::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.21:52:10::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.21:52:10::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.21:52:10::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-19.21:52:10::SCWPlatform::updated the xpfm file.
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.21:52:10::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.21:52:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.21:52:10::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Opened existing hwdb soc_wrapper_6
TRACE::2020-05-19.21:52:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.21:52:10::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.21:52:10::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.21:52:10::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:48::SCWPlatform::Clearing the existing platform
TRACE::2020-05-19.23:19:48::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-19.23:19:48::SCWBDomain::clearing the fsbl build
TRACE::2020-05-19.23:19:48::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:48::SCWBDomain::clearing the pmufw build
TRACE::2020-05-19.23:19:48::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:48::SCWMssOS::Removing the swdes entry for  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:48::SCWSystem::Clearing the domains completed.
TRACE::2020-05-19.23:19:48::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-19.23:19:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:48::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:48::SCWPlatform::Removing the HwDB with name /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:49::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:49::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:49::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:49::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:49::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:49::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened new HwDB with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWReader::Active system found as  mipi_csi_tx_test
TRACE::2020-05-19.23:19:55::SCWReader::Handling sysconfig mipi_csi_tx_test
TRACE::2020-05-19.23:19:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.23:19:55::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.23:19:55::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.23:19:55::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-19.23:19:55::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-19.23:19:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.23:19:55::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.23:19:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWReader::No isolation master present  
TRACE::2020-05-19.23:19:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.23:19:55::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.23:19:55::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.23:19:55::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.23:19:55::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:55::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:55::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:55::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:55::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-19.23:19:55::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:55::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-19.23:19:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.23:19:56::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.23:19:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWReader::No isolation master present  
TRACE::2020-05-19.23:19:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-19.23:19:56::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-19.23:19:56::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-19.23:19:56::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-19.23:19:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-19.23:19:56::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-19.23:19:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:19:56::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:19:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:19:56::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:19:56::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:19:56::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:19:56::SCWReader::No isolation master present  
TRACE::2020-05-19.23:19:59::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:19:59::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:19:59::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.23:19:59::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:19:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:20:06::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:20:06::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::update - Opened existing hwdb soc_wrapper_9
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:20:06::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:20:06::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::update - Opened existing hwdb soc_wrapper_9
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Opened existing hwdb soc_wrapper_8
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:20:06::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:20:06::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::update - Opened existing hwdb soc_wrapper_9
TRACE::2020-05-19.23:20:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:06::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-19.23:20:06::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-19.23:20:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-19.23:20:06::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:06::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:06::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-19.23:20:11::SCWPlatform::Opened new HwDB with name soc_wrapper_10
TRACE::2020-05-19.23:20:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:20:11::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:20:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:20:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:20:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:20:12::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:20:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:20:12::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:20:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:20:12::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:20:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:20:12::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:20:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:20:12::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:20:12::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:20:12::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:20:12::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:20:12::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-19.23:23:26::SCWPlatform::Started generating the artifacts platform mipi_csi_tx_test
TRACE::2020-05-19.23:23:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-19.23:23:26::SCWPlatform::Started generating the artifacts for system configuration mipi_csi_tx_test
LOG::2020-05-19.23:23:26::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-19.23:23:26::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-19.23:23:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-19.23:23:26::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-19.23:23:26::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-19.23:23:26::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-19.23:23:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-19.23:23:26::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-19.23:23:26::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-19.23:23:26::SCWSystem::Not a boot domain 
LOG::2020-05-19.23:23:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-19.23:23:26::SCWDomain::Generating domain artifcats
TRACE::2020-05-19.23:23:26::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-19.23:23:26::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-19.23:23:26::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-19.23:23:26::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-19.23:23:26::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-19.23:23:26::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:23:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:23:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:23:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-19.23:23:26::SCWMssOS::Mss edits present, copying mssfile into export location /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-19.23:23:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-19.23:23:26::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-19.23:23:26::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-19.23:23:26::SCWMssOS::Copying to export directory.
TRACE::2020-05-19.23:23:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-19.23:23:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-19.23:23:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-19.23:23:26::SCWSystem::Completed Processing the sysconfig mipi_csi_tx_test
LOG::2020-05-19.23:23:26::SCWPlatform::Completed generating the artifacts for system configuration mipi_csi_tx_test
TRACE::2020-05-19.23:23:26::SCWPlatform::Started preparing the platform 
TRACE::2020-05-19.23:23:26::SCWSystem::Writing the bif file for system config mipi_csi_tx_test
TRACE::2020-05-19.23:23:26::SCWSystem::dir created 
TRACE::2020-05-19.23:23:26::SCWSystem::Writing the bif 
TRACE::2020-05-19.23:23:26::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-19.23:23:26::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-19.23:23:26::SCWPlatform::Completed generating the platform
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:23:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:23:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:23:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:23:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:23:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:23:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:23:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:23:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:23:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-19.23:23:26::SCWPlatform::updated the xpfm file.
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-19.23:23:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-19.23:23:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-19.23:23:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Opened existing hwdb soc_wrapper_10
TRACE::2020-05-19.23:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-19.23:23:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-19.23:23:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-19.23:23:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:02::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:02::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:02::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:04::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:04::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:04::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened new HwDB with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWReader::Active system found as  mipi_csi_tx_test
TRACE::2020-05-20.00:52:11::SCWReader::Handling sysconfig mipi_csi_tx_test
TRACE::2020-05-20.00:52:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-20.00:52:11::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-20.00:52:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-20.00:52:11::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-20.00:52:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWReader::No isolation master present  
TRACE::2020-05-20.00:52:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-20.00:52:11::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.00:52:11::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-20.00:52:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-20.00:52:11::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-20.00:52:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWReader::No isolation master present  
TRACE::2020-05-20.00:52:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-20.00:52:11::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-20.00:52:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-20.00:52:11::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-20.00:52:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:11::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:11::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:11::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:11::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:11::SCWReader::No isolation master present  
TRACE::2020-05-20.00:52:19::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:19::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:19::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-20.00:52:19::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:19::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:26::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:26::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-20.00:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:26::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-20.00:52:26::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-20.00:52:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-20.00:52:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:26::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-20.00:52:33::SCWPlatform::Opened new HwDB with name soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:33::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:33::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:33::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:33::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:33::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:33::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:33::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:33::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:33::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:33::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:33::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:33::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:52:33::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:52:33::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:52:33::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:52:33::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:52:33::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:52:33::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-20.00:54:23::SCWPlatform::Started generating the artifacts platform mipi_csi_tx_test
TRACE::2020-05-20.00:54:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-20.00:54:24::SCWPlatform::Started generating the artifacts for system configuration mipi_csi_tx_test
LOG::2020-05-20.00:54:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-20.00:54:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-20.00:54:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-20.00:54:24::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-20.00:54:24::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-20.00:54:24::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-20.00:54:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-20.00:54:24::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-20.00:54:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-20.00:54:24::SCWSystem::Not a boot domain 
LOG::2020-05-20.00:54:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-20.00:54:24::SCWDomain::Generating domain artifcats
TRACE::2020-05-20.00:54:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-20.00:54:24::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-20.00:54:24::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-20.00:54:24::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-20.00:54:24::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-20.00:54:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:54:24::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:54:24::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:54:24::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-20.00:54:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-20.00:54:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-20.00:54:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-20.00:54:24::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-20.00:54:24::SCWMssOS::Copying to export directory.
TRACE::2020-05-20.00:54:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-20.00:54:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-20.00:54:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-20.00:54:24::SCWSystem::Completed Processing the sysconfig mipi_csi_tx_test
LOG::2020-05-20.00:54:24::SCWPlatform::Completed generating the artifacts for system configuration mipi_csi_tx_test
TRACE::2020-05-20.00:54:24::SCWPlatform::Started preparing the platform 
TRACE::2020-05-20.00:54:24::SCWSystem::Writing the bif file for system config mipi_csi_tx_test
TRACE::2020-05-20.00:54:24::SCWSystem::dir created 
TRACE::2020-05-20.00:54:24::SCWSystem::Writing the bif 
TRACE::2020-05-20.00:54:24::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-20.00:54:24::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-20.00:54:24::SCWPlatform::Completed generating the platform
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:54:24::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:54:24::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:54:24::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:54:24::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:54:24::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:54:24::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:54:24::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:54:24::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:54:24::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-20.00:54:24::SCWPlatform::updated the xpfm file.
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.00:54:24::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.00:54:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.00:54:24::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.00:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.00:54:24::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.00:54:24::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.00:54:24::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:26::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:26::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:26::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:28::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:28::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:28::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened new HwDB with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWReader::Active system found as  mipi_csi_tx_test
TRACE::2020-05-20.01:47:35::SCWReader::Handling sysconfig mipi_csi_tx_test
TRACE::2020-05-20.01:47:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-20.01:47:35::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-20.01:47:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-20.01:47:35::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-20.01:47:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWReader::No isolation master present  
TRACE::2020-05-20.01:47:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-20.01:47:35::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-20.01:47:35::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-20.01:47:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-20.01:47:35::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-20.01:47:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWReader::No isolation master present  
TRACE::2020-05-20.01:47:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the QEMU Data from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the QEMU args  from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-20.01:47:35::SCWDomain:: Using the PMUQEMU args from install at  : /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::No sw design opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::mss exists loading the mss file  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::Opened the sw design from mss  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::Adding the swdes entry /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-20.01:47:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-20.01:47:35::SCWMssOS::Opened the sw design.  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-20.01:47:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:35::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:35::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:35::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:35::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:35::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:35::SCWReader::No isolation master present  
TRACE::2020-05-20.01:47:41::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:41::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:41::SCWPlatform:: Platform location is /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-20.01:47:41::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:41::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:48::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:48::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:48::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:48::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Opened existing hwdb soc_wrapper
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:48::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:48::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/tempdsa/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::update - Opened existing hwdb soc_wrapper_0
TRACE::2020-05-20.01:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:48::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-20.01:47:48::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-20.01:47:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-20.01:47:48::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:48::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:48::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-20.01:47:54::SCWPlatform::Opened new HwDB with name soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:54::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:54::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:54::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:54::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:54::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:54::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:54::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:54::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:54::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:54::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:54::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:54::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:47:54::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:47:54::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:47:54::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:47:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:47:54::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:47:54::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:47:54::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-20.01:48:02::SCWPlatform::Started generating the artifacts platform mipi_csi_tx_test
TRACE::2020-05-20.01:48:02::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-20.01:48:02::SCWPlatform::Started generating the artifacts for system configuration mipi_csi_tx_test
LOG::2020-05-20.01:48:02::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-20.01:48:02::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-20.01:48:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-20.01:48:02::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-20.01:48:02::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-20.01:48:02::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-20.01:48:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-20.01:48:02::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-20.01:48:02::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-20.01:48:02::SCWSystem::Not a boot domain 
LOG::2020-05-20.01:48:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-20.01:48:02::SCWDomain::Generating domain artifcats
TRACE::2020-05-20.01:48:02::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-20.01:48:02::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-20.01:48:02::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/qemu/
TRACE::2020-05-20.01:48:02::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-20.01:48:02::SCWMssOS::Copying the qemu file from  /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/standalone_domain/qemu/
TRACE::2020-05-20.01:48:02::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:48:02::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:48:02::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:48:02::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWMssOS::Completed writing the mss file at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-20.01:48:02::SCWMssOS::Mss edits present, copying mssfile into export location /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-20.01:48:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-20.01:48:02::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-20.01:48:02::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-20.01:48:02::SCWMssOS::Copying to export directory.
TRACE::2020-05-20.01:48:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-20.01:48:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-20.01:48:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-20.01:48:02::SCWSystem::Completed Processing the sysconfig mipi_csi_tx_test
LOG::2020-05-20.01:48:02::SCWPlatform::Completed generating the artifacts for system configuration mipi_csi_tx_test
TRACE::2020-05-20.01:48:02::SCWPlatform::Started preparing the platform 
TRACE::2020-05-20.01:48:02::SCWSystem::Writing the bif file for system config mipi_csi_tx_test
TRACE::2020-05-20.01:48:02::SCWSystem::dir created 
TRACE::2020-05-20.01:48:02::SCWSystem::Writing the bif 
TRACE::2020-05-20.01:48:02::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-20.01:48:02::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-20.01:48:02::SCWPlatform::Completed generating the platform
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:48:02::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:48:02::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:48:02::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:48:02::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:48:02::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:48:02::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:48:02::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:48:02::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:48:02::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWWriter::formatted JSON is {
	"platformName":	"mipi_csi_tx_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mipi_csi_tx_test",
	"platHandOff":	"/home/rouholla/myData/zynq_projects/mipi_csi_tx_design/soc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/soc_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mipi_csi_tx_test",
	"systems":	[{
			"systemName":	"mipi_csi_tx_test",
			"systemDesc":	"mipi_csi_tx_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mipi_csi_tx_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d9e4ac0af9aaf11e651e58840e26ec7f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"218c81bafb52737ac6d07be1b17afa74",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a67869280c9f4f9adb756984280919fe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-20.01:48:02::SCWPlatform::updated the xpfm file.
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to open the hw design at /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA given /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA absoulate path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform::DSA directory /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw
TRACE::2020-05-20.01:48:02::SCWPlatform:: Platform Path /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/hw/soc_wrapper.xsa
TRACE::2020-05-20.01:48:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-20.01:48:02::SCWPlatform::Trying to set the existing hwdb with name soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Opened existing hwdb soc_wrapper_1
TRACE::2020-05-20.01:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-20.01:48:02::SCWMssOS::Checking the sw design at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-20.01:48:02::SCWMssOS::DEBUG:  swdes dump  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-20.01:48:02::SCWMssOS::Sw design exists and opened at  /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss
