#
#MFLOP array has following meaning by index:
#   0 : Out-of-cache, L1 blocked
#   1 : Out-of-cache, L2 blocked
#   2 : Out-of-cache, no blocking
#   3 : Problem preloaded to L2, no blocking
#   4 : Problem preloaded to L1, no blocking
#
#
#Each kernel context has multiple kernels:
#   All kernels with rankR > 0 have restrictions, and are only
#   used when certain conditions are met.  The last kernel in
#   the context series has rankR=0, and can be called for any valid input
#
# ------------------------------------------------------------------------
# Following 1 GER1 kernels are optimized for out-of-cache operands
# ------------------------------------------------------------------------
ID=900002 ROUT='zr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_zgerk__900002' \
   rankR=0 CacheElts=16384 SSE=3 alignA=0 alignY=16 alignX=16 minM=4 minN=1  \
   NU=1 MU=4 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=2.045010e+03,-4.751159e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFADIST=512 -DPFXDIST=256 -DPFYDIST=0' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 3 GER1 kernels are optimized for operands preloaded to the L2 cache
# ------------------------------------------------------------------------
ID=900005 ROUT='zr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_zgerk__900005' \
   rankR=2 CacheElts=16384 SSE=3 alignA=16 alignY=16 alignX=16 minM=8 minN=4  \
   NU=4 MU=8 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=-3.978162e+03,-4.176366e+03,0.000000e+00,1.574823e+03,-1.086624e+04 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIX=prefetcht0 -DPFIY=prefetchnta -DPFADIST=0 -DPFXDIST=0 -DPFYDIST=128' \
     COMP='gcc'
ID=900007 ROUT='zr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_zgerk__900007' \
   rankR=1 CacheElts=16384 SSE=3 alignA=16 alignY=16 alignX=16 minM=4 minN=6  \
   NU=6 MU=4 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=-3.690972e+03,-4.050643e+03,0.000000e+00,6.291648e+03,-1.004427e+04 \
     ASM=GAS_x8664  CFLAGS='-x assembler-with-cpp'  COMP='gcc'
ID=900006 ROUT='zr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_zgerk__900006' \
   rankR=0 CacheElts=16384 SSE=3 alignA=0 alignY=16 alignX=16 minM=4 minN=6  \
   NU=6 MU=4 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,3.145824e+03,-8.883871e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIX=prefetcht1 -DPFIY=prefetcht0 -DPFXDIST=448 -DPFYDIST=0' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 3 GER1 kernels are optimized for operands preloaded to the L1 cache
# ------------------------------------------------------------------------
ID=900005 ROUT='zr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_zgerk__900005' \
   rankR=2 CacheElts=1843 SSE=3 alignA=16 alignY=16 alignX=16 minM=8 minN=4  \
   NU=4 MU=8 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=-3.978162e+03,-4.176366e+03,0.000000e+00,0.000000e+00,6.225408e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIX=prefetcht1 -DPFIY=prefetcht2 -DPFADIST=0 -DPFXDIST=0 -DPFYDIST=192' \
     COMP='gcc'
ID=900007 ROUT='zr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_zgerk__900007' \
   rankR=1 CacheElts=1843 SSE=3 alignA=16 alignY=16 alignX=16 minM=4 minN=6  \
   NU=6 MU=4 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=-3.690972e+03,-4.050643e+03,0.000000e+00,-9.375177e+03,6.241536e+03 \
     ASM=GAS_x8664  CFLAGS='-x assembler-with-cpp'  COMP='gcc'
ID=900006 ROUT='zr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_zgerk__900006' \
   rankR=0 CacheElts=1843 SSE=3 alignA=0 alignY=16 alignX=16 minM=4 minN=6  \
   NU=6 MU=4 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,-9.375177e+03,3.120768e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIY=prefetcht2 -DPFADIST=0 -DPFXDIST=256 -DPFYDIST=128' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER1 kernels are optimized for operands out-of-cache, but blocked
# for L1 reuse.  These are used in low-rank update
# ------------------------------------------------------------------------
ID=900002 ROUT='zr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_zgerk__900002' \
   rankR=0 CacheElts=1843 SSE=3 alignA=0 alignY=16 alignX=16 minM=4 minN=1  \
   NU=1 MU=4 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=4.601400e+03,-4.402298e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht1 -DPFIY=prefetchnta -DPFADIST=256 -DPFXDIST=3136 -DPFYDIST=0' \
     COMP='gcc'
