<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">13.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AArch64InstructionSelector.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the InstructionSelector class for AArch64.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64GlobalISelUtils_8h_source.html">AArch64GlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterBankInfo_8h_source.html">AArch64RegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MCTargetDesc_8h_source.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Optional_8h_source.html">llvm/ADT/Optional.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelector_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelectorImpl_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineConstantPool_8h_source.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenGlobalISel.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64InstructionSelector.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64InstructionSelector_8cpp__incl.svg" width="5298" height="1200"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64InstructionSelector_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">---------------------&mdash; PointerInfo ------------------------------------&mdash; <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa5a7608a0e489065b260a1ec245b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a9aa5a7608a0e489065b260a1ec245b82">GET_GLOBALISEL_PREDICATE_BITSET</a></td></tr>
<tr class="separator:a9aa5a7608a0e489065b260a1ec245b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e198bb37135fbb2ecffb49ce588dfaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a2e198bb37135fbb2ecffb49ce588dfaa">GET_GLOBALISEL_PREDICATES_DECL</a></td></tr>
<tr class="separator:a2e198bb37135fbb2ecffb49ce588dfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae8a4d3c9110554465fec97831b1dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a7ae8a4d3c9110554465fec97831b1dfd">GET_GLOBALISEL_TEMPORARIES_DECL</a></td></tr>
<tr class="separator:a7ae8a4d3c9110554465fec97831b1dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706a3af700f8ed432e93918d7601d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">GET_GLOBALISEL_IMPL</a></td></tr>
<tr class="separator:ae706a3af700f8ed432e93918d7601d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab538c256c3204b950075744d5b2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></td></tr>
<tr class="separator:a1ab538c256c3204b950075744d5b2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></td></tr>
<tr class="separator:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a7dbb6b23df55633d29189da7a36cc350"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB, unsigned SizeInBits, bool GetAllRegSet=<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)</td></tr>
<tr class="memdesc:a7dbb6b23df55633d29189da7a36cc350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a register bank, and size in bits, return the smallest register class that can represent that combination.  <a href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">More...</a><br /></td></tr>
<tr class="separator:a7dbb6b23df55633d29189da7a36cc350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902b09cfe1ad72267169b4f08909f680"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, unsigned &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="memdesc:a902b09cfe1ad72267169b4f08909f680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the correct subregister to use for a given register class.  <a href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">More...</a><br /></td></tr>
<tr class="separator:a902b09cfe1ad72267169b4f08909f680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496c2822a80bc1f575e662e247f61d77"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a496c2822a80bc1f575e662e247f61d77">getMinSizeForRegBank</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB)</td></tr>
<tr class="memdesc:a496c2822a80bc1f575e662e247f61d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the minimum size the given register bank can hold.  <a href="AArch64InstructionSelector_8cpp.html#a496c2822a80bc1f575e662e247f61d77">More...</a><br /></td></tr>
<tr class="separator:a496c2822a80bc1f575e662e247f61d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7df659747f14484e642788c2fe6788"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> unsigned RegClassIDs[], <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> unsigned SubRegs[], <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:afb7df659747f14484e642788c2fe6788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a REG_SEQUENCE instruction using the registers in <code>Regs</code>.  <a href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">More...</a><br /></td></tr>
<tr class="separator:afb7df659747f14484e642788c2fe6788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa6584a25c261a3300bcadca8073518"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">createDTuple</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:aafa6584a25c261a3300bcadca8073518"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a tuple of D-registers using the registers in <code>Regs</code>.  <a href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">More...</a><br /></td></tr>
<tr class="separator:aafa6584a25c261a3300bcadca8073518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01e8bd1c1aba89ed27081450bb0d9e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:af01e8bd1c1aba89ed27081450bb0d9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a tuple of Q-registers using the registers in <code>Regs</code>.  <a href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">More...</a><br /></td></tr>
<tr class="separator:af01e8bd1c1aba89ed27081450bb0d9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc140e80c9033d2194f701c849fd92b3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; uint64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)</td></tr>
<tr class="separator:acc140e80c9033d2194f701c849fd92b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether <code>I</code> is a currently unsupported binary operation:  <a href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">More...</a><br /></td></tr>
<tr class="separator:ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a> (unsigned GenericOpc, unsigned RegBankID, unsigned OpSize)</td></tr>
<tr class="memdesc:a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the AArch64 opcode for the basic binary operation <code>GenericOpc</code> (such as G_OR or G_SDIV), appropriate for the register bank <code>RegBankID</code> and of size <code>OpSize</code>.  <a href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">More...</a><br /></td></tr>
<tr class="separator:a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d01252826372b1ec3aefc12e0c23d1"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a> (unsigned GenericOpc, unsigned RegBankID, unsigned OpSize)</td></tr>
<tr class="memdesc:a61d01252826372b1ec3aefc12e0c23d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the AArch64 opcode for the G_LOAD or G_STORE operation <code>GenericOpc</code>, appropriate for the (value) register bank <code>RegBankID</code> and of memory access size <code>OpSize</code>.  <a href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">More...</a><br /></td></tr>
<tr class="separator:a61d01252826372b1ec3aefc12e0c23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d58cc5c01d8fb05685b16e9ce519fcc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a1d58cc5c01d8fb05685b16e9ce519fcc">isValidCopy</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstBank, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="memdesc:a1d58cc5c01d8fb05685b16e9ce519fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that verifies that we have a valid copy at the end of selectCopy.  <a href="AArch64InstructionSelector_8cpp.html#a1d58cc5c01d8fb05685b16e9ce519fcc">More...</a><br /></td></tr>
<tr class="separator:a1d58cc5c01d8fb05685b16e9ce519fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acef535219004fa4c89f4f996343b6f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a9acef535219004fa4c89f4f996343b6f">copySubReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *To, unsigned <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="memdesc:a9acef535219004fa4c89f4f996343b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for selectCopy.  <a href="AArch64InstructionSelector_8cpp.html#a9acef535219004fa4c89f4f996343b6f">More...</a><br /></td></tr>
<tr class="separator:a9acef535219004fa4c89f4f996343b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df7b57ad693f7a4fdec514222c5e24e"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a2df7b57ad693f7a4fdec514222c5e24e">getRegClassesForCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="memdesc:a2df7b57ad693f7a4fdec514222c5e24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to get the source and destination register classes for a copy.  <a href="AArch64InstructionSelector_8cpp.html#a2df7b57ad693f7a4fdec514222c5e24e">More...</a><br /></td></tr>
<tr class="separator:a2df7b57ad693f7a4fdec514222c5e24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933b079df28c77f3850ed1edf94c6ed8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="separator:a933b079df28c77f3850ed1edf94c6ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c672925e05a23b72838be961003fc7"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a> (unsigned GenericOpc, <a class="el" href="classllvm_1_1LLT.html">LLT</a> DstTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> SrcTy)</td></tr>
<tr class="separator:a18c672925e05a23b72838be961003fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79aef281242f8877523e32b6a669356e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>)</td></tr>
<tr class="separator:a79aef281242f8877523e32b6a669356e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376f5aa1990808e8e65cc77dd462c677"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a376f5aa1990808e8e65cc77dd462c677">getTestBitReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, uint64_t &amp;Bit, bool &amp;Invert, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a376f5aa1990808e8e65cc77dd462c677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a register which can be used as a bit to test in a TB(N)Z.  <a href="AArch64InstructionSelector_8cpp.html#a376f5aa1990808e8e65cc77dd462c677">More...</a><br /></td></tr>
<tr class="separator:a376f5aa1990808e8e65cc77dd462c677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9068fdca4249bbb4bc6a2a162252c8cc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a9068fdca4249bbb4bc6a2a162252c8cc">getVectorShiftImm</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a9068fdca4249bbb4bc6a2a162252c8cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the element immediate value of a vector shift operand if found.  <a href="AArch64InstructionSelector_8cpp.html#a9068fdca4249bbb4bc6a2a162252c8cc">More...</a><br /></td></tr>
<tr class="separator:a9068fdca4249bbb4bc6a2a162252c8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2bbfc7e2e29d50a4da276ea33bbd2cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#ad2bbfc7e2e29d50a4da276ea33bbd2cb">getVectorSHLImm</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> SrcTy, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:ad2bbfc7e2e29d50a4da276ea33bbd2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Matches and returns the shift immediate value for a SHL instruction given a shift operand.  <a href="AArch64InstructionSelector_8cpp.html#ad2bbfc7e2e29d50a4da276ea33bbd2cb">More...</a><br /></td></tr>
<tr class="separator:ad2bbfc7e2e29d50a4da276ea33bbd2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba6b0f5197cda6e31725e3309fb7cb0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a> (unsigned &amp;CopyOpc, unsigned &amp;ExtractSubReg, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> unsigned EltSize)</td></tr>
<tr class="separator:adba6b0f5197cda6e31725e3309fb7cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ac2c8c129b06df3ea6bc3bd65e871d"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; unsigned, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#a03ac2c8c129b06df3ea6bc3bd65e871d">getInsertVecEltOpInfo</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB, unsigned EltSize)</td></tr>
<tr class="memdesc:a03ac2c8c129b06df3ea6bc3bd65e871d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given size and RB.  <a href="AArch64InstructionSelector_8cpp.html#a03ac2c8c129b06df3ea6bc3bd65e871d">More...</a><br /></td></tr>
<tr class="separator:a03ac2c8c129b06df3ea6bc3bd65e871d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55883fe9044a3cd5195607500db6858"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#ab55883fe9044a3cd5195607500db6858">findIntrinsicID</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:ab55883fe9044a3cd5195607500db6858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to find an intrinsic ID on an a MachineInstr.  <a href="AArch64InstructionSelector_8cpp.html#ab55883fe9044a3cd5195607500db6858">More...</a><br /></td></tr>
<tr class="separator:ab55883fe9044a3cd5195607500db6858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe88c5c35b927527bbf2475bbf28416"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#abfe88c5c35b927527bbf2475bbf28416">isSignExtendShiftType</a> (<a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="el" href="classllvm_1_1Type.html">Type</a>)</td></tr>
<tr class="separator:abfe88c5c35b927527bbf2475bbf28416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27317e513ca940053ef5778f920269f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ac27317e513ca940053ef5778f920269f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a shift instruction, return the correct shift type for that instruction.  <a href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f">More...</a><br /></td></tr>
<tr class="separator:ac27317e513ca940053ef5778f920269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb37937e5f21c12443bd5278264d08b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstructionSelector_8cpp.html#aafb37937e5f21c12443bd5278264d08b">fixupPHIOpBanks</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="separator:aafb37937e5f21c12443bd5278264d08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea263c7a3c058db83a4d5a74562610e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e">llvm::createAArch64InstructionSelector</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;, <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;, <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;)</td></tr>
<tr class="separator:aaea263c7a3c058db83a4d5a74562610e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the InstructionSelector class for AArch64. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000005">Todo:</a></b></dt><dd>This should be generated by TableGen. </dd></dl>

<p class="definition">Definition in file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00048">48</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ae706a3af700f8ed432e93918d7601d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae706a3af700f8ed432e93918d7601d5a">&#9670;&nbsp;</a></span>GET_GLOBALISEL_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00462">462</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a9aa5a7608a0e489065b260a1ec245b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa5a7608a0e489065b260a1ec245b82">&#9670;&nbsp;</a></span>GET_GLOBALISEL_PREDICATE_BITSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATE_BITSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00061">61</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a2e198bb37135fbb2ecffb49ce588dfaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e198bb37135fbb2ecffb49ce588dfaa">&#9670;&nbsp;</a></span>GET_GLOBALISEL_PREDICATES_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00449">449</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1ab538c256c3204b950075744d5b2b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab538c256c3204b950075744d5b2b16">&#9670;&nbsp;</a></span>GET_GLOBALISEL_PREDICATES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ae8a4d3c9110554465fec97831b1dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae8a4d3c9110554465fec97831b1dfd">&#9670;&nbsp;</a></span>GET_GLOBALISEL_TEMPORARIES_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00455">455</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1cd36a579f079f7f4506d9d097b2f0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd36a579f079f7f4506d9d097b2f0a8">&#9670;&nbsp;</a></span>GET_GLOBALISEL_TEMPORARIES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a79aef281242f8877523e32b6a669356e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79aef281242f8877523e32b6a669356e">&#9670;&nbsp;</a></span>changeICMPPredToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> changeICMPPredToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>&#160;</td>
          <td class="paramname"><em>P</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01273">1273</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="regexec_8c_source.html#l00112">EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, and <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>.</p>

</div>
</div>
<a id="a9acef535219004fa4c89f4f996343b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9acef535219004fa4c89f4f996343b6f">&#9670;&nbsp;</a></span>copySubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool copySubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>To</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for selectCopy. </p>
<p>Inserts a subregister copy from <code>SrcReg</code> to <code>*To</code>.</p>
<p>E.g "To = COPY SrcReg:SubReg" </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00856">856</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00367">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="Register_8h_source.html#l00126">llvm::Register::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">selectCopy()</a>.</p>

</div>
</div>
<a id="aafa6584a25c261a3300bcadca8073518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa6584a25c261a3300bcadca8073518">&#9670;&nbsp;</a></span>createDTuple()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> createDTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a tuple of D-registers using the registers in <code>Regs</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00626">626</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00606">createTuple()</a>.</p>

</div>
</div>
<a id="af01e8bd1c1aba89ed27081450bb0d9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01e8bd1c1aba89ed27081450bb0d9e8">&#9670;&nbsp;</a></span>createQTuple()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> createQTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a tuple of Q-registers using the registers in <code>Regs</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00635">635</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00606">createTuple()</a>.</p>

</div>
</div>
<a id="afb7df659747f14484e642788c2fe6788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7df659747f14484e642788c2fe6788">&#9670;&nbsp;</a></span>createTuple()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> createTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> unsigned&#160;</td>
          <td class="paramname"><em>RegClassIDs</em>[], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> unsigned&#160;</td>
          <td class="paramname"><em>SubRegs</em>[], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a REG_SEQUENCE instruction using the registers in <code>Regs</code>. </p>
<p>Helper function for functions like createDTuple and createQTuple.</p>
<p><code>RegClassIDs</code> - The list of register class IDs available for some tuple of a scalar class. E.g. QQRegClassID, QQQRegClassID, QQQQRegClassID. This is expected to contain between 2 and 4 tuple classes.</p>
<p><code>SubRegs</code> - The list of subregister classes associated with each register class ID in <code>RegClassIDs</code>. E.g., QQRegClassID should use the qsub0 subregister class. The index of each subregister class is expected to correspond with the index of each register class.</p>
<dl class="section return"><dt>Returns</dt><dd>Either the destination register of REG_SEQUENCE instruction that was created, or the 0th element of <code>Regs</code> if <code>Regs</code> contains a single element. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00606">606</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00367">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00262">llvm::MachineIRBuilder::getMF()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00737">llvm::TargetRegisterInfo::getRegClass()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00179">llvm::MCID::RegSequence</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00626">createDTuple()</a>, and <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00635">createQTuple()</a>.</p>

</div>
</div>
<a id="ab55883fe9044a3cd5195607500db6858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab55883fe9044a3cd5195607500db6858">&#9670;&nbsp;</a></span>findIntrinsicID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned findIntrinsicID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to find an intrinsic ID on an a MachineInstr. </p>
<p>Returns the ID if it exists, and 0 otherwise. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l05026">5026</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01561">llvm::find_if()</a>, and <a class="el" href="MD5_8cpp_source.html#l00059">I</a>.</p>

</div>
</div>
<a id="aafb37937e5f21c12443bd5278264d08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb37937e5f21c12443bd5278264d08b">&#9670;&nbsp;</a></span>fixupPHIOpBanks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void fixupPHIOpBanks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06138">6138</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00238">llvm::MachineIRBuilder::buildCopy()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00270">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00200">llvm::MachineBasicBlock::getFirstNonPHI()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00225">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00360">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00660">llvm::MachineRegisterInfo::getRegBankOrNull()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00732">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00306">llvm::MachineIRBuilder::setInsertPt()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00063">llvm::MachineRegisterInfo::setRegBank()</a>.</p>

</div>
</div>
<a id="acc140e80c9033d2194f701c849fd92b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc140e80c9033d2194f701c849fd92b3">&#9670;&nbsp;</a></span>getImmedFromMO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt;uint64_t&gt; getImmedFromMO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00643">643</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00542">llvm::MachineOperand::getCImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00289">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineOperand_8h_source.html#l00537">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00238">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00225">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00360">llvm::MachineOperand::getReg()</a>, <a class="el" href="Constants_8h_source.html#l00142">llvm::ConstantInt::getZExtValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00325">llvm::MachineOperand::isCImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00323">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

</div>
</div>
<a id="a03ac2c8c129b06df3ea6bc3bd65e871d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ac2c8c129b06df3ea6bc3bd65e871d">&#9670;&nbsp;</a></span>getInsertVecEltOpInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;unsigned, unsigned&gt; getInsertVecEltOpInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given size and RB. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04191">4191</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="adba6b0f5197cda6e31725e3309fb7cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba6b0f5197cda6e31725e3309fb7cb0">&#9670;&nbsp;</a></span>getLaneCopyOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getLaneCopyOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>CopyOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>ExtractSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> unsigned&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03845">3845</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>.</p>

</div>
</div>
<a id="a7dbb6b23df55633d29189da7a36cc350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbb6b23df55633d29189da7a36cc350">&#9670;&nbsp;</a></span>getMinClassForRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* getMinClassForRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>GetAllRegSet</em> = <code><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a register bank, and size in bits, return the smallest register class that can represent that combination. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00516">516</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00882">getRegClassesForCopy()</a>, and <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">selectCopy()</a>.</p>

</div>
</div>
<a id="a496c2822a80bc1f575e662e247f61d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496c2822a80bc1f575e662e247f61d77">&#9670;&nbsp;</a></span>getMinSizeForRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getMinSizeForRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the minimum size the given register bank can hold. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00580">580</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">selectCopy()</a>.</p>

</div>
</div>
<a id="a2df7b57ad693f7a4fdec514222c5e24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df7b57ad693f7a4fdec514222c5e24e">&#9670;&nbsp;</a></span>getRegClassesForCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt; getRegClassesForCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to get the source and destination register classes for a copy. </p>
<p>Returns a std::pair containing the source register class for the copy, and the destination register class for the copy. If a register class cannot be determined, then it will be nullptr. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00882">882</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00516">getMinClassForRegBank()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">selectCopy()</a>.</p>

</div>
</div>
<a id="ac27317e513ca940053ef5778f920269f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27317e513ca940053ef5778f920269f">&#9670;&nbsp;</a></span>getShiftTypeForInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> getShiftTypeForInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a shift instruction, return the correct shift type for that instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l05849">5849</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::ASR</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00033">llvm::AArch64_AM::InvalidShiftExtend</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSR</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>.</p>

</div>
</div>
<a id="a902b09cfe1ad72267169b4f08909f680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902b09cfe1ad72267169b4f08909f680">&#9670;&nbsp;</a></span>getSubRegForClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getSubRegForClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the correct subregister to use for a given register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00552">552</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00274">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">selectCopy()</a>.</p>

</div>
</div>
<a id="a376f5aa1990808e8e65cc77dd462c677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a376f5aa1990808e8e65cc77dd462c677">&#9670;&nbsp;</a></span>getTestBitReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> getTestBitReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Invert</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a register which can be used as a bit to test in a TB(N)Z. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01301">1301</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bit</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00289">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00404">llvm::getDefIgnoringCopies()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00153">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00732">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="Register_8h_source.html#l00126">llvm::Register::isValid()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01566">Reg</a>, and <a class="el" href="BitVector_8h_source.html#l00840">std::swap()</a>.</p>

</div>
</div>
<a id="a9068fdca4249bbb4bc6a2a162252c8cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9068fdca4249bbb4bc6a2a162252c8cc">&#9670;&nbsp;</a></span>getVectorShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt;int64_t&gt; getVectorShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the element immediate value of a vector shift operand if found. </p>
<p>This needs to detect a splat-like operation, e.g. a G_BUILD_VECTOR. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01690">1690</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00732">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00123">llvm::LLT::isVector()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01566">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01700">getVectorSHLImm()</a>.</p>

</div>
</div>
<a id="ad2bbfc7e2e29d50a4da276ea33bbd2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2bbfc7e2e29d50a4da276ea33bbd2cb">&#9670;&nbsp;</a></span>getVectorSHLImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt;int64_t&gt; getVectorSHLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>SrcTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Matches and returns the shift immediate value for a SHL instruction given a shift operand. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01700">1700</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00237">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00153">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01690">getVectorShiftImm()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01566">Reg</a>.</p>

</div>
</div>
<a id="abfe88c5c35b927527bbf2475bbf28416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe88c5c35b927527bbf2475bbf28416">&#9670;&nbsp;</a></span>isSignExtendShiftType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSignExtendShiftType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l05365">5365</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00045">llvm::AArch64_AM::SXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00046">llvm::AArch64_AM::SXTH</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00047">llvm::AArch64_AM::SXTW</a>.</p>

</div>
</div>
<a id="a1d58cc5c01d8fb05685b16e9ce519fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d58cc5c01d8fb05685b16e9ce519fcc">&#9670;&nbsp;</a></span>isValidCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isValidCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>DstBank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function that verifies that we have a valid copy at the end of selectCopy. </p>
<p>Verifies that the source and dest have the expected sizes and then returns true. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00823">823</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">selectCopy()</a>.</p>

</div>
</div>
<a id="a8e3929f9a80e9ff6d48e35bba3e2d600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e3929f9a80e9ff6d48e35bba3e2d600">&#9670;&nbsp;</a></span>selectBinaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned selectBinaryOp </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>GenericOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegBankID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Select the AArch64 opcode for the basic binary operation <code>GenericOpc</code> (such as G_OR or G_SDIV), appropriate for the register bank <code>RegBankID</code> and of size <code>OpSize</code>. </p>
<dl class="section return"><dt>Returns</dt><dd><code>GenericOpc</code> if the combination is unsupported. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00716">716</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="FastISel_8cpp_source.html#l01698">llvm::FastISel::selectOperator()</a>.</p>

</div>
</div>
<a id="a933b079df28c77f3850ed1edf94c6ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933b079df28c77f3850ed1edf94c6ed8">&#9670;&nbsp;</a></span>selectCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool selectCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">907</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00123">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00238">llvm::MachineIRBuilder::buildCopy()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00856">copySubReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00516">getMinClassForRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00580">getMinSizeForRegBank()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00882">getRegClassesForCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00274">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00552">getSubRegForClass()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00823">isValidCopy()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

</div>
</div>
<a id="a18c672925e05a23b72838be961003fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c672925e05a23b72838be961003fc7">&#9670;&nbsp;</a></span>selectFPConvOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned selectFPConvOpc </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>GenericOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>DstTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>SrcTy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01026">1026</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00153">llvm::LLT::getSizeInBits()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00119">llvm::LLT::isScalar()</a>.</p>

</div>
</div>
<a id="a61d01252826372b1ec3aefc12e0c23d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d01252826372b1ec3aefc12e0c23d1">&#9670;&nbsp;</a></span>selectLoadStoreUIOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned selectLoadStoreUIOp </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>GenericOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegBankID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Select the AArch64 opcode for the G_LOAD or G_STORE operation <code>GenericOpc</code>, appropriate for the (value) register bank <code>RegBankID</code> and of memory access size <code>OpSize</code>. </p>
<p>This returns the variant with the base+unsigned-immediate addressing mode (e.g., LDRXui). </p><dl class="section return"><dt>Returns</dt><dd><code>GenericOpc</code> if the combination is unsupported. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00787">787</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARCInstrInfo_8cpp_source.html#l00058">isStore()</a>.</p>

</div>
</div>
<a id="ac3419b7821dce4fc2e3a6f4a96b7dbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3419b7821dce4fc2e3a6f4a96b7dbaa">&#9670;&nbsp;</a></span>unsupportedBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool unsupportedBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether <code>I</code> is a currently unsupported binary operation: </p>
<ul>
<li>it has an unsized type</li>
<li>an operand is not a vreg</li>
<li>all operands are not in the same bank These are checks that should someday live in the verifier, but right now, these are mostly limitations of the aarch64 selector. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00670">670</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00732">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00117">llvm::LLT::isValid()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 8 2022 05:07:04 for LLVM by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
