INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Project/KEY_LED/rtl/KEY_LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEY_LED
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Project/KEY_LED/prj/KEY_LED.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
