0.6
2016.4
Jan 23 2017
19:37:30
D:/MATERIALE AN 3 SEM 1/SSC/lab7/mips_multicycle/mips_multicycle.sim/sim_1/synth/timing/contrUnit_time_synth.v,1670803071,verilog,,,,ALUControl;LDCP_HD1;LDCP_HD2;LDCP_UNIQ_BASE_;Memory;alu;controlUnit;glbl;instreg;multiCycle;pc;reg;reg_0;reg_1;reg_2;regfile,,,,,,,,
