#ifndefSTM32L4xx_HAL_DMA_H#defineSTM32L4xx_HAL_DMA_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx_hal_def.h"typedefstruct{uint32_tRequest;uint32_tDirection;uint32_tPeriphInc;uint32_tMemInc;uint32_tPeriphDataAlignment;uint32_tMemDataAlignment;uint32_tMode;uint32_tPriority;}DMA_InitTypeDef;typedefenum{HAL_DMA_STATE_RESET=0x00U,HAL_DMA_STATE_READY=0x01U,HAL_DMA_STATE_BUSY=0x02U,HAL_DMA_STATE_TIMEOUT=0x03U,}HAL_DMA_StateTypeDef;typedefenum{HAL_DMA_FULL_TRANSFER=0x00U,HAL_DMA_HALF_TRANSFER=0x01U}HAL_DMA_LevelCompleteTypeDef;typedefenum{HAL_DMA_XFER_CPLT_CB_ID=0x00U,HAL_DMA_XFER_HALFCPLT_CB_ID=0x01U,HAL_DMA_XFER_ERROR_CB_ID=0x02U,HAL_DMA_XFER_ABORT_CB_ID=0x03U,HAL_DMA_XFER_ALL_CB_ID=0x04U}HAL_DMA_CallbackIDTypeDef;typedefstruct__DMA_HandleTypeDef{DMA_Channel_TypeDef*Instance;DMA_InitTypeDefInit;HAL_LockTypeDefLock;__IOHAL_DMA_StateTypeDefState;void*Parent;void(*XferCpltCallback)(struct__DMA_HandleTypeDef*hdma);void(*XferHalfCpltCallback)(struct__DMA_HandleTypeDef*hdma);void(*XferErrorCallback)(struct__DMA_HandleTypeDef*hdma);void(*XferAbortCallback)(struct__DMA_HandleTypeDef*hdma);__IOuint32_tErrorCode;DMA_TypeDef*DmaBaseAddress;uint32_tChannelIndex;#ifdefined(DMAMUX1)DMAMUX_Channel_TypeDef*DMAmuxChannel;DMAMUX_ChannelStatus_TypeDef*DMAmuxChannelStatus;uint32_tDMAmuxChannelStatusMask;DMAMUX_RequestGen_TypeDef*DMAmuxRequestGen;DMAMUX_RequestGenStatus_TypeDef*DMAmuxRequestGenStatus;uint32_tDMAmuxRequestGenStatusMask;#endif}DMA_HandleTypeDef;#defineHAL_DMA_ERROR_NONE0x00000000U#defineHAL_DMA_ERROR_TE0x00000001U#defineHAL_DMA_ERROR_NO_XFER0x00000004U#defineHAL_DMA_ERROR_TIMEOUT0x00000020U#defineHAL_DMA_ERROR_NOT_SUPPORTED0x00000100U#defineHAL_DMA_ERROR_SYNC0x00000200U#defineHAL_DMA_ERROR_REQGEN0x00000400U#if!defined(DMAMUX1)#defineDMA_REQUEST_00U#defineDMA_REQUEST_11U#defineDMA_REQUEST_22U#defineDMA_REQUEST_33U#defineDMA_REQUEST_44U#defineDMA_REQUEST_55U#defineDMA_REQUEST_66U#defineDMA_REQUEST_77U#endif#ifdefined(DMAMUX1)#defineDMA_REQUEST_MEM2MEM0U#defineDMA_REQUEST_GENERATOR01U#defineDMA_REQUEST_GENERATOR12U#defineDMA_REQUEST_GENERATOR23U#defineDMA_REQUEST_GENERATOR34U#defineDMA_REQUEST_ADC15U#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)#defineDMA_REQUEST_ADC26U#defineDMA_REQUEST_DAC1_CH17U#defineDMA_REQUEST_DAC1_CH28U#defineDMA_REQUEST_TIM6_UP9U#defineDMA_REQUEST_TIM7_UP10U#defineDMA_REQUEST_SPI1_RX11U#defineDMA_REQUEST_SPI1_TX12U#defineDMA_REQUEST_SPI2_RX13U#defineDMA_REQUEST_SPI2_TX14U#defineDMA_REQUEST_SPI3_RX15U#defineDMA_REQUEST_SPI3_TX16U#defineDMA_REQUEST_I2C1_RX17U#defineDMA_REQUEST_I2C1_TX18U#defineDMA_REQUEST_I2C2_RX19U#defineDMA_REQUEST_I2C2_TX20U#defineDMA_REQUEST_I2C3_RX21U#defineDMA_REQUEST_I2C3_TX22U#defineDMA_REQUEST_I2C4_RX23U#defineDMA_REQUEST_I2C4_TX24U#defineDMA_REQUEST_USART1_RX25U#defineDMA_REQUEST_USART1_TX26U#defineDMA_REQUEST_USART2_RX27U#defineDMA_REQUEST_USART2_TX28U#defineDMA_REQUEST_USART3_RX29U#defineDMA_REQUEST_USART3_TX30U#defineDMA_REQUEST_UART4_RX31U#defineDMA_REQUEST_UART4_TX32U#defineDMA_REQUEST_UART5_RX33U#defineDMA_REQUEST_UART5_TX34U#defineDMA_REQUEST_LPUART1_RX35U#defineDMA_REQUEST_LPUART1_TX36U#defineDMA_REQUEST_SAI1_A37U#defineDMA_REQUEST_SAI1_B38U#defineDMA_REQUEST_SAI2_A39U#defineDMA_REQUEST_SAI2_B40U#defineDMA_REQUEST_OCTOSPI141U#defineDMA_REQUEST_OCTOSPI242U#defineDMA_REQUEST_TIM1_CH143U#defineDMA_REQUEST_TIM1_CH244U#defineDMA_REQUEST_TIM1_CH345U#defineDMA_REQUEST_TIM1_CH446U#defineDMA_REQUEST_TIM1_UP47U#defineDMA_REQUEST_TIM1_TRIG48U#defineDMA_REQUEST_TIM1_COM49U#defineDMA_REQUEST_TIM8_CH150U#defineDMA_REQUEST_TIM8_CH251U#defineDMA_REQUEST_TIM8_CH352U#defineDMA_REQUEST_TIM8_CH453U#defineDMA_REQUEST_TIM8_UP54U#defineDMA_REQUEST_TIM8_TRIG55U#defineDMA_REQUEST_TIM8_COM56U#defineDMA_REQUEST_TIM2_CH157U#defineDMA_REQUEST_TIM2_CH258U#defineDMA_REQUEST_TIM2_CH359U#defineDMA_REQUEST_TIM2_CH460U#defineDMA_REQUEST_TIM2_UP61U#defineDMA_REQUEST_TIM3_CH162U#defineDMA_REQUEST_TIM3_CH263U#defineDMA_REQUEST_TIM3_CH364U#defineDMA_REQUEST_TIM3_CH465U#defineDMA_REQUEST_TIM3_UP66U#defineDMA_REQUEST_TIM3_TRIG67U#defineDMA_REQUEST_TIM4_CH168U#defineDMA_REQUEST_TIM4_CH269U#defineDMA_REQUEST_TIM4_CH370U#defineDMA_REQUEST_TIM4_CH471U#defineDMA_REQUEST_TIM4_UP72U#defineDMA_REQUEST_TIM5_CH173U#defineDMA_REQUEST_TIM5_CH274U#defineDMA_REQUEST_TIM5_CH375U#defineDMA_REQUEST_TIM5_CH476U#defineDMA_REQUEST_TIM5_UP77U#defineDMA_REQUEST_TIM5_TRIG78U#defineDMA_REQUEST_TIM15_CH179U#defineDMA_REQUEST_TIM15_UP80U#defineDMA_REQUEST_TIM15_TRIG81U#defineDMA_REQUEST_TIM15_COM82U#defineDMA_REQUEST_TIM16_CH183U#defineDMA_REQUEST_TIM16_UP84U#defineDMA_REQUEST_TIM17_CH185U#defineDMA_REQUEST_TIM17_UP86U#defineDMA_REQUEST_DFSDM1_FLT087U#defineDMA_REQUEST_DFSDM1_FLT188U#defineDMA_REQUEST_DCMI91U#defineDMA_REQUEST_DCMI_PSSI91U#defineDMA_REQUEST_AES_IN92U#defineDMA_REQUEST_AES_OUT93U#defineDMA_REQUEST_HASH_IN94U#else#defineDMA_REQUEST_DAC1_CH16U#defineDMA_REQUEST_DAC1_CH27U#defineDMA_REQUEST_TIM6_UP8U#defineDMA_REQUEST_TIM7_UP9U#defineDMA_REQUEST_SPI1_RX10U#defineDMA_REQUEST_SPI1_TX11U#defineDMA_REQUEST_SPI2_RX12U#defineDMA_REQUEST_SPI2_TX13U#defineDMA_REQUEST_SPI3_RX14U#defineDMA_REQUEST_SPI3_TX15U#defineDMA_REQUEST_I2C1_RX16U#defineDMA_REQUEST_I2C1_TX17U#defineDMA_REQUEST_I2C2_RX18U#defineDMA_REQUEST_I2C2_TX19U#defineDMA_REQUEST_I2C3_RX20U#defineDMA_REQUEST_I2C3_TX21U#defineDMA_REQUEST_I2C4_RX22U#defineDMA_REQUEST_I2C4_TX23U#defineDMA_REQUEST_USART1_RX24U#defineDMA_REQUEST_USART1_TX25U#defineDMA_REQUEST_USART2_RX26U#defineDMA_REQUEST_USART2_TX27U#defineDMA_REQUEST_USART3_RX28U#defineDMA_REQUEST_USART3_TX29U#defineDMA_REQUEST_UART4_RX30U#defineDMA_REQUEST_UART4_TX31U#defineDMA_REQUEST_UART5_RX32U#defineDMA_REQUEST_UART5_TX33U#defineDMA_REQUEST_LPUART1_RX34U#defineDMA_REQUEST_LPUART1_TX35U#defineDMA_REQUEST_SAI1_A36U#defineDMA_REQUEST_SAI1_B37U#defineDMA_REQUEST_SAI2_A38U#defineDMA_REQUEST_SAI2_B39U#defineDMA_REQUEST_OCTOSPI140U#defineDMA_REQUEST_OCTOSPI241U#defineDMA_REQUEST_TIM1_CH142U#defineDMA_REQUEST_TIM1_CH243U#defineDMA_REQUEST_TIM1_CH344U#defineDMA_REQUEST_TIM1_CH445U#defineDMA_REQUEST_TIM1_UP46U#defineDMA_REQUEST_TIM1_TRIG47U#defineDMA_REQUEST_TIM1_COM48U#defineDMA_REQUEST_TIM8_CH149U#defineDMA_REQUEST_TIM8_CH250U#defineDMA_REQUEST_TIM8_CH351U#defineDMA_REQUEST_TIM8_CH452U#defineDMA_REQUEST_TIM8_UP53U#defineDMA_REQUEST_TIM8_TRIG54U#defineDMA_REQUEST_TIM8_COM55U#defineDMA_REQUEST_TIM2_CH156U#defineDMA_REQUEST_TIM2_CH257U#defineDMA_REQUEST_TIM2_CH358U#defineDMA_REQUEST_TIM2_CH459U#defineDMA_REQUEST_TIM2_UP60U#defineDMA_REQUEST_TIM3_CH161U#defineDMA_REQUEST_TIM3_CH262U#defineDMA_REQUEST_TIM3_CH363U#defineDMA_REQUEST_TIM3_CH464U#defineDMA_REQUEST_TIM3_UP65U#defineDMA_REQUEST_TIM3_TRIG66U#defineDMA_REQUEST_TIM4_CH167U#defineDMA_REQUEST_TIM4_CH268U#defineDMA_REQUEST_TIM4_CH369U#defineDMA_REQUEST_TIM4_CH470U#defineDMA_REQUEST_TIM4_UP71U#defineDMA_REQUEST_TIM5_CH172U#defineDMA_REQUEST_TIM5_CH273U#defineDMA_REQUEST_TIM5_CH374U#defineDMA_REQUEST_TIM5_CH475U#defineDMA_REQUEST_TIM5_UP76U#defineDMA_REQUEST_TIM5_TRIG77U#defineDMA_REQUEST_TIM15_CH178U#defineDMA_REQUEST_TIM15_UP79U#defineDMA_REQUEST_TIM15_TRIG80U#defineDMA_REQUEST_TIM15_COM81U#defineDMA_REQUEST_TIM16_CH182U#defineDMA_REQUEST_TIM16_UP83U#defineDMA_REQUEST_TIM17_CH184U#defineDMA_REQUEST_TIM17_UP85U#defineDMA_REQUEST_DFSDM1_FLT086U#defineDMA_REQUEST_DFSDM1_FLT187U#defineDMA_REQUEST_DFSDM1_FLT288U#defineDMA_REQUEST_DFSDM1_FLT389U#defineDMA_REQUEST_DCMI90U#defineDMA_REQUEST_AES_IN91U#defineDMA_REQUEST_AES_OUT92U#defineDMA_REQUEST_HASH_IN93U#endif#endif#defineDMA_PERIPH_TO_MEMORY0x00000000U#defineDMA_MEMORY_TO_PERIPHDMA_CCR_DIR#defineDMA_MEMORY_TO_MEMORYDMA_CCR_MEM2MEM#defineDMA_PINC_ENABLEDMA_CCR_PINC#defineDMA_PINC_DISABLE0x00000000U#defineDMA_MINC_ENABLEDMA_CCR_MINC#defineDMA_MINC_DISABLE0x00000000U#defineDMA_PDATAALIGN_BYTE0x00000000U#defineDMA_PDATAALIGN_HALFWORDDMA_CCR_PSIZE_0#defineDMA_PDATAALIGN_WORDDMA_CCR_PSIZE_1#defineDMA_MDATAALIGN_BYTE0x00000000U#defineDMA_MDATAALIGN_HALFWORDDMA_CCR_MSIZE_0#defineDMA_MDATAALIGN_WORDDMA_CCR_MSIZE_1#defineDMA_NORMAL0x00000000U#defineDMA_CIRCULARDMA_CCR_CIRC#defineDMA_PRIORITY_LOW0x00000000U#defineDMA_PRIORITY_MEDIUMDMA_CCR_PL_0#defineDMA_PRIORITY_HIGHDMA_CCR_PL_1#defineDMA_PRIORITY_VERY_HIGHDMA_CCR_PL#defineDMA_IT_TCDMA_CCR_TCIE#defineDMA_IT_HTDMA_CCR_HTIE#defineDMA_IT_TEDMA_CCR_TEIE#defineDMA_FLAG_GL1DMA_ISR_GIF1#defineDMA_FLAG_TC1DMA_ISR_TCIF1#defineDMA_FLAG_HT1DMA_ISR_HTIF1#defineDMA_FLAG_TE1DMA_ISR_TEIF1#defineDMA_FLAG_GL2DMA_ISR_GIF2#defineDMA_FLAG_TC2DMA_ISR_TCIF2#defineDMA_FLAG_HT2DMA_ISR_HTIF2#defineDMA_FLAG_TE2DMA_ISR_TEIF2#defineDMA_FLAG_GL3DMA_ISR_GIF3#defineDMA_FLAG_TC3DMA_ISR_TCIF3#defineDMA_FLAG_HT3DMA_ISR_HTIF3#defineDMA_FLAG_TE3DMA_ISR_TEIF3#defineDMA_FLAG_GL4DMA_ISR_GIF4#defineDMA_FLAG_TC4DMA_ISR_TCIF4#defineDMA_FLAG_HT4DMA_ISR_HTIF4#defineDMA_FLAG_TE4DMA_ISR_TEIF4#defineDMA_FLAG_GL5DMA_ISR_GIF5#defineDMA_FLAG_TC5DMA_ISR_TCIF5#defineDMA_FLAG_HT5DMA_ISR_HTIF5#defineDMA_FLAG_TE5DMA_ISR_TEIF5#defineDMA_FLAG_GL6DMA_ISR_GIF6#defineDMA_FLAG_TC6DMA_ISR_TCIF6#defineDMA_FLAG_HT6DMA_ISR_HTIF6#defineDMA_FLAG_TE6DMA_ISR_TEIF6#defineDMA_FLAG_GL7DMA_ISR_GIF7#defineDMA_FLAG_TC7DMA_ISR_TCIF7#defineDMA_FLAG_HT7DMA_ISR_HTIF7#defineDMA_FLAG_TE7DMA_ISR_TEIF7#define__HAL_DMA_RESET_HANDLE_STATE(__HANDLE__)((__HANDLE__)->State=HAL_DMA_STATE_RESET)#define__HAL_DMA_ENABLE(__HANDLE__)((__HANDLE__)->Instance->CCR|=DMA_CCR_EN)#define__HAL_DMA_DISABLE(__HANDLE__)((__HANDLE__)->Instance->CCR&=~DMA_CCR_EN)#define__HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__)\(((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel1))?DMA_FLAG_TC1:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel1))?DMA_FLAG_TC1:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel2))?DMA_FLAG_TC2:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel2))?DMA_FLAG_TC2:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel3))?DMA_FLAG_TC3:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel3))?DMA_FLAG_TC3:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel4))?DMA_FLAG_TC4:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel4))?DMA_FLAG_TC4:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel5))?DMA_FLAG_TC5:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel5))?DMA_FLAG_TC5:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel6))?DMA_FLAG_TC6:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel6))?DMA_FLAG_TC6:\DMA_FLAG_TC7)#define__HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\(((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel1))?DMA_FLAG_HT1:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel1))?DMA_FLAG_HT1:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel2))?DMA_FLAG_HT2:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel2))?DMA_FLAG_HT2:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel3))?DMA_FLAG_HT3:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel3))?DMA_FLAG_HT3:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel4))?DMA_FLAG_HT4:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel4))?DMA_FLAG_HT4:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel5))?DMA_FLAG_HT5:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel5))?DMA_FLAG_HT5:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel6))?DMA_FLAG_HT6:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel6))?DMA_FLAG_HT6:\DMA_FLAG_HT7)#define__HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\(((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel1))?DMA_FLAG_TE1:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel1))?DMA_FLAG_TE1:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel2))?DMA_FLAG_TE2:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel2))?DMA_FLAG_TE2:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel3))?DMA_FLAG_TE3:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel3))?DMA_FLAG_TE3:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel4))?DMA_FLAG_TE4:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel4))?DMA_FLAG_TE4:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel5))?DMA_FLAG_TE5:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel5))?DMA_FLAG_TE5:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel6))?DMA_FLAG_TE6:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel6))?DMA_FLAG_TE6:\DMA_FLAG_TE7)#define__HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__)\(((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel1))?DMA_ISR_GIF1:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel1))?DMA_ISR_GIF1:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel2))?DMA_ISR_GIF2:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel2))?DMA_ISR_GIF2:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel3))?DMA_ISR_GIF3:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel3))?DMA_ISR_GIF3:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel4))?DMA_ISR_GIF4:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel4))?DMA_ISR_GIF4:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel5))?DMA_ISR_GIF5:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel5))?DMA_ISR_GIF5:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA1_Channel6))?DMA_ISR_GIF6:\((uint32_t)((__HANDLE__)->Instance)==((uint32_t)DMA2_Channel6))?DMA_ISR_GIF6:\DMA_ISR_GIF7)#define__HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__)(((uint32_t)((__HANDLE__)->Instance)>((uint32_t)DMA1_Channel7))?\(DMA2->ISR&(__FLAG__)):(DMA1->ISR&(__FLAG__)))#define__HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__)(((uint32_t)((__HANDLE__)->Instance)>((uint32_t)DMA1_Channel7))?\(DMA2->IFCR=(__FLAG__)):(DMA1->IFCR=(__FLAG__)))#define__HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__)((__HANDLE__)->Instance->CCR|=(__INTERRUPT__))#define__HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__)((__HANDLE__)->Instance->CCR&=~(__INTERRUPT__))#define__HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__)(((__HANDLE__)->Instance->CCR&(__INTERRUPT__)))#define__HAL_DMA_GET_COUNTER(__HANDLE__)((__HANDLE__)->Instance->CNDTR)#ifdefined(DMAMUX1)#include"stm32l4xx_hal_dma_ex.h"#endifHAL_StatusTypeDefHAL_DMA_Init(DMA_HandleTypeDef*hdma);HAL_StatusTypeDefHAL_DMA_DeInit(DMA_HandleTypeDef*hdma);HAL_StatusTypeDefHAL_DMA_Start(DMA_HandleTypeDef*hdma,uint32_tSrcAddress,uint32_tDstAddress,uint32_tDataLength);HAL_StatusTypeDefHAL_DMA_Start_IT(DMA_HandleTypeDef*hdma,uint32_tSrcAddress,uint32_tDstAddress,uint32_tDataLength);HAL_StatusTypeDefHAL_DMA_Abort(DMA_HandleTypeDef*hdma);HAL_StatusTypeDefHAL_DMA_Abort_IT(DMA_HandleTypeDef*hdma);HAL_StatusTypeDefHAL_DMA_PollForTransfer(DMA_HandleTypeDef*hdma,HAL_DMA_LevelCompleteTypeDefCompleteLevel,uint32_tTimeout);voidHAL_DMA_IRQHandler(DMA_HandleTypeDef*hdma);HAL_StatusTypeDefHAL_DMA_RegisterCallback(DMA_HandleTypeDef*hdma,HAL_DMA_CallbackIDTypeDefCallbackID,void(*pCallback)(DMA_HandleTypeDef*_hdma));HAL_StatusTypeDefHAL_DMA_UnRegisterCallback(DMA_HandleTypeDef*hdma,HAL_DMA_CallbackIDTypeDefCallbackID);HAL_DMA_StateTypeDefHAL_DMA_GetState(DMA_HandleTypeDef*hdma);uint32_tHAL_DMA_GetError(DMA_HandleTypeDef*hdma);#defineIS_DMA_DIRECTION(DIRECTION)(((DIRECTION)==DMA_PERIPH_TO_MEMORY)||\((DIRECTION)==DMA_MEMORY_TO_PERIPH)||\((DIRECTION)==DMA_MEMORY_TO_MEMORY))#defineIS_DMA_BUFFER_SIZE(SIZE)(((SIZE)>=0x1U)&&((SIZE)<0x10000U))#defineIS_DMA_PERIPHERAL_INC_STATE(STATE)(((STATE)==DMA_PINC_ENABLE)||\((STATE)==DMA_PINC_DISABLE))#defineIS_DMA_MEMORY_INC_STATE(STATE)(((STATE)==DMA_MINC_ENABLE)||\((STATE)==DMA_MINC_DISABLE))#if!defined(DMAMUX1)#defineIS_DMA_ALL_REQUEST(REQUEST)(((REQUEST)==DMA_REQUEST_0)||\((REQUEST)==DMA_REQUEST_1)||\((REQUEST)==DMA_REQUEST_2)||\((REQUEST)==DMA_REQUEST_3)||\((REQUEST)==DMA_REQUEST_4)||\((REQUEST)==DMA_REQUEST_5)||\((REQUEST)==DMA_REQUEST_6)||\((REQUEST)==DMA_REQUEST_7))#endif#ifdefined(DMAMUX1)#defineIS_DMA_ALL_REQUEST(REQUEST)((REQUEST)<=DMA_REQUEST_HASH_IN)#endif#defineIS_DMA_PERIPHERAL_DATA_SIZE(SIZE)(((SIZE)==DMA_PDATAALIGN_BYTE)||\((SIZE)==DMA_PDATAALIGN_HALFWORD)||\((SIZE)==DMA_PDATAALIGN_WORD))#defineIS_DMA_MEMORY_DATA_SIZE(SIZE)(((SIZE)==DMA_MDATAALIGN_BYTE)||\((SIZE)==DMA_MDATAALIGN_HALFWORD)||\((SIZE)==DMA_MDATAALIGN_WORD))#defineIS_DMA_MODE(MODE)(((MODE)==DMA_NORMAL)||\((MODE)==DMA_CIRCULAR))#defineIS_DMA_PRIORITY(PRIORITY)(((PRIORITY)==DMA_PRIORITY_LOW)||\((PRIORITY)==DMA_PRIORITY_MEDIUM)||\((PRIORITY)==DMA_PRIORITY_HIGH)||\((PRIORITY)==DMA_PRIORITY_VERY_HIGH))#ifdef__cplusplus}#endif#endif