

================================================================
== Vitis HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Wed Feb 23 10:46:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Gaussian_Blur
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VConvH_VConvW  |        ?|        ?|        22|          1|          1|     ?|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 26 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 4 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%h_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %h" [Gaussian_Blur/blur.cpp:64]   --->   Operation 27 'read' 'h_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%vconv_xlim_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %vconv_xlim_loc"   --->   Operation 28 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %h_out, i32 %h_read" [Gaussian_Blur/blur.cpp:64]   --->   Operation 29 'write' 'write_ln64' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cast = zext i32 %h_read" [Gaussian_Blur/blur.cpp:64]   --->   Operation 31 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %vconv_xlim_loc_read"   --->   Operation 32 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [Gaussian_Blur/blur.cpp:64]   --->   Operation 33 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %hconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %vconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %vconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %hconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [Gaussian_Blur/blur.cpp:64]   --->   Operation 42 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.42>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %entry, i64 %add_ln64, void %._crit_edge4.i.i" [Gaussian_Blur/blur.cpp:64]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%row = phi i32 0, void %entry, i32 %add_ln65, void %._crit_edge4.i.i" [Gaussian_Blur/blur.cpp:65]   --->   Operation 45 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.52ns)   --->   "%add_ln64 = add i64 %indvar_flatten, i64 1" [Gaussian_Blur/blur.cpp:64]   --->   Operation 46 'add' 'add_ln64' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.77ns)   --->   "%icmp_ln64 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Gaussian_Blur/blur.cpp:64]   --->   Operation 47 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %._crit_edge642.loopexit.i.i, void %.exit" [Gaussian_Blur/blur.cpp:64]   --->   Operation 48 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i32 %row, i32 %vconv_xlim_loc_read" [Gaussian_Blur/blur.cpp:65]   --->   Operation 49 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln64)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln64 = select i1 %icmp_ln65, i32 0, i32 %row" [Gaussian_Blur/blur.cpp:64]   --->   Operation 50 'select' 'select_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %select_ln64" [Gaussian_Blur/blur.cpp:65]   --->   Operation 51 'zext' 'zext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_V_0_addr = getelementptr i24 %linebuf_V_0, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 52 'getelementptr' 'linebuf_V_0_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (3.25ns)   --->   "%linebuf_V_0_load = load i11 %linebuf_V_0_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 53 'load' 'linebuf_V_0_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%linebuf_V_1_addr = getelementptr i24 %linebuf_V_1, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 54 'getelementptr' 'linebuf_V_1_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%linebuf_V_1_load = load i11 %linebuf_V_1_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 55 'load' 'linebuf_V_1_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%linebuf_V_2_addr = getelementptr i24 %linebuf_V_2, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 56 'getelementptr' 'linebuf_V_2_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%linebuf_V_2_load = load i11 %linebuf_V_2_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 57 'load' 'linebuf_V_2_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%linebuf_V_3_addr = getelementptr i24 %linebuf_V_3, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 58 'getelementptr' 'linebuf_V_3_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%linebuf_V_3_load = load i11 %linebuf_V_3_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 59 'load' 'linebuf_V_3_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%linebuf_V_4_addr = getelementptr i24 %linebuf_V_4, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 60 'getelementptr' 'linebuf_V_4_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%linebuf_V_4_load = load i11 %linebuf_V_4_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 61 'load' 'linebuf_V_4_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%linebuf_V_5_addr = getelementptr i24 %linebuf_V_5, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 62 'getelementptr' 'linebuf_V_5_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%linebuf_V_5_load = load i11 %linebuf_V_5_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 63 'load' 'linebuf_V_5_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%linebuf_V_6_addr = getelementptr i24 %linebuf_V_6, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 64 'getelementptr' 'linebuf_V_6_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%linebuf_V_6_load = load i11 %linebuf_V_6_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 65 'load' 'linebuf_V_6_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%linebuf_V_7_addr = getelementptr i24 %linebuf_V_7, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 66 'getelementptr' 'linebuf_V_7_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%linebuf_V_7_load = load i11 %linebuf_V_7_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 67 'load' 'linebuf_V_7_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%linebuf_V_8_addr = getelementptr i24 %linebuf_V_8, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 68 'getelementptr' 'linebuf_V_8_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%linebuf_V_8_load = load i11 %linebuf_V_8_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 69 'load' 'linebuf_V_8_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%linebuf_V_9_addr = getelementptr i24 %linebuf_V_9, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 70 'getelementptr' 'linebuf_V_9_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%linebuf_V_9_load = load i11 %linebuf_V_9_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 71 'load' 'linebuf_V_9_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%linebuf_V_10_addr = getelementptr i24 %linebuf_V_10, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 72 'getelementptr' 'linebuf_V_10_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%linebuf_V_10_load = load i11 %linebuf_V_10_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 73 'load' 'linebuf_V_10_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%linebuf_V_11_addr = getelementptr i24 %linebuf_V_11, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 74 'getelementptr' 'linebuf_V_11_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%linebuf_V_11_load = load i11 %linebuf_V_11_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 75 'load' 'linebuf_V_11_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%linebuf_V_12_addr = getelementptr i24 %linebuf_V_12, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 76 'getelementptr' 'linebuf_V_12_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%linebuf_V_12_load = load i11 %linebuf_V_12_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 77 'load' 'linebuf_V_12_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%linebuf_V_13_addr = getelementptr i24 %linebuf_V_13, i64 0, i64 %zext_ln65" [Gaussian_Blur/blur.cpp:72]   --->   Operation 78 'getelementptr' 'linebuf_V_13_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%linebuf_V_13_load = load i11 %linebuf_V_13_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 79 'load' 'linebuf_V_13_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %select_ln64, i32 1" [Gaussian_Blur/blur.cpp:65]   --->   Operation 80 'add' 'add_ln65' <Predicate = (!icmp_ln64)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 82 [1/1] (3.63ns)   --->   "%tmp = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %hconv" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'read' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i24 %tmp" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 83 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i8 %trunc_ln155" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 84 'zext' 'zext_ln155' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%linebuf_V_0_load = load i11 %linebuf_V_0_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 85 'load' 'linebuf_V_0_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty = trunc i24 %linebuf_V_0_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 86 'trunc' 'empty' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %empty" [Gaussian_Blur/blur.cpp:72]   --->   Operation 87 'zext' 'zext_ln72' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_0_load, i32 16, i32 23"   --->   Operation 88 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i8 %trunc_ln2"   --->   Operation 89 'zext' 'zext_ln1497' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_0_load, i32 8, i32 15"   --->   Operation 90 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i8 %trunc_ln3"   --->   Operation 91 'zext' 'zext_ln1348' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%linebuf_V_1_load = load i11 %linebuf_V_1_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 92 'load' 'linebuf_V_1_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_48 = trunc i24 %linebuf_V_1_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 93 'trunc' 'empty_48' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i8 %empty_48"   --->   Operation 94 'zext' 'zext_ln691' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.91ns)   --->   "%add_ln691 = add i9 %zext_ln691, i9 %zext_ln72"   --->   Operation 95 'add' 'add_ln691' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i9 %add_ln691" [Gaussian_Blur/blur.cpp:78]   --->   Operation 96 'zext' 'zext_ln78' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_1_load, i32 16, i32 23"   --->   Operation 97 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i8 %trunc_ln4"   --->   Operation 98 'zext' 'zext_ln691_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.91ns)   --->   "%add_ln691_1 = add i9 %zext_ln691_1, i9 %zext_ln1497"   --->   Operation 99 'add' 'add_ln691_1' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i9 %add_ln691_1"   --->   Operation 100 'zext' 'zext_ln1497_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln691_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_1_load, i32 8, i32 15"   --->   Operation 101 'partselect' 'trunc_ln691_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i8 %trunc_ln691_1"   --->   Operation 102 'zext' 'zext_ln691_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.91ns)   --->   "%add_ln691_2 = add i9 %zext_ln691_2, i9 %zext_ln1348"   --->   Operation 103 'add' 'add_ln691_2' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i9 %add_ln691_2"   --->   Operation 104 'zext' 'zext_ln1348_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_1_load, i11 %linebuf_V_0_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 105 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 106 [1/2] (3.25ns)   --->   "%linebuf_V_2_load = load i11 %linebuf_V_2_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 106 'load' 'linebuf_V_2_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%empty_49 = trunc i24 %linebuf_V_2_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 107 'trunc' 'empty_49' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1497_4 = zext i8 %empty_49"   --->   Operation 108 'zext' 'zext_ln1497_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1497_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_2_load, i32 16, i32 23"   --->   Operation 109 'partselect' 'trunc_ln1497_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1497_5 = zext i8 %trunc_ln1497_1"   --->   Operation 110 'zext' 'zext_ln1497_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_2_load, i32 8, i32 15" [Gaussian_Blur/blur.cpp:78]   --->   Operation 111 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i8 %trunc_ln5" [Gaussian_Blur/blur.cpp:78]   --->   Operation 112 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_2_load, i11 %linebuf_V_1_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 113 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 114 [1/2] (3.25ns)   --->   "%linebuf_V_3_load = load i11 %linebuf_V_3_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 114 'load' 'linebuf_V_3_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%empty_50 = trunc i24 %linebuf_V_3_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 115 'trunc' 'empty_50' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln691_3 = zext i8 %empty_50"   --->   Operation 116 'zext' 'zext_ln691_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.91ns)   --->   "%add_ln691_3 = add i9 %zext_ln1497_4, i9 %zext_ln691_3"   --->   Operation 117 'add' 'add_ln691_3' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln691_4 = zext i9 %add_ln691_3"   --->   Operation 118 'zext' 'zext_ln691_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln691_4 = add i10 %zext_ln691_4, i10 %zext_ln78"   --->   Operation 119 'add' 'add_ln691_4' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln691_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_3_load, i32 16, i32 23"   --->   Operation 120 'partselect' 'trunc_ln691_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln691_5 = zext i8 %trunc_ln691_2"   --->   Operation 121 'zext' 'zext_ln691_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.91ns)   --->   "%add_ln691_5 = add i9 %zext_ln1497_5, i9 %zext_ln691_5"   --->   Operation 122 'add' 'add_ln691_5' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln691_6 = zext i9 %add_ln691_5"   --->   Operation 123 'zext' 'zext_ln691_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln691_6 = add i10 %zext_ln691_6, i10 %zext_ln1497_1"   --->   Operation 124 'add' 'add_ln691_6' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln691_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_3_load, i32 8, i32 15"   --->   Operation 125 'partselect' 'trunc_ln691_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln691_7 = zext i8 %trunc_ln691_3"   --->   Operation 126 'zext' 'zext_ln691_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.91ns)   --->   "%add_ln691_7 = add i9 %zext_ln78_3, i9 %zext_ln691_7"   --->   Operation 127 'add' 'add_ln691_7' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln691_8 = zext i9 %add_ln691_7"   --->   Operation 128 'zext' 'zext_ln691_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln691_8 = add i10 %zext_ln691_8, i10 %zext_ln1348_1"   --->   Operation 129 'add' 'add_ln691_8' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_3_load, i11 %linebuf_V_2_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 130 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 131 [1/2] (3.25ns)   --->   "%linebuf_V_4_load = load i11 %linebuf_V_4_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 131 'load' 'linebuf_V_4_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%empty_51 = trunc i24 %linebuf_V_4_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 132 'trunc' 'empty_51' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln691_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_4_load, i32 16, i32 23"   --->   Operation 133 'partselect' 'trunc_ln691_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln691_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_4_load, i32 8, i32 15"   --->   Operation 134 'partselect' 'trunc_ln691_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_4_load, i11 %linebuf_V_3_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 135 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 136 [1/2] (3.25ns)   --->   "%linebuf_V_5_load = load i11 %linebuf_V_5_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 136 'load' 'linebuf_V_5_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%empty_52 = trunc i24 %linebuf_V_5_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 137 'trunc' 'empty_52' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1497_6 = zext i8 %empty_52"   --->   Operation 138 'zext' 'zext_ln1497_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1497_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_5_load, i32 16, i32 23"   --->   Operation 139 'partselect' 'trunc_ln1497_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1497_7 = zext i8 %trunc_ln1497_2"   --->   Operation 140 'zext' 'zext_ln1497_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_5_load, i32 8, i32 15" [Gaussian_Blur/blur.cpp:78]   --->   Operation 141 'partselect' 'trunc_ln78_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i8 %trunc_ln78_1" [Gaussian_Blur/blur.cpp:78]   --->   Operation 142 'zext' 'zext_ln78_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_5_load, i11 %linebuf_V_4_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 143 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 144 [1/2] (3.25ns)   --->   "%linebuf_V_6_load = load i11 %linebuf_V_6_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 144 'load' 'linebuf_V_6_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%empty_53 = trunc i24 %linebuf_V_6_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 145 'trunc' 'empty_53' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1497_8 = zext i8 %empty_53"   --->   Operation 146 'zext' 'zext_ln1497_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1497_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_6_load, i32 16, i32 23"   --->   Operation 147 'partselect' 'trunc_ln1497_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1497_9 = zext i8 %trunc_ln1497_3"   --->   Operation 148 'zext' 'zext_ln1497_9' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_6_load, i32 8, i32 15" [Gaussian_Blur/blur.cpp:78]   --->   Operation 149 'partselect' 'trunc_ln78_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i8 %trunc_ln78_2" [Gaussian_Blur/blur.cpp:78]   --->   Operation 150 'zext' 'zext_ln78_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_6_load, i11 %linebuf_V_5_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 151 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%linebuf_V_7_load = load i11 %linebuf_V_7_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 152 'load' 'linebuf_V_7_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%empty_54 = trunc i24 %linebuf_V_7_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 153 'trunc' 'empty_54' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln691_12 = zext i8 %empty_54"   --->   Operation 154 'zext' 'zext_ln691_12' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (1.91ns)   --->   "%add_ln691_10 = add i9 %zext_ln1497_8, i9 %zext_ln691_12"   --->   Operation 155 'add' 'add_ln691_10' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln691_13 = zext i9 %add_ln691_10"   --->   Operation 156 'zext' 'zext_ln691_13' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.82ns)   --->   "%add_ln691_11 = add i10 %zext_ln691_13, i10 %zext_ln1497_6"   --->   Operation 157 'add' 'add_ln691_11' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln691_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_7_load, i32 16, i32 23"   --->   Operation 158 'partselect' 'trunc_ln691_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln691_15 = zext i8 %trunc_ln691_6"   --->   Operation 159 'zext' 'zext_ln691_15' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.91ns)   --->   "%add_ln691_14 = add i9 %zext_ln1497_9, i9 %zext_ln691_15"   --->   Operation 160 'add' 'add_ln691_14' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln691_16 = zext i9 %add_ln691_14"   --->   Operation 161 'zext' 'zext_ln691_16' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (1.82ns)   --->   "%add_ln691_15 = add i10 %zext_ln691_16, i10 %zext_ln1497_7"   --->   Operation 162 'add' 'add_ln691_15' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln691_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_7_load, i32 8, i32 15"   --->   Operation 163 'partselect' 'trunc_ln691_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln691_18 = zext i8 %trunc_ln691_7"   --->   Operation 164 'zext' 'zext_ln691_18' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (1.91ns)   --->   "%add_ln691_18 = add i9 %zext_ln78_5, i9 %zext_ln691_18"   --->   Operation 165 'add' 'add_ln691_18' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln691_19 = zext i9 %add_ln691_18"   --->   Operation 166 'zext' 'zext_ln691_19' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.82ns)   --->   "%add_ln691_19 = add i10 %zext_ln691_19, i10 %zext_ln78_4"   --->   Operation 167 'add' 'add_ln691_19' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_7_load, i11 %linebuf_V_6_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 168 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 169 [1/2] (3.25ns)   --->   "%linebuf_V_8_load = load i11 %linebuf_V_8_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 169 'load' 'linebuf_V_8_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%empty_55 = trunc i24 %linebuf_V_8_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 170 'trunc' 'empty_55' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln691_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_8_load, i32 16, i32 23"   --->   Operation 171 'partselect' 'trunc_ln691_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln691_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_8_load, i32 8, i32 15"   --->   Operation 172 'partselect' 'trunc_ln691_9' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_8_load, i11 %linebuf_V_7_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 173 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 174 [1/2] (3.25ns)   --->   "%linebuf_V_9_load = load i11 %linebuf_V_9_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 174 'load' 'linebuf_V_9_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%empty_56 = trunc i24 %linebuf_V_9_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 175 'trunc' 'empty_56' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1497_10 = zext i8 %empty_56"   --->   Operation 176 'zext' 'zext_ln1497_10' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln1497_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_9_load, i32 16, i32 23"   --->   Operation 177 'partselect' 'trunc_ln1497_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1497_11 = zext i8 %trunc_ln1497_4"   --->   Operation 178 'zext' 'zext_ln1497_11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_9_load, i32 8, i32 15" [Gaussian_Blur/blur.cpp:78]   --->   Operation 179 'partselect' 'trunc_ln78_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i8 %trunc_ln78_3" [Gaussian_Blur/blur.cpp:78]   --->   Operation 180 'zext' 'zext_ln78_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_9_load, i11 %linebuf_V_8_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 181 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 182 [1/2] (3.25ns)   --->   "%linebuf_V_10_load = load i11 %linebuf_V_10_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 182 'load' 'linebuf_V_10_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%empty_57 = trunc i24 %linebuf_V_10_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 183 'trunc' 'empty_57' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1497_12 = zext i8 %empty_57"   --->   Operation 184 'zext' 'zext_ln1497_12' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln1497_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_10_load, i32 16, i32 23"   --->   Operation 185 'partselect' 'trunc_ln1497_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1497_13 = zext i8 %trunc_ln1497_5"   --->   Operation 186 'zext' 'zext_ln1497_13' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln78_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_10_load, i32 8, i32 15" [Gaussian_Blur/blur.cpp:78]   --->   Operation 187 'partselect' 'trunc_ln78_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln78_7 = zext i8 %trunc_ln78_4" [Gaussian_Blur/blur.cpp:78]   --->   Operation 188 'zext' 'zext_ln78_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_10_load, i11 %linebuf_V_9_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 189 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 190 [1/2] (3.25ns)   --->   "%linebuf_V_11_load = load i11 %linebuf_V_11_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 190 'load' 'linebuf_V_11_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%empty_58 = trunc i24 %linebuf_V_11_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 191 'trunc' 'empty_58' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1497_14 = zext i8 %empty_58"   --->   Operation 192 'zext' 'zext_ln1497_14' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln1497_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_11_load, i32 16, i32 23"   --->   Operation 193 'partselect' 'trunc_ln1497_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1497_15 = zext i8 %trunc_ln1497_6"   --->   Operation 194 'zext' 'zext_ln1497_15' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln78_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_11_load, i32 8, i32 15" [Gaussian_Blur/blur.cpp:78]   --->   Operation 195 'partselect' 'trunc_ln78_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln78_8 = zext i8 %trunc_ln78_5" [Gaussian_Blur/blur.cpp:78]   --->   Operation 196 'zext' 'zext_ln78_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_11_load, i11 %linebuf_V_10_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 197 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 198 [1/2] (3.25ns)   --->   "%linebuf_V_12_load = load i11 %linebuf_V_12_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 198 'load' 'linebuf_V_12_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%empty_59 = trunc i24 %linebuf_V_12_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 199 'trunc' 'empty_59' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1497_16 = zext i8 %empty_59"   --->   Operation 200 'zext' 'zext_ln1497_16' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln1497_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_12_load, i32 16, i32 23"   --->   Operation 201 'partselect' 'trunc_ln1497_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1497_17 = zext i8 %trunc_ln1497_7"   --->   Operation 202 'zext' 'zext_ln1497_17' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln78_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_12_load, i32 8, i32 15" [Gaussian_Blur/blur.cpp:78]   --->   Operation 203 'partselect' 'trunc_ln78_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln78_9 = zext i8 %trunc_ln78_6" [Gaussian_Blur/blur.cpp:78]   --->   Operation 204 'zext' 'zext_ln78_9' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_12_load, i11 %linebuf_V_11_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 205 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 206 [1/2] (3.25ns)   --->   "%linebuf_V_13_load = load i11 %linebuf_V_13_addr" [Gaussian_Blur/blur.cpp:72]   --->   Operation 206 'load' 'linebuf_V_13_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%empty_60 = trunc i24 %linebuf_V_13_load" [Gaussian_Blur/blur.cpp:72]   --->   Operation 207 'trunc' 'empty_60' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln691_24 = zext i8 %empty_60"   --->   Operation 208 'zext' 'zext_ln691_24' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.91ns)   --->   "%add_ln691_22 = add i9 %zext_ln1497_10, i9 %zext_ln1497_12"   --->   Operation 209 'add' 'add_ln691_22' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (1.91ns)   --->   "%add_ln691_24 = add i9 %zext_ln1497_14, i9 %zext_ln1497_16"   --->   Operation 210 'add' 'add_ln691_24' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (1.91ns)   --->   "%add_ln691_25 = add i9 %zext_ln691_24, i9 %zext_ln155"   --->   Operation 211 'add' 'add_ln691_25' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln1497_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_13_load, i32 16, i32 23"   --->   Operation 212 'partselect' 'trunc_ln1497_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1497_18 = zext i8 %trunc_ln1497_8"   --->   Operation 213 'zext' 'zext_ln1497_18' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln78_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_13_load, i32 8, i32 15" [Gaussian_Blur/blur.cpp:78]   --->   Operation 214 'partselect' 'trunc_ln78_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln78_10 = zext i8 %trunc_ln78_7" [Gaussian_Blur/blur.cpp:78]   --->   Operation 215 'zext' 'zext_ln78_10' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %linebuf_V_13_load, i11 %linebuf_V_12_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 216 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln691_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp, i32 16, i32 23"   --->   Operation 217 'partselect' 'trunc_ln691_s' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln691_29 = zext i8 %trunc_ln691_s"   --->   Operation 218 'zext' 'zext_ln691_29' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (1.91ns)   --->   "%add_ln691_29 = add i9 %zext_ln1497_11, i9 %zext_ln1497_13"   --->   Operation 219 'add' 'add_ln691_29' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (1.91ns)   --->   "%add_ln691_31 = add i9 %zext_ln1497_15, i9 %zext_ln1497_17"   --->   Operation 220 'add' 'add_ln691_31' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (1.91ns)   --->   "%add_ln691_32 = add i9 %zext_ln1497_18, i9 %zext_ln691_29"   --->   Operation 221 'add' 'add_ln691_32' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln691_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp, i32 8, i32 15"   --->   Operation 222 'partselect' 'trunc_ln691_10' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln691_34 = zext i8 %trunc_ln691_10"   --->   Operation 223 'zext' 'zext_ln691_34' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.91ns)   --->   "%add_ln691_36 = add i9 %zext_ln78_6, i9 %zext_ln78_7"   --->   Operation 224 'add' 'add_ln691_36' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (1.91ns)   --->   "%add_ln691_38 = add i9 %zext_ln78_8, i9 %zext_ln78_9"   --->   Operation 225 'add' 'add_ln691_38' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (1.91ns)   --->   "%add_ln691_39 = add i9 %zext_ln78_10, i9 %zext_ln691_34"   --->   Operation 226 'add' 'add_ln691_39' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %tmp, i11 %linebuf_V_13_addr" [Gaussian_Blur/blur.cpp:78]   --->   Operation 227 'store' 'store_ln78' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>

State 6 <SV = 5> <Delay = 5.39>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i10 %add_ln691_4" [Gaussian_Blur/blur.cpp:78]   --->   Operation 228 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1497_2 = zext i10 %add_ln691_6"   --->   Operation 229 'zext' 'zext_ln1497_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i10 %add_ln691_8"   --->   Operation 230 'zext' 'zext_ln1348_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln691_9 = zext i8 %empty_51"   --->   Operation 231 'zext' 'zext_ln691_9' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln691_10 = zext i8 %trunc_ln691_4"   --->   Operation 232 'zext' 'zext_ln691_10' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln691_11 = zext i8 %trunc_ln691_5"   --->   Operation 233 'zext' 'zext_ln691_11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_9 = add i11 %zext_ln78_1, i11 %zext_ln691_9"   --->   Operation 234 'add' 'add_ln691_9' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln691_14 = zext i10 %add_ln691_11"   --->   Operation 235 'zext' 'zext_ln691_14' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln691_12 = add i11 %zext_ln691_14, i11 %add_ln691_9"   --->   Operation 236 'add' 'add_ln691_12' <Predicate = (!icmp_ln64)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i11 %add_ln691_12" [Gaussian_Blur/blur.cpp:78]   --->   Operation 237 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_13 = add i11 %zext_ln1497_2, i11 %zext_ln691_10"   --->   Operation 238 'add' 'add_ln691_13' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln691_17 = zext i10 %add_ln691_15"   --->   Operation 239 'zext' 'zext_ln691_17' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln691_16 = add i11 %zext_ln691_17, i11 %add_ln691_13"   --->   Operation 240 'add' 'add_ln691_16' <Predicate = (!icmp_ln64)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1497_3 = zext i11 %add_ln691_16"   --->   Operation 241 'zext' 'zext_ln1497_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_17 = add i11 %zext_ln1348_2, i11 %zext_ln691_11"   --->   Operation 242 'add' 'add_ln691_17' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln691_20 = zext i10 %add_ln691_19"   --->   Operation 243 'zext' 'zext_ln691_20' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln691_20 = add i11 %zext_ln691_20, i11 %add_ln691_17"   --->   Operation 244 'add' 'add_ln691_20' <Predicate = (!icmp_ln64)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i11 %add_ln691_20"   --->   Operation 245 'zext' 'zext_ln1348_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln691_21 = zext i8 %empty_55"   --->   Operation 246 'zext' 'zext_ln691_21' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln691_22 = zext i8 %trunc_ln691_8"   --->   Operation 247 'zext' 'zext_ln691_22' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln691_23 = zext i8 %trunc_ln691_9"   --->   Operation 248 'zext' 'zext_ln691_23' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.63ns)   --->   "%add_ln691_21 = add i12 %zext_ln78_2, i12 %zext_ln691_21"   --->   Operation 249 'add' 'add_ln691_21' <Predicate = (!icmp_ln64)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln691_26 = zext i9 %add_ln691_24"   --->   Operation 250 'zext' 'zext_ln691_26' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln691_27 = zext i9 %add_ln691_25"   --->   Operation 251 'zext' 'zext_ln691_27' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (1.82ns)   --->   "%add_ln691_26 = add i10 %zext_ln691_27, i10 %zext_ln691_26"   --->   Operation 252 'add' 'add_ln691_26' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (1.63ns)   --->   "%add_ln691_28 = add i12 %zext_ln1497_3, i12 %zext_ln691_22"   --->   Operation 253 'add' 'add_ln691_28' <Predicate = (!icmp_ln64)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln691_31 = zext i9 %add_ln691_31"   --->   Operation 254 'zext' 'zext_ln691_31' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln691_32 = zext i9 %add_ln691_32"   --->   Operation 255 'zext' 'zext_ln691_32' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (1.82ns)   --->   "%add_ln691_33 = add i10 %zext_ln691_32, i10 %zext_ln691_31"   --->   Operation 256 'add' 'add_ln691_33' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (1.63ns)   --->   "%add_ln691_35 = add i12 %zext_ln1348_3, i12 %zext_ln691_23"   --->   Operation 257 'add' 'add_ln691_35' <Predicate = (!icmp_ln64)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln691_36 = zext i9 %add_ln691_38"   --->   Operation 258 'zext' 'zext_ln691_36' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln691_37 = zext i9 %add_ln691_39"   --->   Operation 259 'zext' 'zext_ln691_37' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (1.82ns)   --->   "%add_ln691_40 = add i10 %zext_ln691_37, i10 %zext_ln691_36"   --->   Operation 260 'add' 'add_ln691_40' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.78>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln691_25 = zext i9 %add_ln691_22"   --->   Operation 261 'zext' 'zext_ln691_25' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_23 = add i12 %zext_ln691_25, i12 %add_ln691_21"   --->   Operation 262 'add' 'add_ln691_23' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln691_28 = zext i10 %add_ln691_26"   --->   Operation 263 'zext' 'zext_ln691_28' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln691_27 = add i12 %zext_ln691_28, i12 %add_ln691_23"   --->   Operation 264 'add' 'add_ln691_27' <Predicate = (!icmp_ln64)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln691_30 = zext i9 %add_ln691_29"   --->   Operation 265 'zext' 'zext_ln691_30' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_30 = add i12 %zext_ln691_30, i12 %add_ln691_28"   --->   Operation 266 'add' 'add_ln691_30' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln691_33 = zext i10 %add_ln691_33"   --->   Operation 267 'zext' 'zext_ln691_33' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln691_34 = add i12 %zext_ln691_33, i12 %add_ln691_30"   --->   Operation 268 'add' 'add_ln691_34' <Predicate = (!icmp_ln64)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln691_35 = zext i9 %add_ln691_36"   --->   Operation 269 'zext' 'zext_ln691_35' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_37 = add i12 %zext_ln691_35, i12 %add_ln691_35"   --->   Operation 270 'add' 'add_ln691_37' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln691_38 = zext i10 %add_ln691_40"   --->   Operation 271 'zext' 'zext_ln691_38' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln691_41 = add i12 %zext_ln691_38, i12 %add_ln691_37"   --->   Operation 272 'add' 'add_ln691_41' <Predicate = (!icmp_ln64)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%col = phi i11 0, void %entry, i11 %select_ln64_2, void %._crit_edge4.i.i" [Gaussian_Blur/blur.cpp:64]   --->   Operation 273 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VConvH_VConvW_str"   --->   Operation 274 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (1.63ns)   --->   "%add_ln64_1 = add i11 %col, i11 1" [Gaussian_Blur/blur.cpp:64]   --->   Operation 275 'add' 'add_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (1.88ns)   --->   "%cmp76_i_i_i_mid1 = icmp_ugt  i11 %add_ln64_1, i11 13" [Gaussian_Blur/blur.cpp:64]   --->   Operation 276 'icmp' 'cmp76_i_i_i_mid1' <Predicate = (!icmp_ln64 & icmp_ln65)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (1.88ns)   --->   "%cmp76_i_i_i84 = icmp_ugt  i11 %col, i11 13" [Gaussian_Blur/blur.cpp:64]   --->   Operation 277 'icmp' 'cmp76_i_i_i84' <Predicate = (!icmp_ln64 & !icmp_ln65)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.99ns)   --->   "%select_ln64_1 = select i1 %icmp_ln65, i1 %cmp76_i_i_i_mid1, i1 %cmp76_i_i_i84" [Gaussian_Blur/blur.cpp:64]   --->   Operation 278 'select' 'select_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.69ns)   --->   "%select_ln64_2 = select i1 %icmp_ln65, i11 %add_ln64_1, i11 %col" [Gaussian_Blur/blur.cpp:64]   --->   Operation 279 'select' 'select_ln64_2' <Predicate = (!icmp_ln64)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [Gaussian_Blur/blur.cpp:65]   --->   Operation 280 'specpipeline' 'specpipeline_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Gaussian_Blur/blur.cpp:65]   --->   Operation 281 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %select_ln64_1, void %._crit_edge4.i.i, void %_ifconv" [Gaussian_Blur/blur.cpp:80]   --->   Operation 282 'br' 'br_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1423 = zext i12 %add_ln691_34"   --->   Operation 283 'zext' 'zext_ln1423' <Predicate = (!icmp_ln64 & select_ln64_1)> <Delay = 0.00>
ST_8 : Operation 284 [6/6] (6.28ns)   --->   "%conv_i38_i_i_i = uitodp i32 %zext_ln1423"   --->   Operation 284 'uitodp' 'conv_i38_i_i_i' <Predicate = (!icmp_ln64 & select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1423_1 = zext i12 %add_ln691_41"   --->   Operation 285 'zext' 'zext_ln1423_1' <Predicate = (!icmp_ln64 & select_ln64_1)> <Delay = 0.00>
ST_8 : Operation 286 [6/6] (6.28ns)   --->   "%conv_i33_i_i_i = uitodp i32 %zext_ln1423_1"   --->   Operation 286 'uitodp' 'conv_i33_i_i_i' <Predicate = (!icmp_ln64 & select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1423_2 = zext i12 %add_ln691_27"   --->   Operation 287 'zext' 'zext_ln1423_2' <Predicate = (!icmp_ln64 & select_ln64_1)> <Delay = 0.00>
ST_8 : Operation 288 [6/6] (6.28ns)   --->   "%conv_i30_i_i_i = uitodp i32 %zext_ln1423_2"   --->   Operation 288 'uitodp' 'conv_i30_i_i_i' <Predicate = (!icmp_ln64 & select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 289 [5/6] (6.28ns)   --->   "%conv_i38_i_i_i = uitodp i32 %zext_ln1423"   --->   Operation 289 'uitodp' 'conv_i38_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 290 [5/6] (6.28ns)   --->   "%conv_i33_i_i_i = uitodp i32 %zext_ln1423_1"   --->   Operation 290 'uitodp' 'conv_i33_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 291 [5/6] (6.28ns)   --->   "%conv_i30_i_i_i = uitodp i32 %zext_ln1423_2"   --->   Operation 291 'uitodp' 'conv_i30_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 292 [4/6] (6.28ns)   --->   "%conv_i38_i_i_i = uitodp i32 %zext_ln1423"   --->   Operation 292 'uitodp' 'conv_i38_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 293 [4/6] (6.28ns)   --->   "%conv_i33_i_i_i = uitodp i32 %zext_ln1423_1"   --->   Operation 293 'uitodp' 'conv_i33_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 294 [4/6] (6.28ns)   --->   "%conv_i30_i_i_i = uitodp i32 %zext_ln1423_2"   --->   Operation 294 'uitodp' 'conv_i30_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 295 [3/6] (6.28ns)   --->   "%conv_i38_i_i_i = uitodp i32 %zext_ln1423"   --->   Operation 295 'uitodp' 'conv_i38_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 296 [3/6] (6.28ns)   --->   "%conv_i33_i_i_i = uitodp i32 %zext_ln1423_1"   --->   Operation 296 'uitodp' 'conv_i33_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 297 [3/6] (6.28ns)   --->   "%conv_i30_i_i_i = uitodp i32 %zext_ln1423_2"   --->   Operation 297 'uitodp' 'conv_i30_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 298 [2/6] (6.28ns)   --->   "%conv_i38_i_i_i = uitodp i32 %zext_ln1423"   --->   Operation 298 'uitodp' 'conv_i38_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 299 [2/6] (6.28ns)   --->   "%conv_i33_i_i_i = uitodp i32 %zext_ln1423_1"   --->   Operation 299 'uitodp' 'conv_i33_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 300 [2/6] (6.28ns)   --->   "%conv_i30_i_i_i = uitodp i32 %zext_ln1423_2"   --->   Operation 300 'uitodp' 'conv_i30_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 301 [1/6] (6.28ns)   --->   "%conv_i38_i_i_i = uitodp i32 %zext_ln1423"   --->   Operation 301 'uitodp' 'conv_i38_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 302 [1/6] (6.28ns)   --->   "%conv_i33_i_i_i = uitodp i32 %zext_ln1423_1"   --->   Operation 302 'uitodp' 'conv_i33_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 303 [1/6] (6.28ns)   --->   "%conv_i30_i_i_i = uitodp i32 %zext_ln1423_2"   --->   Operation 303 'uitodp' 'conv_i30_i_i_i' <Predicate = (select_ln64_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 304 [7/7] (6.71ns)   --->   "%val = dmul i64 %conv_i38_i_i_i, i64 0.0666667"   --->   Operation 304 'dmul' 'val' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [7/7] (6.71ns)   --->   "%val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667"   --->   Operation 305 'dmul' 'val_1' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [7/7] (6.71ns)   --->   "%val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667"   --->   Operation 306 'dmul' 'val_2' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 307 [6/7] (6.71ns)   --->   "%val = dmul i64 %conv_i38_i_i_i, i64 0.0666667"   --->   Operation 307 'dmul' 'val' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [6/7] (6.71ns)   --->   "%val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667"   --->   Operation 308 'dmul' 'val_1' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [6/7] (6.71ns)   --->   "%val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667"   --->   Operation 309 'dmul' 'val_2' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.71>
ST_16 : Operation 310 [5/7] (6.71ns)   --->   "%val = dmul i64 %conv_i38_i_i_i, i64 0.0666667"   --->   Operation 310 'dmul' 'val' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [5/7] (6.71ns)   --->   "%val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667"   --->   Operation 311 'dmul' 'val_1' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [5/7] (6.71ns)   --->   "%val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667"   --->   Operation 312 'dmul' 'val_2' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.71>
ST_17 : Operation 313 [4/7] (6.71ns)   --->   "%val = dmul i64 %conv_i38_i_i_i, i64 0.0666667"   --->   Operation 313 'dmul' 'val' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 314 [4/7] (6.71ns)   --->   "%val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667"   --->   Operation 314 'dmul' 'val_1' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 315 [4/7] (6.71ns)   --->   "%val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667"   --->   Operation 315 'dmul' 'val_2' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 316 [3/7] (6.71ns)   --->   "%val = dmul i64 %conv_i38_i_i_i, i64 0.0666667"   --->   Operation 316 'dmul' 'val' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [3/7] (6.71ns)   --->   "%val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667"   --->   Operation 317 'dmul' 'val_1' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [3/7] (6.71ns)   --->   "%val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667"   --->   Operation 318 'dmul' 'val_2' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.71>
ST_19 : Operation 319 [2/7] (6.71ns)   --->   "%val = dmul i64 %conv_i38_i_i_i, i64 0.0666667"   --->   Operation 319 'dmul' 'val' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [2/7] (6.71ns)   --->   "%val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667"   --->   Operation 320 'dmul' 'val_1' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [2/7] (6.71ns)   --->   "%val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667"   --->   Operation 321 'dmul' 'val_2' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.71>
ST_20 : Operation 322 [1/7] (6.71ns)   --->   "%val = dmul i64 %conv_i38_i_i_i, i64 0.0666667"   --->   Operation 322 'dmul' 'val' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 323 [1/7] (6.71ns)   --->   "%val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667"   --->   Operation 323 'dmul' 'val_1' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 324 [1/7] (6.71ns)   --->   "%val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667"   --->   Operation 324 'dmul' 'val_2' <Predicate = (select_ln64_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.53>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 325 'bitcast' 'reg' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i64 %reg"   --->   Operation 326 'trunc' 'trunc_ln306' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 327 'partselect' 'exp' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %exp"   --->   Operation 328 'zext' 'zext_ln311' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i64 %reg"   --->   Operation 329 'trunc' 'trunc_ln328' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (2.78ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0"   --->   Operation 330 'icmp' 'icmp_ln323' <Predicate = (select_ln64_1)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 331 'sub' 'sh_amt' <Predicate = (select_ln64_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i12 %sh_amt"   --->   Operation 332 'trunc' 'trunc_ln326' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (1.88ns)   --->   "%icmp_ln327 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 333 'icmp' 'icmp_ln327' <Predicate = (select_ln64_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 334 [1/1] (1.99ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 334 'icmp' 'icmp_ln329' <Predicate = (select_ln64_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%reg_1 = bitcast i64 %val_1"   --->   Operation 335 'bitcast' 'reg_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln306_1 = trunc i64 %reg_1"   --->   Operation 336 'trunc' 'trunc_ln306_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 337 [1/1] (0.00ns)   --->   "%exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_1, i32 52, i32 62"   --->   Operation 337 'partselect' 'exp_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i11 %exp_1"   --->   Operation 338 'zext' 'zext_ln311_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln328_1 = trunc i64 %reg_1"   --->   Operation 339 'trunc' 'trunc_ln328_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (2.78ns)   --->   "%icmp_ln323_1 = icmp_eq  i63 %trunc_ln306_1, i63 0"   --->   Operation 340 'icmp' 'icmp_ln323_1' <Predicate = (select_ln64_1)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [1/1] (1.54ns)   --->   "%sh_amt_2 = sub i12 1075, i12 %zext_ln311_1"   --->   Operation 341 'sub' 'sh_amt_2' <Predicate = (select_ln64_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln326_1 = trunc i12 %sh_amt_2"   --->   Operation 342 'trunc' 'trunc_ln326_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (1.88ns)   --->   "%icmp_ln327_1 = icmp_eq  i11 %exp_1, i11 1075"   --->   Operation 343 'icmp' 'icmp_ln327_1' <Predicate = (select_ln64_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (1.99ns)   --->   "%icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12 0"   --->   Operation 344 'icmp' 'icmp_ln329_1' <Predicate = (select_ln64_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%reg_2 = bitcast i64 %val_2"   --->   Operation 345 'bitcast' 'reg_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln306_2 = trunc i64 %reg_2"   --->   Operation 346 'trunc' 'trunc_ln306_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_2, i32 52, i32 62"   --->   Operation 347 'partselect' 'exp_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln311_2 = zext i11 %exp_2"   --->   Operation 348 'zext' 'zext_ln311_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln328_2 = trunc i64 %reg_2"   --->   Operation 349 'trunc' 'trunc_ln328_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (2.78ns)   --->   "%icmp_ln323_2 = icmp_eq  i63 %trunc_ln306_2, i63 0"   --->   Operation 350 'icmp' 'icmp_ln323_2' <Predicate = (select_ln64_1)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 351 [1/1] (1.54ns)   --->   "%sh_amt_4 = sub i12 1075, i12 %zext_ln311_2"   --->   Operation 351 'sub' 'sh_amt_4' <Predicate = (select_ln64_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln326_2 = trunc i12 %sh_amt_4"   --->   Operation 352 'trunc' 'trunc_ln326_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (1.88ns)   --->   "%icmp_ln327_2 = icmp_eq  i11 %exp_2, i11 1075"   --->   Operation 353 'icmp' 'icmp_ln327_2' <Predicate = (select_ln64_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 354 [1/1] (1.99ns)   --->   "%icmp_ln329_2 = icmp_sgt  i12 %sh_amt_4, i12 0"   --->   Operation 354 'icmp' 'icmp_ln329_2' <Predicate = (select_ln64_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.60>
ST_22 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln315 = trunc i64 %reg"   --->   Operation 355 'trunc' 'trunc_ln315' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 356 'bitconcatenate' 'p_Result_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%zext_ln320 = zext i53 %p_Result_1"   --->   Operation 357 'zext' 'zext_ln320' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 358 [1/1] (1.99ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 358 'icmp' 'icmp_ln330' <Predicate = (select_ln64_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 359 [1/1] (1.73ns)   --->   "%sh_amt_1 = sub i10 0, i10 %trunc_ln326"   --->   Operation 359 'sub' 'sh_amt_1' <Predicate = (select_ln64_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 360 [1/1] (1.77ns)   --->   "%icmp_ln337 = icmp_ult  i10 %sh_amt_1, i10 24"   --->   Operation 360 'icmp' 'icmp_ln337' <Predicate = (select_ln64_1)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331 = trunc i12 %sh_amt"   --->   Operation 361 'trunc' 'trunc_ln331' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%zext_ln331 = zext i6 %trunc_ln331"   --->   Operation 362 'zext' 'zext_ln331' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331"   --->   Operation 363 'lshr' 'lshr_ln331' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331_1 = trunc i54 %lshr_ln331"   --->   Operation 364 'trunc' 'trunc_ln331_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 365 [1/1] (0.97ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 365 'or' 'or_ln327' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 366 'xor' 'xor_ln327' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327"   --->   Operation 367 'and' 'and_ln329' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %and_ln329, i1 %icmp_ln330"   --->   Operation 368 'and' 'and_ln330' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i8 %trunc_ln331_1, i8 0"   --->   Operation 369 'select' 'select_ln330' <Predicate = (select_ln64_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 370 'or' 'or_ln329' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%xor_ln329 = xor i1 %or_ln329, i1 1"   --->   Operation 371 'xor' 'xor_ln329' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln337 = and i1 %icmp_ln337, i1 %xor_ln329"   --->   Operation 372 'and' 'and_ln337' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln330)   --->   "%xor_ln330 = xor i1 %icmp_ln330, i1 1"   --->   Operation 373 'xor' 'xor_ln330' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln330)   --->   "%and_ln330_1 = and i1 %and_ln329, i1 %xor_ln330"   --->   Operation 374 'and' 'and_ln330_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 375 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln330 = or i1 %and_ln330_1, i1 %icmp_ln323"   --->   Operation 375 'or' 'or_ln330' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%trunc_ln315_1 = trunc i64 %reg_1"   --->   Operation 376 'trunc' 'trunc_ln315_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_1"   --->   Operation 377 'bitconcatenate' 'p_Result_3' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%zext_ln320_1 = zext i53 %p_Result_3"   --->   Operation 378 'zext' 'zext_ln320_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 379 [1/1] (1.99ns)   --->   "%icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12 54"   --->   Operation 379 'icmp' 'icmp_ln330_1' <Predicate = (select_ln64_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 380 [1/1] (1.73ns)   --->   "%sh_amt_3 = sub i10 0, i10 %trunc_ln326_1"   --->   Operation 380 'sub' 'sh_amt_3' <Predicate = (select_ln64_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 381 [1/1] (1.77ns)   --->   "%icmp_ln337_1 = icmp_ult  i10 %sh_amt_3, i10 24"   --->   Operation 381 'icmp' 'icmp_ln337_1' <Predicate = (select_ln64_1)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%trunc_ln331_2 = trunc i12 %sh_amt_2"   --->   Operation 382 'trunc' 'trunc_ln331_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%zext_ln331_1 = zext i6 %trunc_ln331_2"   --->   Operation 383 'zext' 'zext_ln331_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%lshr_ln331_1 = lshr i54 %zext_ln320_1, i54 %zext_ln331_1"   --->   Operation 384 'lshr' 'lshr_ln331_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%trunc_ln331_3 = trunc i54 %lshr_ln331_1"   --->   Operation 385 'trunc' 'trunc_ln331_3' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 386 [1/1] (0.97ns)   --->   "%or_ln327_1 = or i1 %icmp_ln323_1, i1 %icmp_ln327_1"   --->   Operation 386 'or' 'or_ln327_1' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_1)   --->   "%xor_ln327_1 = xor i1 %or_ln327_1, i1 1"   --->   Operation 387 'xor' 'xor_ln327_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 388 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln329_1 = and i1 %icmp_ln329_1, i1 %xor_ln327_1"   --->   Operation 388 'and' 'and_ln329_1' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%and_ln330_2 = and i1 %and_ln329_1, i1 %icmp_ln330_1"   --->   Operation 389 'and' 'and_ln330_2' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 390 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln330_2 = select i1 %and_ln330_2, i16 %trunc_ln331_3, i16 0"   --->   Operation 390 'select' 'select_ln330_2' <Predicate = (select_ln64_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln337_1)   --->   "%or_ln329_1 = or i1 %or_ln327_1, i1 %icmp_ln329_1"   --->   Operation 391 'or' 'or_ln329_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln337_1)   --->   "%xor_ln329_1 = xor i1 %or_ln329_1, i1 1"   --->   Operation 392 'xor' 'xor_ln329_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 393 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln337_1 = and i1 %icmp_ln337_1, i1 %xor_ln329_1"   --->   Operation 393 'and' 'and_ln337_1' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln330_1)   --->   "%xor_ln330_1 = xor i1 %icmp_ln330_1, i1 1"   --->   Operation 394 'xor' 'xor_ln330_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln330_1)   --->   "%and_ln330_3 = and i1 %and_ln329_1, i1 %xor_ln330_1"   --->   Operation 395 'and' 'and_ln330_3' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln330_1 = or i1 %and_ln330_3, i1 %icmp_ln323_1"   --->   Operation 396 'or' 'or_ln330_1' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%trunc_ln315_2 = trunc i64 %reg_2"   --->   Operation 397 'trunc' 'trunc_ln315_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%p_Result_5 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_2"   --->   Operation 398 'bitconcatenate' 'p_Result_5' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%zext_ln320_2 = zext i53 %p_Result_5"   --->   Operation 399 'zext' 'zext_ln320_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 400 [1/1] (1.99ns)   --->   "%icmp_ln330_2 = icmp_slt  i12 %sh_amt_4, i12 54"   --->   Operation 400 'icmp' 'icmp_ln330_2' <Predicate = (select_ln64_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 401 [1/1] (1.73ns)   --->   "%sh_amt_5 = sub i10 0, i10 %trunc_ln326_2"   --->   Operation 401 'sub' 'sh_amt_5' <Predicate = (select_ln64_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 402 [1/1] (1.77ns)   --->   "%icmp_ln337_2 = icmp_ult  i10 %sh_amt_5, i10 24"   --->   Operation 402 'icmp' 'icmp_ln337_2' <Predicate = (select_ln64_1)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%trunc_ln331_4 = trunc i12 %sh_amt_4"   --->   Operation 403 'trunc' 'trunc_ln331_4' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%zext_ln331_2 = zext i6 %trunc_ln331_4"   --->   Operation 404 'zext' 'zext_ln331_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%lshr_ln331_2 = lshr i54 %zext_ln320_2, i54 %zext_ln331_2"   --->   Operation 405 'lshr' 'lshr_ln331_2' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%trunc_ln331_5 = trunc i54 %lshr_ln331_2"   --->   Operation 406 'trunc' 'trunc_ln331_5' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (0.97ns)   --->   "%or_ln327_2 = or i1 %icmp_ln323_2, i1 %icmp_ln327_2"   --->   Operation 407 'or' 'or_ln327_2' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_2)   --->   "%xor_ln327_2 = xor i1 %or_ln327_2, i1 1"   --->   Operation 408 'xor' 'xor_ln327_2' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 409 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln329_2 = and i1 %icmp_ln329_2, i1 %xor_ln327_2"   --->   Operation 409 'and' 'and_ln329_2' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%and_ln330_4 = and i1 %and_ln329_2, i1 %icmp_ln330_2"   --->   Operation 410 'and' 'and_ln330_4' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 411 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln330_4 = select i1 %and_ln330_4, i24 %trunc_ln331_5, i24 0"   --->   Operation 411 'select' 'select_ln330_4' <Predicate = (select_ln64_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln337_2)   --->   "%or_ln329_2 = or i1 %or_ln327_2, i1 %icmp_ln329_2"   --->   Operation 412 'or' 'or_ln329_2' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln337_2)   --->   "%xor_ln329_2 = xor i1 %or_ln329_2, i1 1"   --->   Operation 413 'xor' 'xor_ln329_2' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 414 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln337_2 = and i1 %icmp_ln337_2, i1 %xor_ln329_2"   --->   Operation 414 'and' 'and_ln337_2' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln330_2)   --->   "%xor_ln330_2 = xor i1 %icmp_ln330_2, i1 1"   --->   Operation 415 'xor' 'xor_ln330_2' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln330_2)   --->   "%and_ln330_5 = and i1 %and_ln329_2, i1 %xor_ln330_2"   --->   Operation 416 'and' 'and_ln330_5' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln330_2 = or i1 %and_ln330_5, i1 %icmp_ln323_2"   --->   Operation 417 'or' 'or_ln330_2' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.18>
ST_23 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%sh_amt_1cast = trunc i10 %sh_amt_1"   --->   Operation 418 'trunc' 'sh_amt_1cast' <Predicate = (select_ln64_1 & and_ln337 & !or_ln330)> <Delay = 0.00>
ST_23 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%shl_ln339 = shl i8 %trunc_ln328, i8 %sh_amt_1cast"   --->   Operation 419 'shl' 'shl_ln339' <Predicate = (select_ln64_1 & and_ln337 & !or_ln330)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%select_ln337 = select i1 %and_ln337, i8 %shl_ln339, i8 %select_ln330"   --->   Operation 420 'select' 'select_ln337' <Predicate = (select_ln64_1 & !or_ln330)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 421 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln330_1 = select i1 %or_ln330, i8 0, i8 %select_ln337"   --->   Operation 421 'select' 'select_ln330_1' <Predicate = (select_ln64_1)> <Delay = 3.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 422 'xor' 'xor_ln323' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 423 'and' 'and_ln327' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 424 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i8 %trunc_ln328, i8 %select_ln330_1"   --->   Operation 424 'select' 'select_ln327' <Predicate = (select_ln64_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%sh_amt_3cast = zext i10 %sh_amt_3"   --->   Operation 425 'zext' 'sh_amt_3cast' <Predicate = (select_ln64_1 & and_ln337_1 & !or_ln330_1)> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%shl_ln339_1 = shl i16 %trunc_ln328_1, i16 %sh_amt_3cast"   --->   Operation 426 'shl' 'shl_ln339_1' <Predicate = (select_ln64_1 & and_ln337_1 & !or_ln330_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%select_ln337_1 = select i1 %and_ln337_1, i16 %shl_ln339_1, i16 %select_ln330_2"   --->   Operation 427 'select' 'select_ln337_1' <Predicate = (select_ln64_1 & !or_ln330_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 428 [1/1] (3.98ns) (out node of the LUT)   --->   "%select_ln330_3 = select i1 %or_ln330_1, i16 0, i16 %select_ln337_1"   --->   Operation 428 'select' 'select_ln330_3' <Predicate = (select_ln64_1)> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%xor_ln323_1 = xor i1 %icmp_ln323_1, i1 1"   --->   Operation 429 'xor' 'xor_ln323_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%and_ln327_1 = and i1 %icmp_ln327_1, i1 %xor_ln323_1"   --->   Operation 430 'and' 'and_ln327_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln327_1 = select i1 %and_ln327_1, i16 %trunc_ln328_1, i16 %select_ln330_3"   --->   Operation 431 'select' 'select_ln327_1' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%sh_amt_5cast = zext i10 %sh_amt_5"   --->   Operation 432 'zext' 'sh_amt_5cast' <Predicate = (select_ln64_1 & and_ln337_2 & !or_ln330_2)> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%shl_ln339_2 = shl i24 %trunc_ln328_2, i24 %sh_amt_5cast"   --->   Operation 433 'shl' 'shl_ln339_2' <Predicate = (select_ln64_1 & and_ln337_2 & !or_ln330_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%select_ln337_2 = select i1 %and_ln337_2, i24 %shl_ln339_2, i24 %select_ln330_4"   --->   Operation 434 'select' 'select_ln337_2' <Predicate = (select_ln64_1 & !or_ln330_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 435 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln330_5 = select i1 %or_ln330_2, i24 0, i24 %select_ln337_2"   --->   Operation 435 'select' 'select_ln330_5' <Predicate = (select_ln64_1)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_2)   --->   "%xor_ln323_2 = xor i1 %icmp_ln323_2, i1 1"   --->   Operation 436 'xor' 'xor_ln323_2' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_2)   --->   "%and_ln327_2 = and i1 %icmp_ln327_2, i1 %xor_ln323_2"   --->   Operation 437 'and' 'and_ln327_2' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln327_2 = select i1 %and_ln327_2, i24 %trunc_ln328_2, i24 %select_ln330_5"   --->   Operation 438 'select' 'select_ln327_2' <Predicate = (select_ln64_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.59>
ST_24 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 439 'bitselect' 'p_Result_s' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (1.91ns)   --->   "%sub_ln455 = sub i8 0, i8 %select_ln327"   --->   Operation 440 'sub' 'sub_ln455' <Predicate = (select_ln64_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_1, i32 63"   --->   Operation 441 'bitselect' 'p_Result_2' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (2.07ns)   --->   "%sub_ln455_1 = sub i16 0, i16 %select_ln327_1"   --->   Operation 442 'sub' 'sub_ln455_1' <Predicate = (select_ln64_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_2, i32 63"   --->   Operation 443 'bitselect' 'p_Result_4' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (2.31ns)   --->   "%sub_ln455_2 = sub i24 0, i24 %select_ln327_2"   --->   Operation 444 'sub' 'sub_ln455_2' <Predicate = (select_ln64_1)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%b_V = select i1 %p_Result_4, i24 %sub_ln455_2, i24 %select_ln327_2"   --->   Operation 445 'select' 'b_V' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%select_ln345 = select i1 %p_Result_s, i8 %sub_ln455, i8 %select_ln327"   --->   Operation 446 'select' 'select_ln345' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln1349)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %select_ln345, i16 0"   --->   Operation 447 'bitconcatenate' 'shl_ln' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln345_1 = select i1 %p_Result_2, i16 %sub_ln455_1, i16 %select_ln327_1"   --->   Operation 448 'select' 'select_ln345_1' <Predicate = (select_ln64_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%shl_ln1349_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln345_1, i8 0"   --->   Operation 449 'bitconcatenate' 'shl_ln1349_1' <Predicate = (select_ln64_1)> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (1.24ns) (out node of the LUT)   --->   "%or_ln1349 = or i24 %shl_ln, i24 %b_V"   --->   Operation 450 'or' 'or_ln1349' <Predicate = (select_ln64_1)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 451 [1/1] (1.03ns) (out node of the LUT)   --->   "%ret_V = or i24 %or_ln1349, i24 %shl_ln1349_1"   --->   Operation 451 'or' 'ret_V' <Predicate = (select_ln64_1)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.63>
ST_25 : Operation 452 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %vconv, i24 %ret_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 452 'write' 'write_ln174' <Predicate = (select_ln64_1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_25 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln83 = br void %._crit_edge4.i.i" [Gaussian_Blur/blur.cpp:83]   --->   Operation 453 'br' 'br_ln83' <Predicate = (select_ln64_1)> <Delay = 0.00>

State 26 <SV = 8> <Delay = 0.00>
ST_26 : Operation 454 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 454 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'h' (Gaussian_Blur/blur.cpp:64) [26]  (3.63 ns)
	fifo write on port 'h_out' (Gaussian_Blur/blur.cpp:64) [29]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound', Gaussian_Blur/blur.cpp:64) [36]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound', Gaussian_Blur/blur.cpp:64) [36]  (6.91 ns)

 <State 4>: 6.42ns
The critical path consists of the following:
	'phi' operation ('row', Gaussian_Blur/blur.cpp:65) with incoming values : ('add_ln65', Gaussian_Blur/blur.cpp:65) [41]  (0 ns)
	'icmp' operation ('icmp_ln65', Gaussian_Blur/blur.cpp:65) [47]  (2.47 ns)
	'select' operation ('select_ln64', Gaussian_Blur/blur.cpp:64) [48]  (0.698 ns)
	'getelementptr' operation ('linebuf_V_0_addr', Gaussian_Blur/blur.cpp:72) [60]  (0 ns)
	'load' operation ('linebuf_V_0_load', Gaussian_Blur/blur.cpp:72) on array 'linebuf_V_0' [61]  (3.25 ns)

 <State 5>: 6.99ns
The critical path consists of the following:
	'load' operation ('linebuf_V_0_load', Gaussian_Blur/blur.cpp:72) on array 'linebuf_V_0' [61]  (3.25 ns)
	'add' operation ('add_ln691') [72]  (1.92 ns)
	'add' operation ('add_ln691_4') [98]  (1.82 ns)

 <State 6>: 5.4ns
The critical path consists of the following:
	'add' operation ('add_ln691_9') [144]  (0 ns)
	'add' operation ('add_ln691_12') [149]  (3.76 ns)
	'add' operation ('add_ln691_21') [219]  (1.64 ns)

 <State 7>: 3.79ns
The critical path consists of the following:
	'add' operation ('add_ln691_23') [222]  (0 ns)
	'add' operation ('add_ln691_27') [229]  (3.79 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i38_i_i_i') [265]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i38_i_i_i') [265]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i38_i_i_i') [265]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i38_i_i_i') [265]  (6.28 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i38_i_i_i') [265]  (6.28 ns)

 <State 13>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i38_i_i_i') [265]  (6.28 ns)

 <State 14>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [266]  (6.72 ns)

 <State 15>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [266]  (6.72 ns)

 <State 16>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [266]  (6.72 ns)

 <State 17>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [266]  (6.72 ns)

 <State 18>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [266]  (6.72 ns)

 <State 19>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [266]  (6.72 ns)

 <State 20>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('val') [266]  (6.72 ns)

 <State 21>: 3.54ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [277]  (1.55 ns)
	'icmp' operation ('icmp_ln329') [280]  (1.99 ns)

 <State 22>: 6.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln330') [281]  (1.99 ns)
	'and' operation ('and_ln330') [293]  (0 ns)
	'select' operation ('select_ln330') [294]  (4.61 ns)

 <State 23>: 5.18ns
The critical path consists of the following:
	'shl' operation ('shl_ln339_2') [375]  (0 ns)
	'select' operation ('select_ln337_2') [384]  (0 ns)
	'select' operation ('select_ln330_5') [388]  (4.2 ns)
	'select' operation ('select_ln327_2') [391]  (0.978 ns)

 <State 24>: 4.6ns
The critical path consists of the following:
	'sub' operation ('sub_ln455_2') [392]  (2.31 ns)
	'select' operation ('b.V') [393]  (0 ns)
	'or' operation ('or_ln1349') [398]  (1.25 ns)
	'or' operation ('ret.V') [399]  (1.03 ns)

 <State 25>: 3.63ns
The critical path consists of the following:
	fifo write on port 'vconv' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [400]  (3.63 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
