// Seed: 2757644302
module module_0 (
    output wire id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wor id_7,
    output tri1 id_8,
    output tri1 id_9
);
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    input  wand id_2
);
  parameter id_4 = 1;
  id_5 :
  assert property (@(posedge -1) id_2)
  else $clog2(26);
  ;
  logic id_6[-1  ^  -1 : 1 'h0];
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
