Release 14.1 Map P.15xf (nt64)
Xilinx Mapping Report File for Design 'system_top'

Design Information
------------------
Command Line   : map -ol high -global_opt speed -pr b -w -p xc5vlx110t-ff1136-1 -o system_top_map.ncd system_top.ngd
H:\studium\ies-project\projects\xupv5_final_project\xupv5_final\smartxplorer_results\run3\system_top.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Aug 16 18:24:48 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:  115
Slice Logic Utilization:
  Number of Slice Registers:                10,772 out of  69,120   15%
    Number used as Flip Flops:              10,769
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     10,921 out of  69,120   15%
    Number used as logic:                   10,422 out of  69,120   15%
      Number using O6 output only:           9,527
      Number using O5 output only:             277
      Number using O5 and O6:                  618
    Number used as Memory:                     443 out of  17,920    2%
      Number used as Dual Port RAM:            272
        Number using O6 output only:            52
        Number using O5 and O6:                220
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
      Number used as Shift Register:           139
        Number using O6 output only:           138
        Number using O5 output only:             1
    Number used as exclusive route-thru:        56
  Number of route-thrus:                       348
    Number using O6 output only:               326
    Number using O5 output only:                16
    Number using O5 and O6:                      6

Slice Logic Distribution:
  Number of occupied Slices:                 5,430 out of  17,280   31%
  Number of LUT Flip Flop pairs used:       15,406
    Number with an unused Flip Flop:         4,634 out of  15,406   30%
    Number with an unused LUT:               4,485 out of  15,406   29%
    Number of fully used LUT-FF pairs:       6,287 out of  15,406   40%
    Number of unique control sets:             634
    Number of slice register sites lost
      to control set restrictions:             820 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       175 out of     640   27%
    Number of LOCed IOBs:                      175 out of     175  100%
    IOB Flip Flops:                            343

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      51 out of     148   34%
    Number using BlockRAM only:                 51
    Total primitives used:
      Number of 36k BlockRAM used:              48
      Number of 18k BlockRAM used:               6
    Total Memory used (KB):                  1,836 out of   5,328   34%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             4 out of      64    6%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  894 MB
Total REAL time to MAP completion:  9 mins 2 secs 
Total CPU time to MAP completion:   8 mins 26 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_R
   EGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_R
   EGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_R
   EGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_R
   EGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1_REGCLKBL_tiesi
   g
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_tx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_rx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3224 - The clock fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin
   associated with TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" does not clock any registered
   input components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns
   VALID 3 ns BEFORE COMP "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" ignored
   during timing analysis
WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component <system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y0>. The corresponding GCLK component
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.

Section 3 - Informational
-------------------------
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/V5_AND_EARLIER.
   I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit
   <system_top> is equivalent to the following FF/Latch, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/V5_AND_EARLIER.
   I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/
   I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0
   /grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <system_top> is equivalent
   to the following FF/Latch, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/
   I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0
   /grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2261 - The FF/Latch
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit
   <system_top> is equivalent to the following FF/Latch, which will be removed :
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2261 - The FF/Latch
   <system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX
   _ALU_Op_0> in Unit <system_top> is equivalent to the following FF/Latch,
   which will be removed :
   <system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX
   _ALU_Op_0_1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrS
   elReg_i_0> in Unit <system_top> is equivalent to the following 2 FFs/Latches,
   which will be removed :
   <system_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrS
   elReg_i_0_1>
   <system_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrS
   elReg_i_0_2> 
INFO:Xst:2261 - The FF/Latch
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <system_top> is
   equivalent to the following 7 FFs/Latches, which will be removed :
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce>
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce>
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce>
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce>
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce>
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce>
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2261 - The FF/Latch <system_i/ilmb/ilmb/POR_FF_I> in Unit <system_top>
   is equivalent to the following FF/Latch, which will be removed :
   <system_i/dlmb/dlmb/POR_FF_I> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EAR
   LIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit
   <system_top> is equivalent to the following FF/Latch, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EAR
   LIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/
   I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0
   /grf.rf/rstblk/rd_rst_reg_2> in Unit <system_top> is equivalent to the
   following 2 FFs/Latches, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/
   I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0
   /grf.rf/rstblk/rd_rst_reg_1>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/
   I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0
   /grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EAR
   LIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit
   <system_top> is equivalent to the following FF/Latch, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EAR
   LIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_L
   L_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit
   <system_top> is equivalent to the following FF/Latch, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_L
   L_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_L
   L_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit
   <system_top> is equivalent to the following FF/Latch, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_L
   L_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex
   _alu_sel_logic_i> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex
   _alu_sel_logic_i_1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX
   _ALU_Op_1> in Unit <system_top> is equivalent to the following FF/Latch,
   which will be removed :
   <system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX
   _ALU_Op_1_1> 
INFO:Xst:2261 - The FF/Latch <system_i/DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_5> in
   Unit <system_top> is equivalent to the following FF/Latch, which will be
   removed : <system_i/DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_2> 
INFO:Xst:2261 - The FF/Latch
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit
   <system_top> is equivalent to the following FF/Latch, which will be removed :
   <system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_L
   L_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state
   _FSM_FFd2> in Unit <system_top> is equivalent to the following FF/Latch,
   which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_L
   L_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/V5_AND_EARLIER.
   I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit
   <system_top> is equivalent to the following FF/Latch, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/V5_AND_EARLIER.
   I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2261 - The FF/Latch
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> in Unit <system_top> is
   equivalent to the following 11 FFs/Latches, which will be removed :
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[9].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[8].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[7].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[6].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[1].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/GEN_SPLB_RST[0].I_SPLB_RST>
   <system_i/mb_plb/mb_plb/I_PLB_RST> 
INFO:Xst:2261 - The FF/Latch
   <system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/R
   ST_MODULE_I/ChannelRST> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/R
   ST_MODULE_I/ChannelRST_1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/
   I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0
   /grf.rf/rstblk/wr_rst_reg_1> in Unit <system_top> is equivalent to the
   following FF/Latch, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/
   I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0
   /grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2261 - The FF/Latch
   <system_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrS
   elReg_i_1> in Unit <system_top> is equivalent to the following 2 FFs/Latches,
   which will be removed :
   <system_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrS
   elReg_i_1_1>
   <system_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrS
   elReg_i_1_2> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_L
   L_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i>
   in Unit <system_top> is equivalent to the following FF/Latch, which will be
   removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_L
   L_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2261 - The FF/Latch
   <system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21
   ].TCSR0_FF_I> in Unit <system_top> is equivalent to the following FF/Latch,
   which will be removed :
   <system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21
   ].TCSR1_FF_I> 
INFO:Xst:2261 - The FF/Latch <system_i/DDR2_SDRAM/DDR2_SDRAM/Rst_topim_1> in
   Unit <system_top> is equivalent to the following FF/Latch, which will be
   removed : <system_i/DDR2_SDRAM/DDR2_SDRAM/Rst_topim_0> 
INFO:Xst:2261 - The FF/Latch
   <system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_
   I/IPIC_IF/bus2ip_cs_d1> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_
   I/IPIC_IF/bus2ip_cs_reg> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_12> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   12> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_8> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   8> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   16> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_16>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_16>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_16>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_16>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_16>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   21> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_21>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_21>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_21>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_21>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_21>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5>
   in Unit <system_top> is equivalent to the following 3 FFs/Latches, which will
   be removed :
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_5>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_5>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   5> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   13> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_13>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_13>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_13>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_13>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_13>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   7> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_7>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_7>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_7>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_7>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_7>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   29> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_29>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_29>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_29>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_29>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_29>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2>
   in Unit <system_top> is equivalent to the following 5 FFs/Latches, which will
   be removed :
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_2>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_2>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_2>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_2>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   2> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_re
   g_28> in Unit <system_top> is equivalent to the following 8 FFs/Latches,
   which will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_28>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_28>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_28>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_28>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_28>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   28>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28
   > 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   10> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_10>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_10>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_10>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_10>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_10>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10> 
INFO:Xst:2261 - The FF/Latch
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_be_reg_2> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_2> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   4> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_4>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_4>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_4>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_4>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_4>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4> 
INFO:Xst:2261 - The FF/Latch
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_22> in Unit <system_top> is equivalent to the
   following 2 FFs/Latches, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_22>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   22> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_17> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   17> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg>
   in Unit <system_top> is equivalent to the following 8 FFs/Latches, which will
   be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_r
   eg>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _rnw_reg>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _rnw_reg>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_rnw_reg>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_rnw_reg>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   26> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_26>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_26>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_26>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_26>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_26>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_re
   g_25> in Unit <system_top> is equivalent to the following 6 FFs/Latches,
   which will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_25>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_25>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_25>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   25>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25
   > 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_re
   g_30> in Unit <system_top> is equivalent to the following 8 FFs/Latches,
   which will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_30>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_30>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_30>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_30>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_30>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   30>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30
   > 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   1> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_1>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_1>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_1>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_1>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_1>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_14> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   14> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   18> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_18>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_18>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_18>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_18>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_18>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   23> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_23>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_23>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_23>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_23>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_23>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_11> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   11> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7>
   in Unit <system_top> is equivalent to the following 3 FFs/Latches, which will
   be removed :
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_7>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_7>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   7> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   15> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_15>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_15>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_15>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_15>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_15>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   20> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_20>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_20>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_20>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_20>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_20>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   9> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_9>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_9>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_9>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_9>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_9>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4>
   in Unit <system_top> is equivalent to the following 5 FFs/Latches, which will
   be removed :
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_4>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_4>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_4>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_4>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   4> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   12> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_12>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_12>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_12>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_12>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_12>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   6> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_6>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_6>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_6>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_6>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_6>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   28> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_28>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_28>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_28>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_28>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_28>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1>
   in Unit <system_top> is equivalent to the following 5 FFs/Latches, which will
   be removed :
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_1>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_1>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_1>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_1>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_re
   g_27> in Unit <system_top> is equivalent to the following 8 FFs/Latches,
   which will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_27>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_27>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_27>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_27>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_27>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   27>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27
   > 
INFO:Xst:2261 - The FF/Latch
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_be_reg_1> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_1> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   3> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_3>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_3>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_3>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_3>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_3>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_16> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   16> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_21> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   21> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   25> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_25>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_25>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_25>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_25>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_25>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_re
   g_24> in Unit <system_top> is equivalent to the following 5 FFs/Latches,
   which will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_24>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_24>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_24>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   24> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_19> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   19> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   0> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_0>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_0>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_0>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_0>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_0>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_13> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   13> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_9> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   9> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   17> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_17>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_17>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_17>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_17>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_17>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   22> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_22>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_22>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_22>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_22>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_22>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_10> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   10> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6>
   in Unit <system_top> is equivalent to the following 3 FFs/Latches, which will
   be removed :
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_6>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_6>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   6> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   14> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_14>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_14>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_14>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_14>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_14>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   8> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_8>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_8>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_8>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_8>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_8>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3>
   in Unit <system_top> is equivalent to the following 5 FFs/Latches, which will
   be removed :
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_3>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_3>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_3>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_3>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   3> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_re
   g_29> in Unit <system_top> is equivalent to the following 8 FFs/Latches,
   which will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_29>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_29>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_29>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_29>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_29>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   29>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29
   > 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   11> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_11>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_11>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_11>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_11>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_11>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3> in
   Unit <system_top> is equivalent to the following 5 FFs/Latches, which will be
   removed :
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_re
   g_3>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _be_reg_3>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _be_reg_3>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_be_reg_3>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   5> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_5>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_5>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_5>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_5>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_5>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   27> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_27>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_27>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_27>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_27>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_27>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27> 
INFO:Xst:2261 - The FF/Latch
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0>
   in Unit <system_top> is equivalent to the following 6 FFs/Latches, which will
   be removed :
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_0>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_0>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_0>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_0>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_0>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   0> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_re
   g_26> in Unit <system_top> is equivalent to the following 6 FFs/Latches,
   which will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_26>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_26>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_26>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   26>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26
   > 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_re
   g_31> in Unit <system_top> is equivalent to the following 8 FFs/Latches,
   which will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbu
   s_reg_31>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_31>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _wrdbus_reg_31>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_31>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_31>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   31>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31
   > 
INFO:Xst:2261 - The FF/Latch
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_be_reg_0> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_0> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   2> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_2>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_2>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_2>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_2>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_2>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2>
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_20> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   20> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_15> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   15> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   19> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_19>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_19>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_19>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_19>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_19>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19> 
INFO:Xst:2261 - The FF/Latch
   <system_i/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_
   24> in Unit <system_top> is equivalent to the following 8 FFs/Latches, which
   will be removed :
   <system_i/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24>
   <system_i/LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_
   reg_24>
   <system_i/Push_Buttons_5Bit/Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_24>
   <system_i/DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb
   _abus_reg_24>
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_abus_reg_24>
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_abus_reg_24>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24
   >
   <system_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24> 
INFO:Xst:2261 - The FF/Latch
   <system_i/IIC_EEPROM/IIC_EEPROM/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_
   ATTACHMENT/plb_wrdbus_reg_23> in Unit <system_top> is equivalent to the
   following 2 FFs/Latches, which will be removed :
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_23>
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   23> 
INFO:Xst:2261 - The FF/Latch
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/p
   lb_wrdbus_reg_18> in Unit <system_top> is equivalent to the following
   FF/Latch, which will be removed :
   <system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_
   18> 
INFO:LIT:243 - Logical network
   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph
   y_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2 has no load.
INFO:LIT:395 - The above info message is repeated 267 more times for the
   following (max. 5 shown):
   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph
   y_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3,
   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph
   y_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2,
   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph
   y_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3,
   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph
   y_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2,
   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph
   y_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:950 - SAVE has been detected on block
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n"
INFO:MapLib:950 - SAVE has been detected on block
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n"
INFO:MapLib:950 - SAVE has been detected on block
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_ctl_io/gen_cke[1].u_ff_cke"
INFO:MapLib:950 - SAVE has been detected on block
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_ctl_io/gen_cke[0].u_ff_cke"
INFO:MapLib:950 - SAVE has been detected on block
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt"
INFO:MapLib:950 - SAVE has been detected on block
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_p
   hy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt"
INFO:MapLib:856 - PLL_ADV
   system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_
   inst CLKIN2 pin was disconnected because a constant 1 is driving the CLKINSEL
   pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV
   system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_
   inst.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 240 block(s) removed
   3 block(s) optimized away
 240 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N2" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/N3" is loadless and has
been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<5>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[5].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<6>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[6].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<7>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[7].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<8>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[8].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<9>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[9].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<10>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[10].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<11>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[11].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<12>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[12].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<13>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[13].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<14>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[14].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<15>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[15].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<16>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[16].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<17>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[17].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<18>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[18].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<19>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[19].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<20>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[20].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<21>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[21].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<22>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[22].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<23>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[23].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<24>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[24].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<25>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[25].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<26>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[26].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<27>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[27].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<28>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[28].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<29>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[29].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<30>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[30].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<31>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[31].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<32>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[32].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<33>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[33].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<34>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[34].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<35>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[35].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<36>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[36].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<37>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[37].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<38>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[38].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/rden_dly_r<39>" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/u_phy_calib_0/gen_rden_dly[39].u_ff_rden_dly" (SFF) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[0].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[0].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[0].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[0].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[1].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[1].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[1].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[1].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[2].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[2].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[2].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[2].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[3].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[3].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[3].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[3].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[4].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[4].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[4].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[4].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[5].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[5].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[5].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[5].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[6].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[6].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[6].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[6].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[7].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[7].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[7].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[7].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[8].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[8].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[8].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[8].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[9].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[9].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[9].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[9].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[10].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[10].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[10].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[10].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[11].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[11].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[11].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[11].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[12].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[12].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[12].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[12].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[13].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[13].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[13].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[13].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[14].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[14].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[14].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[14].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[15].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[15].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[15].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[15].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[16].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[16].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[16].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[16].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[17].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[17].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[17].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[17].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[18].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[18].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[18].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[18].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[19].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[19].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[19].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[19].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[20].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[20].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[20].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[20].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[21].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[21].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[21].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[21].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[22].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[22].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[22].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[22].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[23].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[23].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[23].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[23].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[24].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[24].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[24].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[24].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[25].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[25].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[25].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[25].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[26].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[26].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[26].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[26].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[27].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[27].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[27].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[27].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[28].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[28].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[28].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[28].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[29].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[29].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[29].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[29].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[30].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[30].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[30].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[30].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[31].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[31].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[31].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[31].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[32].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[32].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[32].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[32].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[33].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[33].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[33].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[33].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[34].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[34].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[34].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[34].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[35].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[35].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[35].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[35].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[36].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[36].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[36].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[36].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[37].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[37].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[37].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[37].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[38].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[38].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[38].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[38].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[39].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[39].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[39].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[39].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[40].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[40].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[40].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[40].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[41].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[41].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[41].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[41].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[42].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[42].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[42].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[42].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[43].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[43].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[43].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[43].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[44].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[44].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[44].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[44].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[45].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[45].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[45].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[45].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[46].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[46].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[46].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[46].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[47].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[47].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[47].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[47].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[48].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[48].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[48].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[48].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[49].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[49].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[49].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[49].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[50].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[50].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[50].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[50].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[51].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[51].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[51].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[51].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[52].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[52].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[52].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[52].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[53].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[53].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[53].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[53].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[54].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[54].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[54].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[54].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[55].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[55].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[55].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[55].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[56].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[56].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[56].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[56].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[57].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[57].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[57].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[57].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[58].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[58].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[58].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[58].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[59].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[59].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[59].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[59].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[60].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[60].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[60].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[60].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[61].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[61].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[61].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[61].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[62].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[62].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[62].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[62].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[63].u_iob_dq/u_iobuf_dq/N2" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[63].u_iob_dq/u_iobuf_dq/XST_GND" (ZERO) removed.
The signal
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[63].u_iob_dq/u_iobuf_dq/N3" is loadless and has been removed.
 Loadless block
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
io_0/gen_dq[63].u_iob_dq/u_iobuf_dq/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_28/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_28/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_28/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_28/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_27/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_27/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_27/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_27/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_26/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_26/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_26/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_26/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_25/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_25/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_25/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_25/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_24/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_24/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_24/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_24/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_23/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_23/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_23/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_23/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_22/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_22/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_22/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_22/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_21/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_21/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_21/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_21/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_20/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_20/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_20/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_20/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_19/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_19/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_19/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_19/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_18/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_18/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_18/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_18/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_17/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_17/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_17/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_17/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_16/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_16/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_16/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_16/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_15/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_15/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_15/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_15/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_14/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_14/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_14/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_14/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_13/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_13/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_13/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_13/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_12/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_12/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_12/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_12/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_11/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_11/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_11/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_11/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_10/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_10/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_10/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_10/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_9/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_9/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_9/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_9/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_8/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_8/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_8/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_8/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_7/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_7/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_7/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_7/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_6/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_6/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_6/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_6/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_5/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_5/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_5/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_5/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_4/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_4/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_4/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_4/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_3/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_3/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_3/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_3/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_2/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_2/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_2/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_2/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_1/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_1/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_1/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_1/XST_VCC" (ONE) removed.
The signal "system_i/iobuf_0/N2" is loadless and has been removed.
 Loadless block "system_i/iobuf_0/XST_GND" (ZERO) removed.
The signal "system_i/iobuf_0/N3" is loadless and has been removed.
 Loadless block "system_i/iobuf_0/XST_VCC" (ONE) removed.
The signal "system_i/lmb_bram/lmb_bram/pgassign100<15>" is sourceless and has
been removed.
The signal "system_i/lmb_bram/N2" is sourceless and has been removed.
The signal "system_i/lmb_bram/N3" is sourceless and has been removed.
Unused block "system_i/lmb_bram/XST_GND" (ZERO) removed.
Unused block "system_i/lmb_bram/XST_VCC" (ONE) removed.
Unused block "system_i/lmb_bram/lmb_bram/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		system_i/lmb_bram/lmb_bram/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10 | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11 | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12 | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_BankAddr_pi | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| n<0>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_BankAddr_pi | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| n<1>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CE_pin<0>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CE_pin<1>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<0> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<1> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin<0 | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin<1 | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_pin<0>  | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_pin<1>  | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<0>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<1>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<2>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<3>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<4>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<5>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<6>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<7>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<0>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<1>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<2>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<3>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<4>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<5>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<6>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<7>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<8>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<9>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<10>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<11>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<12>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<13>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<14>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<15>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<16>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<17>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<18>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<19>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<20>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<21>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<22>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<23>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<24>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<25>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<26>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<27>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<28>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<29>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<30>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<31>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<32>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<33>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<34>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<35>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<36>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<37>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<38>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<39>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<40>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<41>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<42>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<43>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<44>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<45>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<46>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<47>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<48>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<49>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<50>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<51>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<52>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<53>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<54>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<55>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<56>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<57>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<58>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<59>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<60>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<61>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<62>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_ODT_pin<0>  | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_ODT_pin<1>  | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_WE_n_pin    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DIP_Switches_8Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<0>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_DIP_Switches_8Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<1>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_DIP_Switches_8Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<2>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_DIP_Switches_8Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<3>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_DIP_Switches_8Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<4>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_DIP_Switches_8Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<5>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_DIP_Switches_8Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<6>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_DIP_Switches_8Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<7>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RXD_ | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| 0_pin<0>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RXD_ | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| 0_pin<1>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RXD_ | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| 0_pin<2>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RXD_ | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| 0_pin<3>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RXD_ | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| 0_pin<4>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RXD_ | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| 0_pin<5>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RXD_ | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| 0_pin<6>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RXD_ | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| 0_pin<7>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RX_C | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | FIXED    |
| LK_0_pin                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RX_D | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| V_0_pin                            |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_RX_E | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| R_0_pin                            |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TXD_ | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| 0_pin<0>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TXD_ | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| 0_pin<1>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TXD_ | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| 0_pin<2>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TXD_ | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| 0_pin<3>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TXD_ | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| 0_pin<4>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TXD_ | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| 0_pin<5>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TXD_ | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| 0_pin<6>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TXD_ | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| 0_pin<7>                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TX_C | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| LK_0_pin                           |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TX_E | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| N_0_pin                            |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_GMII_TX_E | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| R_0_pin                            |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_MDC_0_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fpga_0_Hard_Ethernet_MAC_MDIO_0_pi | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| n                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_MII_TX_CL | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| K_0_pin                            |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_PHY_MII_I | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| NT_pin                             |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Hard_Ethernet_MAC_TemacPhy_ | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RST_n_pin                          |                  |           |                      |       |          |      |              |          |          |
| fpga_0_IIC_EEPROM_Scl_pin          | IOB              | BIDIR     | LVCMOS33             |       | 6        | SLOW |              |          |          |
| fpga_0_IIC_EEPROM_Sda_pin          | IOB              | BIDIR     | LVCMOS33             |       | 6        | SLOW |              |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<0>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<1>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<2>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<3>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | IFF          | PULLDOWN |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<4>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | IFF          | PULLDOWN |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<5>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | IFF          | PULLDOWN |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<6>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | IFF          | PULLDOWN |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<7>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | IFF          | PULLDOWN |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_Positions_GPIO_IO_pin< | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| 0>                                 |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_Positions_GPIO_IO_pin< | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| 1>                                 |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_Positions_GPIO_IO_pin< | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| 2>                                 |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_Positions_GPIO_IO_pin< | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| 3>                                 |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_LEDs_Positions_GPIO_IO_pin< | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| 4>                                 |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_Push_Buttons_5Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<0>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_Push_Buttons_5Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<1>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_Push_Buttons_5Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<2>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_Push_Buttons_5Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<3>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_Push_Buttons_5Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS33             |       | 2        | SLOW | IFF          | PULLDOWN |          |
| in<4>                              |                  |           |                      |       |          |      | OFF          |          |          |
| fpga_0_RS232_Uart_1_RX_pin         | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| fpga_0_RS232_Uart_1_TX_pin         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_clk_1_sys_clk_pin           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| fpga_0_rst_1_sys_rst_pin           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
