{"componentChunkName":"component---src-templates-post-jsx","path":"/2-1. Designing principles 1~3 of MIPS ISA/","result":{"data":{"site":{"siteMetadata":{"title":"minjun.blog"}},"markdownRemark":{"id":"85e63ee9-5665-538b-ac43-635e8220e2d2","excerpt":"contents: 0-1. CA Intro MIPS ISA What is MIPS ISA Microprocessor without Interlocked Pipelined Stages A kind of ISA Design principles Simplicity favors regularity Smaller is faster Make the common ca…","html":"<p>contents: <a href=\"/0-1.%20CA%20Intro\" data-wiki-link=\"true\">0-1. CA Intro</a></p>\n<h2>MIPS ISA</h2>\n<h3>What is MIPS ISA</h3>\n<ul>\n<li>Microprocessor without Interlocked Pipelined Stages</li>\n<li>A kind of ISA</li>\n</ul>\n<h3>Design principles</h3>\n<ol>\n<li><strong>Simplicity favors regularity</strong></li>\n<li><strong>Smaller is faster</strong></li>\n<li><strong>Make the common case fast</strong></li>\n</ol>\n<h2>Design Principle 1</h2>\n<h3>Simplicity favors regularity</h3>\n<ul>\n<li><strong>Regularity</strong>: all MIPS arithmetic instructions include <strong>a single operation &#x26; three operands</strong></li>\n<li>Regularity makes implementation simpler</li>\n<li>Simplicity enables higher performance at lower cost</li>\n</ul>\n<h3>Examples</h3>\n<ul>\n<li>add a, b, c\n<ul>\n<li><span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>a</mi><mo>=</mo><mi>b</mi><mo>+</mo><mi>c</mi></mrow><annotation encoding=\"application/x-tex\">a = b + c</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.4306em;\"></span><span class=\"mord mathnormal\">a</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.7778em;vertical-align:-0.0833em;\"></span><span class=\"mord mathnormal\">b</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mbin\">+</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.4306em;\"></span><span class=\"mord mathnormal\">c</span></span></span></span></span></li>\n</ul>\n</li>\n<li>sub a, a, d\n<ul>\n<li><span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>a</mi><mo>=</mo><mi>a</mi><mo>−</mo><mi>d</mi></mrow><annotation encoding=\"application/x-tex\">a = a - d</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.4306em;\"></span><span class=\"mord mathnormal\">a</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6667em;vertical-align:-0.0833em;\"></span><span class=\"mord mathnormal\">a</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mbin\">−</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6944em;\"></span><span class=\"mord mathnormal\">d</span></span></span></span></span></li>\n</ul>\n</li>\n</ul>\n<h2>Design Principle 2</h2>\n<h3>Smaller is faster</h3>\n<ul>\n<li>Operands of MIPS arithmetic instructions must be chosen in <strong>a small number of registers</strong></li>\n<li><strong>Register</strong>: Fast locations for data</li>\n<li>32 32-bit registers in MIPS</li>\n<li>32 is <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><msup><mn>2</mn><mn>5</mn></msup></mrow><annotation encoding=\"application/x-tex\">2^5</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.8141em;\"></span><span class=\"mord\"><span class=\"mord\">2</span><span class=\"msupsub\"><span class=\"vlist-t\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.8141em;\"><span style=\"top:-3.063em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\">5</span></span></span></span></span></span></span></span></span></span></span></span> that can be represented by using 5 bits<figure class='gatsby-resp-image-figure' style='margin-bottom: 16px;'>\n    <span class='gatsby-resp-image-wrapper' style='position: relative; display: block; margin-left: auto; margin-right: auto; max-width: 680px; '>\n      <a class='gatsby-resp-image-link' href='/static/66401aa9a483aad25f5e5fce834c1f5b/62aaf/registers.jpg' style='display: block' target='_blank' rel='noopener'>\n    <span class='gatsby-resp-image-background-image' style=\"padding-bottom: 54.11764705882353%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAALABQDASIAAhEBAxEB/8QAFwABAQEBAAAAAAAAAAAAAAAAAAECBf/EABQBAQAAAAAAAAAAAAAAAAAAAAD/2gAMAwEAAhADEAAAAewsNoP/xAAXEAADAQAAAAAAAAAAAAAAAAAAARAR/9oACAEBAAEFAsQ65//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQMBAT8BP//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQIBAT8BP//EABcQAAMBAAAAAAAAAAAAAAAAAAEQIDH/2gAIAQEABj8CyAv/xAAZEAADAQEBAAAAAAAAAAAAAAAAAREhMVH/2gAIAQEAAT8hWGBVeEXgng7op//aAAwDAQACAAMAAAAQEM//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/ED//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/ED//xAAcEAACAgMBAQAAAAAAAAAAAAAAAREhMUGRUWH/2gAIAQEAAT8Qc+B6EFhOYHXTgyF+mVbG05P/2Q=='); background-size: cover; display: block;\"></span>\n  <img class='gatsby-resp-image-image' alt='registers.jpg' title='' src='/static/66401aa9a483aad25f5e5fce834c1f5b/a22ce/registers.jpg' srcset='/static/66401aa9a483aad25f5e5fce834c1f5b/0b705/registers.jpg 170w,\n/static/66401aa9a483aad25f5e5fce834c1f5b/31389/registers.jpg 340w,\n/static/66401aa9a483aad25f5e5fce834c1f5b/a22ce/registers.jpg 680w,\n/static/66401aa9a483aad25f5e5fce834c1f5b/29373/registers.jpg 1020w,\n/static/66401aa9a483aad25f5e5fce834c1f5b/62aaf/registers.jpg 1280w' sizes='(max-width: 680px) 100vw, 680px' style='width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;' loading='lazy' decoding='async'>\n  </a>\n    </span>\n    <figcaption class='gatsby-resp-image-figcaption'>registers.jpg</figcaption>\n  </figure></li>\n</ul>\n<h2>Practice 1</h2>\n<p><strong>C code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"c\"><pre class=\"language-c\"><code class=\"language-c\">f <span class=\"token operator\">=</span> <span class=\"token punctuation\">(</span>g <span class=\"token operator\">+</span> h<span class=\"token punctuation\">)</span> <span class=\"token operator\">-</span> <span class=\"token punctuation\">(</span>i <span class=\"token operator\">+</span> j<span class=\"token punctuation\">)</span></code></pre></div>\n<p><strong>Compiled MIPS assembly language code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"text\"><pre class=\"language-text\"><code class=\"language-text\">add $t0, $s1, $s2\nadd $t1, $s3, $s4\nsub $s0, $t0, $t1</code></pre></div>\n<h2>Memory instruction</h2>\n<h3>Memory organization</h3>\n<p>keep a small amount data in <strong>registers</strong> and other remaining, complex data in <strong>memory</strong></p>\n<ul>\n<li><strong>Load</strong> values from memory into registers</li>\n<li><strong>Store</strong> results from registers to memory</li>\n</ul>\n<h3>Address</h3>\n<p>A memory address is an index to the memory array, starting at 0\nMIPS uses byte addressing (Each address identifies an 8-bit byte)</p>\n<p><strong>But</strong>, most data items are larger than a byte. So, they use \"<strong>words</strong>\"</p>\n<ul>\n<li>In MIPS, a ward is 32 bits</li>\n<li>Registers also hold 32-bit of data</li>\n</ul>\n<h4>Alignment restrictions</h4>\n<ul>\n<li>The start address of each data should be multiple of N, where N is the size of the data</li>\n<li>In MIPS, words must start at a addresses that are multiples of 4</li>\n<li>Some data items use one or two bytes (halfword)</li>\n</ul>\n<h4>Byte ordering</h4>\n<ul>\n<li>Big endian(<strong>MIPS</strong>): place the most significant byte first and the least significant byte last</li>\n<li>Little endian: place the least significant byte first and the most significant byte last  </li>\n</ul>\n<h3>Load/Store</h3>\n<ul>\n<li><strong>lw reg1 offset(reg2)</strong>: Load 32-bit word from the memory address reg2 + offset into reg1</li>\n<li><strong>sw reg1 offset(reg2)</strong>: Store 32-bit word in reg1 at the memory address reg2 + offset</li>\n<li><strong>lh/sh</strong> and <strong>lb/sb</strong> instructions load/store halfwords and 8-bit of data</li>\n</ul>\n<h2>Practice 2</h2>\n<p><strong>C code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"c\"><pre class=\"language-c\"><code class=\"language-c\">g <span class=\"token operator\">=</span> h <span class=\"token operator\">+</span> A<span class=\"token punctuation\">[</span><span class=\"token number\">8</span><span class=\"token punctuation\">]</span></code></pre></div>\n<ul>\n<li>A is an array of 4-bytes words</li>\n<li>The value of g and h are in <code class=\"language-text\">$s1</code> and <code class=\"language-text\">$s2</code></li>\n<li>The base address of A is in <code class=\"language-text\">$s3</code></li>\n</ul>\n<p><strong>Compiled MIPS assembly language code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"text\"><pre class=\"language-text\"><code class=\"language-text\">lw $t0, 32($s3)\nadd $s1, $s2, $t0</code></pre></div>\n<h2>Practice 2</h2>\n<p><strong>C code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"c\"><pre class=\"language-c\"><code class=\"language-c\">A<span class=\"token punctuation\">[</span><span class=\"token number\">12</span><span class=\"token punctuation\">]</span> <span class=\"token operator\">=</span> h<span class=\"token operator\">+</span> A<span class=\"token punctuation\">[</span><span class=\"token number\">8</span><span class=\"token punctuation\">]</span></code></pre></div>\n<ul>\n<li>A is an array of 4-bytes words</li>\n<li>The value of h is in <code class=\"language-text\">$s2</code></li>\n<li>The base address of A is in <code class=\"language-text\">$s3</code></li>\n</ul>\n<p><strong>Compiled MIPS assembly language code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"text\"><pre class=\"language-text\"><code class=\"language-text\">lw $t0, 32($s3)\nadd $t0, $s2, $t0\nsw $t0, 48($s3)</code></pre></div>\n<h2>Practice 3</h2>\n<p><strong>C code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"c\"><pre class=\"language-c\"><code class=\"language-c\">f <span class=\"token operator\">=</span> <span class=\"token punctuation\">(</span>g <span class=\"token operator\">+</span> h<span class=\"token punctuation\">)</span> <span class=\"token operator\">-</span> <span class=\"token punctuation\">(</span>i <span class=\"token operator\">+</span> j<span class=\"token punctuation\">)</span></code></pre></div>\n<ul>\n<li>f, g, and h are in <code class=\"language-text\">$s0</code>, <code class=\"language-text\">$s1</code>, and <code class=\"language-text\">$2</code> respectively</li>\n<li>Halfwords i and j are sequentially stored in memory</li>\n<li>The start address of i is stored in <code class=\"language-text\">$s3</code></li>\n</ul>\n<p><strong>Compiled MIPS assembly language code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"text\"><pre class=\"language-text\"><code class=\"language-text\">add $t0, $s1, $s2\nlh $t1, 0($s3)\nlh $t2, 2($s3)\nadd $t3, $t1, $t2\nsub $s2, $t0, $t3</code></pre></div>\n<h2>Design Principle 3</h2>\n<h3>Make the common case fast</h3>\n<p><strong>Common case :</strong> a program uses a small constant in an operation many times</p>\n<p><strong>Solution: support</strong></p>\n<ul>\n<li>\n<p><strong>16-bit immediate operands</strong> for handling the constants</p>\n<ul>\n<li>no need to access memory to load the constants</li>\n<li><code class=\"language-text\">addi $t0, $t0, 4</code> : addi is an add immediate instruction</li>\n</ul>\n</li>\n<li>\n<p><strong>MIPS register 0 (<code class=\"language-text\">$zero</code>)</strong> contains the constant 0</p>\n<ul>\n<li><code class=\"language-text\">add $t0, $t1, $zero</code> : move values between two registers <code class=\"language-text\">$t0</code> and <code class=\"language-text\">t1</code></li>\n</ul>\n</li>\n</ul>\n<h2>Practice 4</h2>\n<p><strong>C code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"c\"><pre class=\"language-c\"><code class=\"language-c\">f <span class=\"token operator\">=</span> A<span class=\"token punctuation\">[</span><span class=\"token number\">10</span><span class=\"token punctuation\">]</span> <span class=\"token operator\">-</span> i <span class=\"token operator\">+</span> <span class=\"token number\">4</span></code></pre></div>\n<ul>\n<li><code class=\"language-text\">A</code> is an array of bytes and its base address is stored in <code class=\"language-text\">$s0</code></li>\n<li><code class=\"language-text\">f</code> and <code class=\"language-text\">i</code> are stored in <code class=\"language-text\">$s1</code> and <code class=\"language-text\">$s2</code> respectively</li>\n</ul>\n<p><strong>Compiled MIPS assembly language code:</strong></p>\n<div class=\"gatsby-highlight\" data-language=\"text\"><pre class=\"language-text\"><code class=\"language-text\">lb $t0, 10($s0)\nsub $t1, $t0, $s2\naddi $s1, $t1, 4</code></pre></div>\n<h2>Summary: MIPS ISA</h2>\n<h3>Key underlying design principles</h3>\n<ul>\n<li>Design principle 1. Simplicity favors regularity\n<ul>\n<li>All MIPS arithmetic instructions include a single operation &#x26; three operands</li>\n</ul>\n</li>\n<li>Design principle 2. Smaller is faster\n<ul>\n<li>Operands of MIPS arithmetic instructions must be chosen in a small number of registers</li>\n<li>MIPS keeps more complex data in memory and supports data transfer between memory and registers</li>\n</ul>\n</li>\n<li>Design principle 3. Make the common case faster\n<ul>\n<li>Support 16-bit immediate operands for handling small constants + <code class=\"language-text\">$zero</code></li>\n</ul>\n</li>\n</ul>","frontmatter":{"title":"Design principles 1~3 of MIPS ISA","date":"2024년 07월 22일 16:07","updated":"2024년 07월 31일 15:07","tags":["study","컴퓨터구조"],"series":null},"fields":{"slug":"/2-1. Designing principles 1~3 of MIPS ISA/","readingTime":{"minutes":3.985}}},"seriesList":{"edges":[{"node":{"id":"cbe16ee9-7b41-5ddd-a23e-2bfdaa98940d","fields":{"slug":"/nuxt-katex/"},"frontmatter":{"title":"Nuxt content에 Mathtype 사용하기"}}},{"node":{"id":"a827654c-d261-5db3-bff4-d98d76aadbe0","fields":{"slug":"/after-jigeumgeuddae/"},"frontmatter":{"title":"2022 ZeroPage 지금그때"}}},{"node":{"id":"25f4be38-5d7e-533d-9343-d399890cd14e","fields":{"slug":"/why-obsidian/"},"frontmatter":{"title":"기존 블로그 대신 Obsidian을 택한 이유"}}},{"node":{"id":"5d5d6131-4e89-5c1e-91ba-e66f285f51b1","fields":{"slug":"/0-1. CA Intro/"},"frontmatter":{"title":"Computer Architecture Intro"}}},{"node":{"id":"0b650b2c-e1d8-533f-979c-7c4a2f177084","fields":{"slug":"/0-2. CA Overview/"},"frontmatter":{"title":"CA Overview"}}},{"node":{"id":"b47b70aa-e8ac-5077-9959-1e864d435bb6","fields":{"slug":"/1-1. Defining Performance/"},"frontmatter":{"title":"Defining Performance"}}},{"node":{"id":"68f03ffa-5893-565d-840e-f0f6ae87f5c9","fields":{"slug":"/1-2. Measuring Performance/"},"frontmatter":{"title":"Measuring Performance"}}},{"node":{"id":"85e63ee9-5665-538b-ac43-635e8220e2d2","fields":{"slug":"/2-1. Designing principles 1~3 of MIPS ISA/"},"frontmatter":{"title":"Design principles 1~3 of MIPS ISA"}}},{"node":{"id":"2e0c3819-8874-5c1d-a775-2a6a841b21b5","fields":{"slug":"/2-2. Design principles 4 of MIPS ISA/"},"frontmatter":{"title":"Design principles 4 of MIPS ISA"}}},{"node":{"id":"0c2c4f4c-9eb8-50df-891b-1365303231f7","fields":{"slug":"/2-3. Representing Instructions in computer/"},"frontmatter":{"title":"Representing Instructions in computer"}}},{"node":{"id":"4007a96e-86f2-5259-a70c-a65c3314bfaf","fields":{"slug":"/2-4. Supporting procedures in computer HW/"},"frontmatter":{"title":"Supporting procedures in computer HW"}}},{"node":{"id":"a00646d3-2559-556c-8916-2abc285e908f","fields":{"slug":"/2-5. MIPS memory allocation & addressing/"},"frontmatter":{"title":"MIPS memory allocation & addressing"}}},{"node":{"id":"dda07f05-3192-506d-b828-88e695f76629","fields":{"slug":"/3-1. Addition and Subtraction/"},"frontmatter":{"title":"Addition and Subtraction"}}},{"node":{"id":"8c6491f5-b0a8-5e0e-b921-e7b272121ee3","fields":{"slug":"/3-2. Multiplication/"},"frontmatter":{"title":"Multiplication"}}},{"node":{"id":"6f5284e4-f1a3-599c-8a4a-ddb05289eb05","fields":{"slug":"/3-3. Division/"},"frontmatter":{"title":"Division"}}},{"node":{"id":"6abd7845-2b09-5035-9dac-4646df83dfbe","fields":{"slug":"/4-1. Processor Overview/"},"frontmatter":{"title":"Processor Overview"}}},{"node":{"id":"d464a6fe-8125-5fc7-a055-0af843f54235","fields":{"slug":"/4-2. Controlling a datapath/"},"frontmatter":{"title":"Controlling a datapath"}}},{"node":{"id":"ba9849bc-e776-5a83-993e-4e82afc0729e","fields":{"slug":"/4-3. A single-cycle datapath/"},"frontmatter":{"title":"A single-cycle datapath"}}},{"node":{"id":"182c0349-da93-5b44-bfee-5e51362c5509","fields":{"slug":"/4-4. Pipelining overview/"},"frontmatter":{"title":"Pipelining overview"}}},{"node":{"id":"f08deb14-30ad-595b-8c9d-d793785b9ce0","fields":{"slug":"/4-5. Handling hazards/"},"frontmatter":{"title":"Handling hazards"}}},{"node":{"id":"0f491438-cb0c-53b7-80ac-81d3c8508373","fields":{"slug":"/4-6. Exceptions/"},"frontmatter":{"title":"Exceptions"}}},{"node":{"id":"71a9c3b8-4bb1-5ede-aead-5834bff20a32","fields":{"slug":"/5-1. Cache overview/"},"frontmatter":{"title":"Cache overview"}}},{"node":{"id":"f46d6482-1ff7-5199-b386-b831df7f00fd","fields":{"slug":"/5-2. Improving cache performance/"},"frontmatter":{"title":"Improving cache performance"}}},{"node":{"id":"06867ecb-c90b-5f7e-b053-88ac48bd719c","fields":{"slug":"/5-3. Virtual memory Part 1/"},"frontmatter":{"title":"Virtual memory Part 1"}}},{"node":{"id":"ed0e2b20-921b-5a3b-8aad-9f84da9e48ec","fields":{"slug":"/5-4. Virtual memory Part 2/"},"frontmatter":{"title":"Virtual memory Part 2"}}},{"node":{"id":"87ccd6ac-f6b1-5543-8b35-64c214bd6af6","fields":{"slug":"/interesting topic among sigchi 2024/"},"frontmatter":{"title":"sigchi 2024 관심 주제"}}}]},"previous":{"fields":{"slug":"/1-2. Measuring Performance/"},"frontmatter":{"title":"Measuring Performance"}},"next":{"fields":{"slug":"/2-2. Design principles 4 of MIPS ISA/"},"frontmatter":{"title":"Design principles 4 of MIPS ISA"}}},"pageContext":{"id":"85e63ee9-5665-538b-ac43-635e8220e2d2","series":null,"previousPostId":"68f03ffa-5893-565d-840e-f0f6ae87f5c9","nextPostId":"2e0c3819-8874-5c1d-a775-2a6a841b21b5"}},"staticQueryHashes":[],"slicesMap":{}}