-- Project:   Manchester encoder-decoder
-- Generated: 08/18/2020 17:01:33
-- PSoC Creator  4.2

ENTITY \Manchester encoder-decoder\ IS
    PORT(
        DOut1P(0)_PAD : OUT std_ulogic;
        EN1(0)_PAD : OUT std_ulogic;
        DOut1N(0)_PAD : OUT std_ulogic;
        Clock_tiktak_2(0)_PAD : OUT std_ulogic;
        Pin_test11(0)_PAD : OUT std_ulogic;
        Out_TikTak(0)_PAD : OUT std_ulogic;
        Pin_test22(0)_PAD : OUT std_ulogic;
        Pin_test21(0)_PAD : OUT std_ulogic;
        Pin_test12(0)_PAD : OUT std_ulogic;
        DOUT(0)_PAD : IN std_ulogic;
        DIN(0)_PAD : OUT std_ulogic;
        SCLK(0)_PAD : OUT std_ulogic;
        CSn(0)_PAD : OUT std_ulogic;
        DRDYn(0)_PAD : IN std_ulogic;
        START_PIN(0)_PAD : OUT std_ulogic;
        SDO2(0)_PAD : IN std_ulogic;
        SDI2(0)_PAD : OUT std_ulogic;
        SCL2(0)_PAD : OUT std_ulogic;
        CS2(0)_PAD : OUT std_ulogic;
        INT1(0)_PAD : OUT std_ulogic;
        INT2(0)_PAD : OUT std_ulogic;
        CH32kHZ_IN(0)_PAD : IN std_ulogic;
        CH32kHZ_OUT(0)_PAD : IN std_ulogic;
        TEST_1(0)_PAD : OUT std_ulogic;
        TEST_2(0)_PAD : OUT std_ulogic;
        Clock_tiktak_1(0)_PAD : OUT std_ulogic;
        Clock_tiktak_3(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 3.3e0;
END \Manchester encoder-decoder\;

ARCHITECTURE __DEFAULT__ OF \Manchester encoder-decoder\ IS
    SIGNAL CH32kHZ_IN(0)__PA : bit;
    SIGNAL CH32kHZ_OUT(0)__PA : bit;
    SIGNAL CS2(0)__PA : bit;
    SIGNAL CSn(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Clock_tiktak_1(0)__PA : bit;
    SIGNAL Clock_tiktak_2(0)__PA : bit;
    SIGNAL Clock_tiktak_3(0)__PA : bit;
    SIGNAL DIN(0)__PA : bit;
    SIGNAL DInN(0)__PA : bit;
    SIGNAL DInP(0)__PA : bit;
    SIGNAL DOUT(0)__PA : bit;
    SIGNAL DOut1N(0)__PA : bit;
    SIGNAL DOut1P(0)__PA : bit;
    SIGNAL DRDYn(0)__PA : bit;
    SIGNAL Data_sync_0 : bit;
    SIGNAL EN1(0)__PA : bit;
    SIGNAL FrameRX_1 : bit;
    SIGNAL Frame_clear_1 : bit;
    SIGNAL INT1(0)__PA : bit;
    SIGNAL INT2(0)__PA : bit;
    SIGNAL Mhz4_096 : bit;
    SIGNAL Mhz4_096__SYNC_OUT : bit;
    SIGNAL My_wire_0 : bit;
    SIGNAL My_wire_1 : bit;
    SIGNAL My_wire_2 : bit;
    SIGNAL Net_10110 : bit;
    SIGNAL Net_1037 : bit;
    SIGNAL Net_10449 : bit;
    SIGNAL Net_10457 : bit;
    SIGNAL Net_10480 : bit;
    SIGNAL Net_10511 : bit;
    SIGNAL Net_10649 : bit;
    SIGNAL Net_10749 : bit;
    SIGNAL Net_10771 : bit;
    SIGNAL Net_10779 : bit;
    SIGNAL Net_10896 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10896 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10896 : SIGNAL IS true;
    SIGNAL Net_10896_local : bit;
    SIGNAL Net_10925 : bit;
    SIGNAL Net_110 : bit;
    SIGNAL Net_11292 : bit;
    SIGNAL Net_11393 : bit;
    SIGNAL Net_11444 : bit;
    SIGNAL Net_11447 : bit;
    SIGNAL Net_11488 : bit;
    SIGNAL Net_11490 : bit;
    SIGNAL Net_11503 : bit;
    SIGNAL Net_11504 : bit;
    SIGNAL Net_11565 : bit;
    SIGNAL Net_11566 : bit;
    SIGNAL Net_11575 : bit;
    SIGNAL Net_11576 : bit;
    SIGNAL Net_11881 : bit;
    SIGNAL Net_11882 : bit;
    SIGNAL Net_11883 : bit;
    SIGNAL Net_11884 : bit;
    SIGNAL Net_11887 : bit;
    SIGNAL Net_11889 : bit;
    SIGNAL Net_11964 : bit;
    SIGNAL Net_11964_split : bit;
    SIGNAL Net_12035_1 : bit;
    SIGNAL Net_12035_10 : bit;
    SIGNAL Net_12035_11 : bit;
    SIGNAL Net_12035_12 : bit;
    SIGNAL Net_12035_13 : bit;
    SIGNAL Net_12035_14 : bit;
    SIGNAL Net_12035_15 : bit;
    SIGNAL Net_12035_2 : bit;
    SIGNAL Net_12035_3 : bit;
    SIGNAL Net_12035_4 : bit;
    SIGNAL Net_12035_5 : bit;
    SIGNAL Net_12035_6 : bit;
    SIGNAL Net_12035_7 : bit;
    SIGNAL Net_12035_8 : bit;
    SIGNAL Net_12035_9 : bit;
    SIGNAL Net_12205 : bit;
    SIGNAL Net_12420 : bit;
    SIGNAL Net_12456 : bit;
    SIGNAL Net_12461 : bit;
    SIGNAL Net_12462 : bit;
    SIGNAL Net_19 : bit;
    SIGNAL Net_23 : bit;
    SIGNAL Net_25 : bit;
    SIGNAL Net_4484 : bit;
    ATTRIBUTE global_signal OF Net_4484 : SIGNAL IS true;
    SIGNAL Net_4484_local : bit;
    SIGNAL Net_686 : bit;
    SIGNAL Net_698 : bit;
    SIGNAL Net_7168 : bit;
    SIGNAL Net_7248 : bit;
    SIGNAL Net_860 : bit;
    SIGNAL Out_TikTak(0)__PA : bit;
    SIGNAL Pin_test11(0)__PA : bit;
    SIGNAL Pin_test12(0)__PA : bit;
    SIGNAL Pin_test21(0)__PA : bit;
    SIGNAL Pin_test22(0)__PA : bit;
    SIGNAL SCL2(0)__PA : bit;
    SIGNAL SCLK(0)__PA : bit;
    SIGNAL SDI2(0)__PA : bit;
    SIGNAL SDO2(0)__PA : bit;
    SIGNAL START_PIN(0)__PA : bit;
    SIGNAL TEST_1(0)__PA : bit;
    SIGNAL TEST_2(0)__PA : bit;
    SIGNAL Vout_1(0)__PA : bit;
    SIGNAL \BitCounterDec:CounterUDB:cmp_less\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_0\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_1\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_2\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_3\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_4\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_5\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_6\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_7\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:count_enable\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:count_stored_i\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:prevCompare\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:reload\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:status_0\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:status_1\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:status_2\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:status_5\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:status_6\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:cmp_less\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:count_enable\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:prevCompare\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:reload\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:status_0\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:status_1\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:status_2\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:status_5\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:status_6\ : bit;
    SIGNAL \Boundary8bit:Net_42\ : bit;
    SIGNAL \Boundary8bit:Net_47\ : bit;
    SIGNAL \Comp_high:control_4\ : bit;
    SIGNAL \Comp_high:control_5\ : bit;
    SIGNAL \Comp_high:control_6\ : bit;
    SIGNAL \Comp_high:control_7\ : bit;
    SIGNAL \Control_Capture_3:control_2\ : bit;
    SIGNAL \Control_Capture_3:control_3\ : bit;
    SIGNAL \Control_Capture_3:control_4\ : bit;
    SIGNAL \Control_Capture_3:control_5\ : bit;
    SIGNAL \Control_Capture_3:control_6\ : bit;
    SIGNAL \Control_Capture_3:control_7\ : bit;
    SIGNAL \Control_Period:control_2\ : bit;
    SIGNAL \Control_Period:control_3\ : bit;
    SIGNAL \Control_Period:control_4\ : bit;
    SIGNAL \Control_Period:control_5\ : bit;
    SIGNAL \Control_Period:control_6\ : bit;
    SIGNAL \Control_Period:control_7\ : bit;
    SIGNAL \FrameAllow:control_1\ : bit;
    SIGNAL \FrameAllow:control_2\ : bit;
    SIGNAL \FrameAllow:control_3\ : bit;
    SIGNAL \FrameAllow:control_4\ : bit;
    SIGNAL \FrameAllow:control_5\ : bit;
    SIGNAL \FrameAllow:control_6\ : bit;
    SIGNAL \FrameAllow:control_7\ : bit;
    SIGNAL \GlitchFilter_1:genblk1[0]:sample\ : bit;
    SIGNAL \GlitchFilter_2:counter_done_0\ : bit;
    SIGNAL \GlitchFilter_3:genblk1[0]:samples_0\ : bit;
    SIGNAL \GlitchFilter_3:genblk1[0]:samples_1\ : bit;
    SIGNAL \GlitchFilter_3:genblk1[1]:samples_0\ : bit;
    SIGNAL \GlitchFilter_3:genblk1[1]:samples_1\ : bit;
    SIGNAL \GlitchFilter_3:genblk1[2]:samples_0\ : bit;
    SIGNAL \GlitchFilter_3:genblk1[2]:samples_1\ : bit;
    SIGNAL \GlitchFilter_6:counter_done_0\ : bit;
    SIGNAL \MODULE_4:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE soft OF \MODULE_4:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_4:g1:a0:gx:u0:eq_5_split\ : bit;
    SIGNAL \MODULE_4:g1:a0:gx:u0:eq_7\ : bit;
    SIGNAL \Period:bSR:control_1\ : bit;
    SIGNAL \Period:bSR:control_2\ : bit;
    SIGNAL \Period:bSR:control_3\ : bit;
    SIGNAL \Period:bSR:control_4\ : bit;
    SIGNAL \Period:bSR:control_5\ : bit;
    SIGNAL \Period:bSR:control_6\ : bit;
    SIGNAL \Period:bSR:control_7\ : bit;
    SIGNAL \Period:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \Period:bSR:load_reg\ : bit;
    SIGNAL \Period:bSR:status_0\ : bit;
    SIGNAL \Period:bSR:status_3\ : bit;
    SIGNAL \Period:bSR:status_4\ : bit;
    SIGNAL \Period:bSR:status_5\ : bit;
    SIGNAL \Period:bSR:status_6\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_1\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_2\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_3\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_4\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_5\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_6\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_7\ : bit;
    SIGNAL \RecieveShiftReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:status_3\ : bit;
    SIGNAL \RecieveShiftReg:bSR:status_4\ : bit;
    SIGNAL \RecieveShiftReg:bSR:status_5\ : bit;
    SIGNAL \RecieveShiftReg:bSR:status_6\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:cnt_enable\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:load_cond\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:load_rx_data\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:rx_status_6\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:state_0\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:state_1\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:state_2\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:tx_status_0\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_MEMS:BSPIM:tx_status_4\ : bit;
    SIGNAL \SPIM_MEMS:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_MEMS:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_MEMS:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_MEMS:Net_276_local\ : bit;
    SIGNAL \SPI_ADC:BSPIM:cnt_enable\ : bit;
    SIGNAL \SPI_ADC:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPI_ADC:BSPIM:count_0\ : bit;
    SIGNAL \SPI_ADC:BSPIM:count_1\ : bit;
    SIGNAL \SPI_ADC:BSPIM:count_2\ : bit;
    SIGNAL \SPI_ADC:BSPIM:count_3\ : bit;
    SIGNAL \SPI_ADC:BSPIM:count_4\ : bit;
    SIGNAL \SPI_ADC:BSPIM:count_5\ : bit;
    SIGNAL \SPI_ADC:BSPIM:count_6\ : bit;
    SIGNAL \SPI_ADC:BSPIM:load_cond\ : bit;
    SIGNAL \SPI_ADC:BSPIM:load_rx_data\ : bit;
    SIGNAL \SPI_ADC:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPI_ADC:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPI_ADC:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPI_ADC:BSPIM:rx_status_6\ : bit;
    SIGNAL \SPI_ADC:BSPIM:state_0\ : bit;
    SIGNAL \SPI_ADC:BSPIM:state_1\ : bit;
    SIGNAL \SPI_ADC:BSPIM:state_2\ : bit;
    SIGNAL \SPI_ADC:BSPIM:tx_status_0\ : bit;
    SIGNAL \SPI_ADC:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPI_ADC:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPI_ADC:BSPIM:tx_status_4\ : bit;
    SIGNAL \SPI_ADC:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPI_ADC:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPI_ADC:Net_276\ : SIGNAL IS true;
    SIGNAL \SPI_ADC:Net_276_local\ : bit;
    SIGNAL \SigmaReg:bSR:control_1\ : bit;
    SIGNAL \SigmaReg:bSR:control_2\ : bit;
    SIGNAL \SigmaReg:bSR:control_3\ : bit;
    SIGNAL \SigmaReg:bSR:control_4\ : bit;
    SIGNAL \SigmaReg:bSR:control_5\ : bit;
    SIGNAL \SigmaReg:bSR:control_6\ : bit;
    SIGNAL \SigmaReg:bSR:control_7\ : bit;
    SIGNAL \SigmaReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \SigmaReg:bSR:status_3\ : bit;
    SIGNAL \SigmaReg:bSR:status_4\ : bit;
    SIGNAL \SigmaReg:bSR:status_5\ : bit;
    SIGNAL \SigmaReg:bSR:status_6\ : bit;
    SIGNAL \StartTransmit:control_1\ : bit;
    SIGNAL \StartTransmit:control_2\ : bit;
    SIGNAL \StartTransmit:control_3\ : bit;
    SIGNAL \StartTransmit:control_4\ : bit;
    SIGNAL \StartTransmit:control_5\ : bit;
    SIGNAL \StartTransmit:control_6\ : bit;
    SIGNAL \StartTransmit:control_7\ : bit;
    SIGNAL \TEST:PWMUDB:control_0\ : bit;
    SIGNAL \TEST:PWMUDB:control_1\ : bit;
    SIGNAL \TEST:PWMUDB:control_2\ : bit;
    SIGNAL \TEST:PWMUDB:control_3\ : bit;
    SIGNAL \TEST:PWMUDB:control_4\ : bit;
    SIGNAL \TEST:PWMUDB:control_5\ : bit;
    SIGNAL \TEST:PWMUDB:control_6\ : bit;
    SIGNAL \TEST:PWMUDB:control_7\ : bit;
    SIGNAL \TEST:PWMUDB:db_cnt_0\ : bit;
    SIGNAL \TEST:PWMUDB:db_cnt_1\ : bit;
    SIGNAL \TEST:PWMUDB:db_ph1_run_temp\ : bit;
    SIGNAL \TEST:PWMUDB:db_ph2_run_temp\ : bit;
    SIGNAL \TEST:PWMUDB:dbcontrol_0\ : bit;
    SIGNAL \TEST:PWMUDB:dbcontrol_1\ : bit;
    SIGNAL \TEST:PWMUDB:dbcontrol_2\ : bit;
    SIGNAL \TEST:PWMUDB:dbcontrol_3\ : bit;
    SIGNAL \TEST:PWMUDB:dbcontrol_4\ : bit;
    SIGNAL \TEST:PWMUDB:dbcontrol_5\ : bit;
    SIGNAL \TEST:PWMUDB:dbcontrol_6\ : bit;
    SIGNAL \TEST:PWMUDB:dbcontrol_7\ : bit;
    SIGNAL \TEST:PWMUDB:runmode_enable\ : bit;
    SIGNAL \TEST:PWMUDB:status_2\ : bit;
    SIGNAL \TEST:PWMUDB:status_3\ : bit;
    SIGNAL \TEST:PWMUDB:status_5\ : bit;
    SIGNAL \TEST:PWMUDB:tc_i\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_1\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_2\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_3\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_4\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_5\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_6\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_7\ : bit;
    SIGNAL \TransmitShiftReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \TransmitShiftReg:bSR:load_reg\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_0\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_3\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_4\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_5\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_6\ : bit;
    SIGNAL \Waiter:CounterUDB:cmp_less\ : bit;
    SIGNAL \Waiter:CounterUDB:count_enable\ : bit;
    SIGNAL \Waiter:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Waiter:CounterUDB:hwCapture\ : bit;
    SIGNAL \Waiter:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Waiter:CounterUDB:per_equal\ : bit;
    SIGNAL \Waiter:CounterUDB:prevCapture\ : bit;
    SIGNAL \Waiter:CounterUDB:prevCompare\ : bit;
    SIGNAL \Waiter:CounterUDB:status_0\ : bit;
    SIGNAL \Waiter:CounterUDB:status_1\ : bit;
    SIGNAL \Waiter:CounterUDB:status_2\ : bit;
    SIGNAL \Waiter:CounterUDB:status_5\ : bit;
    SIGNAL \Waiter:CounterUDB:status_6\ : bit;
    SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL captured_0 : bit;
    SIGNAL captured_1 : bit;
    SIGNAL captured_10 : bit;
    SIGNAL captured_11 : bit;
    SIGNAL captured_12 : bit;
    SIGNAL captured_13 : bit;
    SIGNAL captured_14 : bit;
    SIGNAL captured_15 : bit;
    SIGNAL captured_2 : bit;
    SIGNAL captured_3 : bit;
    SIGNAL captured_4 : bit;
    SIGNAL captured_5 : bit;
    SIGNAL captured_6 : bit;
    SIGNAL captured_7 : bit;
    SIGNAL captured_8 : bit;
    SIGNAL captured_9 : bit;
    SIGNAL cydff_10 : bit;
    SIGNAL cydff_13 : bit;
    SIGNAL cydff_18 : bit;
    SIGNAL cydff_2 : bit;
    SIGNAL cydff_5 : bit;
    SIGNAL cydff_8 : bit;
    SIGNAL mywire_2_0 : bit;
    SIGNAL mywire_2_1 : bit;
    SIGNAL mywire_2_10 : bit;
    SIGNAL mywire_2_11 : bit;
    SIGNAL mywire_2_2 : bit;
    SIGNAL mywire_2_3 : bit;
    SIGNAL mywire_2_4 : bit;
    SIGNAL mywire_2_5 : bit;
    SIGNAL mywire_2_6 : bit;
    SIGNAL mywire_2_7 : bit;
    SIGNAL mywire_2_8 : bit;
    SIGNAL mywire_2_9 : bit;
    SIGNAL n123 : bit;
    SIGNAL n124 : bit;
    SIGNAL preouts_2 : bit;
    SIGNAL tmpOE__DInN_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__DInN_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \TEST:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF DInN(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF DInN(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Vout_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Vout_1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF DInP(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF DInP(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF DOut1P(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF DOut1P(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF EN1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF EN1(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF DOut1N(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF DOut1N(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF Clock_tiktak_2(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Clock_tiktak_2(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Pin_test11(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin_test11(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Out_TikTak(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Out_TikTak(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Pin_test22(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Pin_test22(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Pin_test21(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Pin_test21(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Pin_test12(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Pin_test12(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF DOUT(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF DOUT(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF DIN(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF DIN(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF SCLK(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF SCLK(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF CSn(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF CSn(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF DRDYn(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF DRDYn(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF START_PIN(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF START_PIN(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF SDO2(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF SDO2(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF SDI2(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF SDI2(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF SCL2(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF SCL2(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF CS2(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF CS2(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF INT1(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF INT1(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF INT2(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF INT2(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF CH32kHZ_IN(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF CH32kHZ_IN(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF CH32kHZ_OUT(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF CH32kHZ_OUT(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF TEST_1(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF TEST_1(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF TEST_2(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF TEST_2(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF FrameRX_1 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:hwCapture\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:count_enable\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF Net_10771 : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:count_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF Net_10779 : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF Net_10449 : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:count_enable\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:load_rx_data\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:tx_status_0\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:tx_status_4\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:rx_status_6\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:status_2\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF Net_11576 : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:load_rx_data\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:tx_status_0\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:tx_status_4\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:rx_status_6\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF Net_11964 : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \Period:bSR:status_0\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF Net_11444 : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:eq_7\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Comp_2:ctComp\ : LABEL IS "F(Comparator,1)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE Location OF \Opamp_1:ABuf\ : LABEL IS "F(OpAmp,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \FrameAllow:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:StsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \GlitchFilter_6:genblk2:Counter0:DP:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:StsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \StartTransmit:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \StartButton_1:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \SigmaReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \SigmaReg:bSR:StsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \SigmaReg:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \Control_Period:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:TxStsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:RxStsReg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \GlitchFilter_2:genblk2:Counter0:DP:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:genblk7:dbctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF \Capture_high:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE lib_model OF \Control_Capture_3:Sync:ctrl_reg\ : LABEL IS "controlcell10";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:TxStsReg\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:RxStsReg\ : LABEL IS "statusicell11";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE lib_model OF \Capture_low:sts:sts_reg\ : LABEL IS "statuscell3";
    ATTRIBUTE lib_model OF \Comp_low:Sync:ctrl_reg\ : LABEL IS "controlcell11";
    ATTRIBUTE lib_model OF \Comp_high:Sync:ctrl_reg\ : LABEL IS "controlcell12";
    ATTRIBUTE lib_model OF \Period:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell13";
    ATTRIBUTE lib_model OF \Period:bSR:StsReg\ : LABEL IS "statusicell12";
    ATTRIBUTE lib_model OF \Period:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell19";
    ATTRIBUTE lib_model OF Net_110 : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \GlitchFilter_1:genblk1[0]:sample\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF Data_sync_0 : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:prevCapture\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:prevCompare\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF Net_11964_split : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:count_stored_i\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF cydff_2 : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:prevCompare\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:count_stored_i\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF Frame_clear_1 : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[0]:samples_1\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[0]:samples_0\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF My_wire_0 : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[1]:samples_1\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[1]:samples_0\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF My_wire_1 : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[2]:samples_1\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[2]:samples_0\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF My_wire_2 : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:load_reg\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF preouts_2 : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:prevCompare\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:count_stored_i\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF Net_10511 : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF cydff_5 : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF Net_1037 : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF cydff_8 : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF Net_10749 : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF Net_860 : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF Net_11292 : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF cydff_10 : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF Net_686 : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF Net_12420 : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF Net_10925 : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF Mhz4_096 : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF Net_10457 : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF Net_25 : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF Net_23 : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:state_2\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:state_1\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:state_0\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF Net_11504 : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:load_cond\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \SPI_ADC:BSPIM:cnt_enable\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF Net_11503 : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:runmode_enable\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:db_ph1_run_temp\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:db_ph2_run_temp\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:db_cnt_1\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:db_cnt_0\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \TEST:PWMUDB:status_5\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF cydff_18 : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF Net_11883 : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF Net_11882 : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:state_2\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:state_1\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:state_0\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF Net_11884 : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:load_cond\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \SPIM_MEMS:BSPIM:cnt_enable\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF Net_12035_15 : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF Net_12035_14 : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF Net_12035_13 : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF Net_12035_12 : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF Net_12035_11 : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF Net_12035_10 : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF Net_12035_9 : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF Net_12035_8 : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF Net_12035_7 : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF Net_12035_6 : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF Net_12035_5 : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF Net_12035_4 : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF Net_12035_3 : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF Net_12035_2 : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF Net_12035_1 : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF cydff_13 : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF captured_15 : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF captured_14 : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF captured_13 : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF captured_12 : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF captured_11 : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF captured_10 : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF captured_9 : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF captured_8 : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF captured_7 : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF captured_6 : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF captured_5 : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF captured_4 : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF captured_3 : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF captured_2 : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF captured_1 : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF captured_0 : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \Period:bSR:load_reg\ : LABEL IS "macrocell131";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_4484,
            dclk_0 => Net_4484_local,
            dclk_glb_1 => Net_10896,
            dclk_1 => Net_10896_local,
            dclk_glb_2 => \SPI_ADC:Net_276\,
            dclk_2 => \SPI_ADC:Net_276_local\,
            dclk_glb_3 => \SPIM_MEMS:Net_276\,
            dclk_3 => \SPIM_MEMS:Net_276_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    DInN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ad216d65-d721-47ad-b390-994c64fc41b7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DInN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DInN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DInN(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vout_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vout_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vout_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Vout_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DInP:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "dc289d35-d461-4f36-aec1-f6608f41166c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DInP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DInP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DInP(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOut1P:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2d1a92a4-f694-40aa-9a5a-76a2fc7a20a0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOut1P(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOut1P",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DOut1P(0)__PA,
            oe => open,
            pin_input => My_wire_1,
            pad_out => DOut1P(0)_PAD,
            pad_in => DOut1P(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6847f2fc-d5fa-4910-8f3d-8d45b5ceb563",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EN1(0)__PA,
            oe => open,
            pin_input => My_wire_2,
            pad_out => EN1(0)_PAD,
            pad_in => EN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOut1N:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ebc02dd0-519d-4a8e-a3ed-8da7309e851f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOut1N(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOut1N",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DOut1N(0)__PA,
            oe => open,
            pin_input => My_wire_0,
            pad_out => DOut1N(0)_PAD,
            pad_in => DOut1N(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Clock_tiktak_2:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "abab926c-71fd-4cab-82a9-b40699e10c1c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Clock_tiktak_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Clock_tiktak_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Clock_tiktak_2(0)__PA,
            oe => open,
            pin_input => Net_860,
            pad_out => Clock_tiktak_2(0)_PAD,
            pad_in => Clock_tiktak_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_test11:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_test11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_test11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100001")
        PORT MAP(
            pa_out => Pin_test11(0)__PA,
            oe => open,
            pin_input => open,
            pad_in => Pin_test11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Out_TikTak:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "733fd33f-9bf8-4fb4-a4d2-bfe695ba0761",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Out_TikTak(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Out_TikTak",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Out_TikTak(0)__PA,
            oe => open,
            pin_input => Net_11292,
            pad_out => Out_TikTak(0)_PAD,
            pad_in => Out_TikTak(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_test22:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d0c91aad-77e6-4c61-b4f5-8f20880a67c1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_test22(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_test22",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100001")
        PORT MAP(
            pa_out => Pin_test22(0)__PA,
            oe => open,
            pin_input => open,
            pad_in => Pin_test22(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_test21:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7cfa5c3d-4b41-45d8-bd20-ad70a24c2bcc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_test21(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_test21",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100001")
        PORT MAP(
            pa_out => Pin_test21(0)__PA,
            oe => open,
            pin_input => open,
            pad_in => Pin_test21(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_test12:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8e41a941-f208-481a-a98e-95446f0c9187",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_test12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_test12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100001")
        PORT MAP(
            pa_out => Pin_test12(0)__PA,
            oe => open,
            pin_input => open,
            pad_in => Pin_test12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOUT:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DOUT(0)__PA,
            oe => open,
            fb => Net_19,
            pad_in => DOUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIN:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIN(0)__PA,
            oe => open,
            pin_input => Net_23,
            pad_out => DIN(0)_PAD,
            pad_in => DIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK(0)__PA,
            oe => open,
            pin_input => Net_25,
            pad_out => SCLK(0)_PAD,
            pad_in => SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CSn:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "66dccd7f-de45-4f3c-bfb7-a367ee8c09fe",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CSn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CSn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CSn(0)__PA,
            oe => open,
            pin_input => Net_11503,
            pad_out => CSn(0)_PAD,
            pad_in => CSn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DRDYn:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "3f4d5da4-5bdb-4e3e-b756-bc65445f8256",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DRDYn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DRDYn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DRDYn(0)__PA,
            oe => open,
            fb => Net_11575,
            pad_in => DRDYn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    START_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e92471ad-6952-4332-b0b1-db5c45ee5fa2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    START_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "START_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => START_PIN(0)__PA,
            oe => open,
            pin_input => cydff_18,
            pad_out => START_PIN(0)_PAD,
            pad_in => START_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDO2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2ee3473f-9499-40e0-ba20-47a21187f0d4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDO2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDO2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDO2(0)__PA,
            oe => open,
            fb => Net_11881,
            pad_in => SDO2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDI2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c73073c5-73bd-415c-880b-7dd26b5a2687",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDI2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDI2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDI2(0)__PA,
            oe => open,
            pin_input => Net_11882,
            pad_out => SDI2(0)_PAD,
            pad_in => SDI2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b334e85b-a379-46e4-9890-7d21989c1e2c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCL2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL2(0)__PA,
            oe => open,
            pin_input => Net_11883,
            pad_out => SCL2(0)_PAD,
            pad_in => SCL2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS2:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "57071bdc-96c6-4c5c-8b16-59711583ddd0",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS2(0)__PA,
            oe => open,
            pin_input => Net_11884,
            pad_out => CS2(0)_PAD,
            pad_in => CS2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    INT1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    INT1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "INT1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => INT1(0)__PA,
            oe => open,
            pin_input => Net_11887,
            pad_out => INT1(0)_PAD,
            pad_in => INT1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    INT2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "426426d3-a28c-4241-8fb6-728927dc6d9d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    INT2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "INT2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => INT2(0)__PA,
            oe => open,
            pin_input => Net_11889,
            pad_out => INT2(0)_PAD,
            pad_in => INT2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CH32kHZ_IN:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "75c1712f-a25c-4049-8187-966f97c47af7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CH32kHZ_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CH32kHZ_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CH32kHZ_IN(0)__PA,
            oe => open,
            pad_in => CH32kHZ_IN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CH32kHZ_OUT:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c54ccfbc-4a73-4566-8ad2-91c0a891e513",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CH32kHZ_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CH32kHZ_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CH32kHZ_OUT(0)__PA,
            oe => open,
            pad_in => CH32kHZ_OUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TEST_1:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "c30988e0-df77-41a0-928c-c02b719bb7b3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TEST_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TEST_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TEST_1(0)__PA,
            oe => open,
            pin_input => Net_11964,
            pad_out => TEST_1(0)_PAD,
            pad_in => TEST_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TEST_2:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "9c36f646-2ddc-4588-bae8-6113824c30a8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TEST_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TEST_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TEST_2(0)__PA,
            oe => open,
            pin_input => Frame_clear_1,
            pad_out => TEST_2(0)_PAD,
            pad_in => TEST_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Clock_tiktak_1:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "234d6dc0-29b4-41e9-961d-12f114e5d751",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Clock_tiktak_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Clock_tiktak_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Clock_tiktak_1(0)__PA,
            oe => open,
            pin_input => Net_10925,
            pad_out => Clock_tiktak_1(0)_PAD,
            pad_in => Clock_tiktak_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Clock_tiktak_3:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "681a27cc-eb87-4fa1-a878-ed355340d59f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Clock_tiktak_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Clock_tiktak_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Clock_tiktak_3(0)__PA,
            oe => open,
            pin_input => Net_12420,
            pad_out => Clock_tiktak_3(0)_PAD,
            pad_in => Clock_tiktak_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FrameRX_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => FrameRX_1,
            main_0 => n124,
            main_1 => n123);

    \Waiter:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:hwCapture\,
            main_0 => Data_sync_0,
            main_1 => \Waiter:CounterUDB:prevCapture\,
            main_2 => Frame_clear_1);

    \Waiter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:status_0\,
            main_0 => \Waiter:CounterUDB:cmp_less\,
            main_1 => \Waiter:CounterUDB:prevCompare\);

    \Waiter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:status_2\,
            main_0 => \Waiter:CounterUDB:per_equal\,
            main_1 => \Waiter:CounterUDB:overflow_reg_i\);

    \Waiter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:count_enable\,
            main_0 => \Waiter:CounterUDB:count_stored_i\,
            main_1 => Frame_clear_1,
            main_2 => Net_4484_local);

    Net_10771:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_10771,
            main_0 => Data_sync_0,
            main_1 => cydff_2,
            main_2 => Frame_clear_1);

    \BitCounterDec:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:status_0\,
            main_0 => \BitCounterDec:CounterUDB:cmp_less\,
            main_1 => \BitCounterDec:CounterUDB:prevCompare\);

    \BitCounterDec:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:status_2\,
            main_0 => \BitCounterDec:CounterUDB:reload\,
            main_1 => \BitCounterDec:CounterUDB:overflow_reg_i\);

    \BitCounterDec:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:count_enable\,
            main_0 => Data_sync_0,
            main_1 => cydff_2,
            main_2 => \BitCounterDec:CounterUDB:control_7\,
            main_3 => \BitCounterDec:CounterUDB:count_stored_i\,
            main_4 => Frame_clear_1);

    \TransmitShiftReg:bSR:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TransmitShiftReg:bSR:status_0\,
            main_0 => \TransmitShiftReg:bSR:load_reg\,
            main_1 => Net_10457,
            main_2 => \BitCounterEnc:CounterUDB:prevCompare\);

    Net_10779:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_10779,
            main_0 => Frame_clear_1);

    Net_10449:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_10449,
            main_0 => n124,
            main_1 => n123,
            main_2 => Frame_clear_1);

    \BitCounterEnc:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:status_0\,
            main_0 => \BitCounterEnc:CounterUDB:cmp_less\,
            main_1 => \BitCounterEnc:CounterUDB:prevCompare\);

    \BitCounterEnc:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:status_2\,
            main_0 => \BitCounterEnc:CounterUDB:reload\,
            main_1 => \BitCounterEnc:CounterUDB:overflow_reg_i\);

    \BitCounterEnc:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:count_enable\,
            main_0 => Net_10749,
            main_1 => Net_10511,
            main_2 => \BitCounterEnc:CounterUDB:count_stored_i\);

    \SPI_ADC:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:load_rx_data\,
            main_0 => \SPI_ADC:BSPIM:count_4\,
            main_1 => \SPI_ADC:BSPIM:count_3\,
            main_2 => \SPI_ADC:BSPIM:count_2\,
            main_3 => \SPI_ADC:BSPIM:count_1\,
            main_4 => \SPI_ADC:BSPIM:count_0\);

    \SPI_ADC:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:tx_status_0\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\);

    \SPI_ADC:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:tx_status_4\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\);

    \SPI_ADC:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:rx_status_6\,
            main_0 => \SPI_ADC:BSPIM:count_4\,
            main_1 => \SPI_ADC:BSPIM:count_3\,
            main_2 => \SPI_ADC:BSPIM:count_2\,
            main_3 => \SPI_ADC:BSPIM:count_1\,
            main_4 => \SPI_ADC:BSPIM:count_0\,
            main_5 => \SPI_ADC:BSPIM:rx_status_4\);

    Mhz4_096__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Mhz4_096,
            out => Mhz4_096__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    \TEST:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TEST:PWMUDB:status_2\,
            main_0 => \TEST:PWMUDB:runmode_enable\,
            main_1 => \TEST:PWMUDB:tc_i\);

    Net_11576:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_11576,
            main_0 => Net_11575);

    \SPIM_MEMS:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:load_rx_data\,
            main_0 => \SPIM_MEMS:BSPIM:count_4\,
            main_1 => \SPIM_MEMS:BSPIM:count_3\,
            main_2 => \SPIM_MEMS:BSPIM:count_2\,
            main_3 => \SPIM_MEMS:BSPIM:count_1\,
            main_4 => \SPIM_MEMS:BSPIM:count_0\);

    \SPIM_MEMS:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:tx_status_0\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\);

    \SPIM_MEMS:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:tx_status_4\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\);

    \SPIM_MEMS:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:rx_status_6\,
            main_0 => \SPIM_MEMS:BSPIM:count_4\,
            main_1 => \SPIM_MEMS:BSPIM:count_3\,
            main_2 => \SPIM_MEMS:BSPIM:count_2\,
            main_3 => \SPIM_MEMS:BSPIM:count_1\,
            main_4 => \SPIM_MEMS:BSPIM:count_0\,
            main_5 => \SPIM_MEMS:BSPIM:rx_status_4\);

    \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => Net_11292,
            main_1 => Net_12035_7,
            main_2 => Net_12035_6,
            main_3 => Net_12035_5,
            main_4 => Net_12035_4,
            main_5 => Net_12035_3,
            main_6 => Net_12035_2,
            main_7 => Net_12035_1);

    Net_11964:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_11964,
            main_0 => Net_12035_11,
            main_1 => mywire_2_11,
            main_2 => Net_11964_split);

    \Period:bSR:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Period:bSR:status_0\,
            main_0 => cydff_10,
            main_1 => \Period:bSR:load_reg\);

    Net_11444:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_11444,
            main_0 => Net_7248,
            main_1 => Frame_clear_1);

    \MODULE_4:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:eq_5\,
            main_0 => Net_12035_5,
            main_1 => Net_12035_4,
            main_2 => Net_12035_3,
            main_3 => Net_12035_2,
            main_4 => mywire_2_5,
            main_5 => mywire_2_4,
            main_6 => mywire_2_3,
            main_7 => mywire_2_2,
            main_8 => \MODULE_4:g1:a0:gx:u0:eq_5_split\);

    \MODULE_4:g1:a0:gx:u0:eq_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:eq_7\,
            main_0 => Net_12035_7,
            main_1 => Net_12035_6,
            main_2 => mywire_2_7,
            main_3 => mywire_2_6,
            main_4 => \MODULE_4:g1:a0:gx:u0:eq_5\);

    \Comp_2:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => n124);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => n123);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Opamp_1:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \FrameAllow:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \FrameAllow:control_7\,
            control_6 => \FrameAllow:control_6\,
            control_5 => \FrameAllow:control_5\,
            control_4 => \FrameAllow:control_4\,
            control_3 => \FrameAllow:control_3\,
            control_2 => \FrameAllow:control_2\,
            control_1 => \FrameAllow:control_1\,
            control_0 => Net_7248,
            busclk => ClockBlock_BUS_CLK);

    \Waiter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Frame_clear_1,
            clock => ClockBlock_BUS_CLK,
            status_6 => \Waiter:CounterUDB:status_6\,
            status_5 => \Waiter:CounterUDB:status_5\,
            status_4 => \Waiter:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \Waiter:CounterUDB:status_2\,
            status_1 => \Waiter:CounterUDB:status_1\,
            status_0 => \Waiter:CounterUDB:status_0\);

    \Waiter:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Waiter:CounterUDB:count_enable\,
            cs_addr_0 => \Waiter:CounterUDB:hwCapture\,
            f0_load => \Waiter:CounterUDB:hwCapture\,
            ce0_comb => \Waiter:CounterUDB:per_equal\,
            z0_comb => \Waiter:CounterUDB:status_1\,
            cl1_comb => \Waiter:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \Waiter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Waiter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \BitCounterDec:CounterUDB:control_7\,
            control_6 => \BitCounterDec:CounterUDB:control_6\,
            control_5 => \BitCounterDec:CounterUDB:control_5\,
            control_4 => \BitCounterDec:CounterUDB:control_4\,
            control_3 => \BitCounterDec:CounterUDB:control_3\,
            control_2 => \BitCounterDec:CounterUDB:control_2\,
            control_1 => \BitCounterDec:CounterUDB:control_1\,
            control_0 => \BitCounterDec:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \BitCounterDec:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Frame_clear_1,
            clock => ClockBlock_BUS_CLK,
            status_6 => \BitCounterDec:CounterUDB:status_6\,
            status_5 => \BitCounterDec:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \BitCounterDec:CounterUDB:status_2\,
            status_1 => \BitCounterDec:CounterUDB:status_1\,
            status_0 => \BitCounterDec:CounterUDB:status_0\);

    \BitCounterDec:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\,
            cs_addr_0 => \BitCounterDec:CounterUDB:reload\,
            ce0_comb => \BitCounterDec:CounterUDB:reload\,
            z0_comb => \BitCounterDec:CounterUDB:status_1\,
            cl1_comb => \BitCounterDec:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\,
            f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \RecieveShiftReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \RecieveShiftReg:bSR:control_7\,
            control_6 => \RecieveShiftReg:bSR:control_6\,
            control_5 => \RecieveShiftReg:bSR:control_5\,
            control_4 => \RecieveShiftReg:bSR:control_4\,
            control_3 => \RecieveShiftReg:bSR:control_3\,
            control_2 => \RecieveShiftReg:bSR:control_2\,
            control_1 => \RecieveShiftReg:bSR:control_1\,
            control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            clk_en => Net_10771,
            busclk => ClockBlock_BUS_CLK);

    \RecieveShiftReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \RecieveShiftReg:bSR:status_6\,
            status_5 => \RecieveShiftReg:bSR:status_5\,
            status_4 => \RecieveShiftReg:bSR:status_4\,
            status_3 => \RecieveShiftReg:bSR:status_3\,
            status_2 => open,
            status_1 => \BitCounterDec:CounterUDB:prevCompare\,
            status_0 => open,
            interrupt => Net_7168,
            clk_en => Net_10771);

    \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            route_si => cydff_2,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\,
            clk_en => Net_10771,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            route_si => cydff_2,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10771,
            ce0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            route_si => cydff_2,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10771,
            ce0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            route_si => cydff_2,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\,
            f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\,
            f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\,
            f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\,
            f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10771,
            ce0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    WordShifted:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_7168,
            clock => ClockBlock_BUS_CLK);

    \GlitchFilter_6:genblk2:Counter0:DP:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
            d0_init => "00001001",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => FrameRX_1,
            cs_addr_0 => Frame_clear_1,
            z0_comb => \GlitchFilter_6:counter_done_0\,
            busclk => ClockBlock_BUS_CLK);

    \TransmitShiftReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            control_7 => \TransmitShiftReg:bSR:control_7\,
            control_6 => \TransmitShiftReg:bSR:control_6\,
            control_5 => \TransmitShiftReg:bSR:control_5\,
            control_4 => \TransmitShiftReg:bSR:control_4\,
            control_3 => \TransmitShiftReg:bSR:control_3\,
            control_2 => \TransmitShiftReg:bSR:control_2\,
            control_1 => \TransmitShiftReg:bSR:control_1\,
            control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            clk_en => Net_10749,
            busclk => ClockBlock_BUS_CLK);

    \TransmitShiftReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            status_6 => \TransmitShiftReg:bSR:status_6\,
            status_5 => \TransmitShiftReg:bSR:status_5\,
            status_4 => \TransmitShiftReg:bSR:status_4\,
            status_3 => \TransmitShiftReg:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => \TransmitShiftReg:bSR:status_0\,
            interrupt => Net_10480,
            clk_en => Net_10749);

    \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\,
            route_si => __ONE__,
            clk_en => Net_10749,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\,
            route_si => __ONE__,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10749,
            ce0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\,
            route_si => __ONE__,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10749,
            ce0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\,
            route_si => __ONE__,
            so_comb => Net_10649,
            f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\,
            f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\,
            f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\,
            f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10749,
            ce0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    isr_TransmitWordShift:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_10110,
            clock => ClockBlock_BUS_CLK);

    isr_Load_TrShReg:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_10480,
            clock => ClockBlock_BUS_CLK);

    \StartTransmit:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \StartTransmit:control_7\,
            control_6 => \StartTransmit:control_6\,
            control_5 => \StartTransmit:control_5\,
            control_4 => \StartTransmit:control_4\,
            control_3 => \StartTransmit:control_3\,
            control_2 => \StartTransmit:control_2\,
            control_1 => \StartTransmit:control_1\,
            control_0 => Net_11447,
            busclk => ClockBlock_BUS_CLK);

    \BitCounterEnc:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \BitCounterEnc:CounterUDB:status_6\,
            status_5 => \BitCounterEnc:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \BitCounterEnc:CounterUDB:status_2\,
            status_1 => \BitCounterEnc:CounterUDB:status_1\,
            status_0 => \BitCounterEnc:CounterUDB:status_0\,
            interrupt => Net_10110);

    \BitCounterEnc:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\,
            cs_addr_0 => \BitCounterEnc:CounterUDB:reload\,
            ce0_comb => \BitCounterEnc:CounterUDB:reload\,
            z0_comb => \BitCounterEnc:CounterUDB:status_1\,
            cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\,
            f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    EndFrame:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_10779,
            clock => ClockBlock_BUS_CLK);

    \StartButton_1:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_10779,
            clock => open);

    \Boundary8bit:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_12456,
            cmp => \Boundary8bit:Net_47\,
            irq => \Boundary8bit:Net_42\);

    \SigmaReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \SigmaReg:bSR:control_7\,
            control_6 => \SigmaReg:bSR:control_6\,
            control_5 => \SigmaReg:bSR:control_5\,
            control_4 => \SigmaReg:bSR:control_4\,
            control_3 => \SigmaReg:bSR:control_3\,
            control_2 => \SigmaReg:bSR:control_2\,
            control_1 => \SigmaReg:bSR:control_1\,
            control_0 => \SigmaReg:bSR:ctrl_clk_enable\,
            busclk => ClockBlock_BUS_CLK);

    \SigmaReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \SigmaReg:bSR:status_6\,
            status_5 => \SigmaReg:bSR:status_5\,
            status_4 => \SigmaReg:bSR:status_4\,
            status_3 => \SigmaReg:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SigmaReg:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\,
            route_si => Net_12420,
            so_comb => Net_698,
            f0_bus_stat_comb => \SigmaReg:bSR:status_4\,
            f0_blk_stat_comb => \SigmaReg:bSR:status_3\,
            f1_bus_stat_comb => \SigmaReg:bSR:status_6\,
            f1_blk_stat_comb => \SigmaReg:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \Control_Period:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Period:control_7\,
            control_6 => \Control_Period:control_6\,
            control_5 => \Control_Period:control_5\,
            control_4 => \Control_Period:control_4\,
            control_3 => \Control_Period:control_3\,
            control_2 => \Control_Period:control_2\,
            control_1 => Net_12461,
            control_0 => Net_12462,
            busclk => ClockBlock_BUS_CLK);

    \SPI_ADC:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_11488,
            clock => ClockBlock_BUS_CLK);

    \SPI_ADC:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_ADC:Net_276\,
            load => open,
            enable => \SPI_ADC:BSPIM:cnt_enable\,
            count_6 => \SPI_ADC:BSPIM:count_6\,
            count_5 => \SPI_ADC:BSPIM:count_5\,
            count_4 => \SPI_ADC:BSPIM:count_4\,
            count_3 => \SPI_ADC:BSPIM:count_3\,
            count_2 => \SPI_ADC:BSPIM:count_2\,
            count_1 => \SPI_ADC:BSPIM:count_1\,
            count_0 => \SPI_ADC:BSPIM:count_0\,
            tc => \SPI_ADC:BSPIM:cnt_tc\);

    \SPI_ADC:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_ADC:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPI_ADC:BSPIM:tx_status_4\,
            status_3 => \SPI_ADC:BSPIM:load_rx_data\,
            status_2 => \SPI_ADC:BSPIM:tx_status_2\,
            status_1 => \SPI_ADC:BSPIM:tx_status_1\,
            status_0 => \SPI_ADC:BSPIM:tx_status_0\,
            interrupt => Net_11490);

    \SPI_ADC:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_ADC:Net_276\,
            status_6 => \SPI_ADC:BSPIM:rx_status_6\,
            status_5 => \SPI_ADC:BSPIM:rx_status_5\,
            status_4 => \SPI_ADC:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_11488);

    \SPI_ADC:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_ADC:Net_276\,
            cs_addr_2 => \SPI_ADC:BSPIM:state_2\,
            cs_addr_1 => \SPI_ADC:BSPIM:state_1\,
            cs_addr_0 => \SPI_ADC:BSPIM:state_0\,
            route_si => Net_19,
            f1_load => \SPI_ADC:BSPIM:load_rx_data\,
            so_comb => \SPI_ADC:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPI_ADC:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPI_ADC:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPI_ADC:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPI_ADC:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SPI_ADC:TxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_11490,
            clock => ClockBlock_BUS_CLK);

    \GlitchFilter_2:genblk2:Counter0:DP:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
            d0_init => "10001111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => Net_11504,
            cs_addr_0 => Net_11503,
            z0_comb => \GlitchFilter_2:counter_done_0\,
            busclk => ClockBlock_BUS_CLK);

    \TEST:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \TEST:PWMUDB:control_7\,
            control_6 => \TEST:PWMUDB:control_6\,
            control_5 => \TEST:PWMUDB:control_5\,
            control_4 => \TEST:PWMUDB:control_4\,
            control_3 => \TEST:PWMUDB:control_3\,
            control_2 => \TEST:PWMUDB:control_2\,
            control_1 => \TEST:PWMUDB:control_1\,
            control_0 => \TEST:PWMUDB:control_0\,
            clk_en => Mhz4_096__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK);

    \TEST:PWMUDB:genblk7:dbctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \TEST:PWMUDB:dbcontrol_7\,
            control_6 => \TEST:PWMUDB:dbcontrol_6\,
            control_5 => \TEST:PWMUDB:dbcontrol_5\,
            control_4 => \TEST:PWMUDB:dbcontrol_4\,
            control_3 => \TEST:PWMUDB:dbcontrol_3\,
            control_2 => \TEST:PWMUDB:dbcontrol_2\,
            control_1 => \TEST:PWMUDB:dbcontrol_1\,
            control_0 => \TEST:PWMUDB:dbcontrol_0\,
            clk_en => Mhz4_096__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK);

    \TEST:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => \TEST:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \TEST:PWMUDB:status_3\,
            status_2 => \TEST:PWMUDB:status_2\,
            status_1 => open,
            status_0 => open,
            clk_en => Mhz4_096__SYNC_OUT);

    \TEST:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \TEST:PWMUDB:tc_i\,
            cs_addr_1 => \TEST:PWMUDB:runmode_enable\,
            clk_en => Mhz4_096__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \TEST:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \TEST:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \TEST:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \TEST:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \TEST:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \TEST:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \TEST:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \TEST:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \TEST:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \TEST:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \TEST:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \TEST:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \TEST:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \TEST:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \TEST:PWMUDB:tc_i\,
            cs_addr_1 => \TEST:PWMUDB:runmode_enable\,
            z0_comb => \TEST:PWMUDB:tc_i\,
            f1_blk_stat_comb => \TEST:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Mhz4_096__SYNC_OUT,
            ce0i => \TEST:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \TEST:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \TEST:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \TEST:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \TEST:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \TEST:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \TEST:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \TEST:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \TEST:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \TEST:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \TEST:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \TEST:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \TEST:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Capture_high:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => captured_15,
            status_6 => captured_14,
            status_5 => captured_13,
            status_4 => captured_12,
            status_3 => captured_11,
            status_2 => captured_10,
            status_1 => captured_9,
            status_0 => captured_8,
            clock => open);

    \Control_Capture_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Capture_3:control_7\,
            control_6 => \Control_Capture_3:control_6\,
            control_5 => \Control_Capture_3:control_5\,
            control_4 => \Control_Capture_3:control_4\,
            control_3 => \Control_Capture_3:control_3\,
            control_2 => \Control_Capture_3:control_2\,
            control_1 => Net_11566,
            control_0 => Net_11565,
            busclk => ClockBlock_BUS_CLK);

    isr_DRDY:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_11576,
            clock => ClockBlock_BUS_CLK);

    \SPIM_MEMS:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_MEMS:Net_276\,
            load => open,
            enable => \SPIM_MEMS:BSPIM:cnt_enable\,
            count_6 => \SPIM_MEMS:BSPIM:count_6\,
            count_5 => \SPIM_MEMS:BSPIM:count_5\,
            count_4 => \SPIM_MEMS:BSPIM:count_4\,
            count_3 => \SPIM_MEMS:BSPIM:count_3\,
            count_2 => \SPIM_MEMS:BSPIM:count_2\,
            count_1 => \SPIM_MEMS:BSPIM:count_1\,
            count_0 => \SPIM_MEMS:BSPIM:count_0\,
            tc => \SPIM_MEMS:BSPIM:cnt_tc\);

    \SPIM_MEMS:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_MEMS:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_MEMS:BSPIM:tx_status_4\,
            status_3 => \SPIM_MEMS:BSPIM:load_rx_data\,
            status_2 => \SPIM_MEMS:BSPIM:tx_status_2\,
            status_1 => \SPIM_MEMS:BSPIM:tx_status_1\,
            status_0 => \SPIM_MEMS:BSPIM:tx_status_0\,
            interrupt => Net_11889);

    \SPIM_MEMS:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_MEMS:Net_276\,
            status_6 => \SPIM_MEMS:BSPIM:rx_status_6\,
            status_5 => \SPIM_MEMS:BSPIM:rx_status_5\,
            status_4 => \SPIM_MEMS:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_11887);

    \SPIM_MEMS:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_MEMS:Net_276\,
            cs_addr_2 => \SPIM_MEMS:BSPIM:state_2\,
            cs_addr_1 => \SPIM_MEMS:BSPIM:state_1\,
            cs_addr_0 => \SPIM_MEMS:BSPIM:state_0\,
            route_si => Net_11881,
            f1_load => \SPIM_MEMS:BSPIM:load_rx_data\,
            so_comb => \SPIM_MEMS:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_MEMS:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_MEMS:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_MEMS:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_MEMS:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \Capture_low:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => captured_7,
            status_6 => captured_6,
            status_5 => captured_5,
            status_4 => captured_4,
            status_3 => captured_3,
            status_2 => captured_2,
            status_1 => captured_1,
            status_0 => captured_0,
            clock => open);

    \Comp_low:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => mywire_2_7,
            control_6 => mywire_2_6,
            control_5 => mywire_2_5,
            control_4 => mywire_2_4,
            control_3 => mywire_2_3,
            control_2 => mywire_2_2,
            control_1 => mywire_2_1,
            control_0 => mywire_2_0,
            busclk => ClockBlock_BUS_CLK);

    cap_comp_tc:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Frame_clear_1,
            clock => ClockBlock_BUS_CLK);

    \Comp_high:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Comp_high:control_7\,
            control_6 => \Comp_high:control_6\,
            control_5 => \Comp_high:control_5\,
            control_4 => \Comp_high:control_4\,
            control_3 => mywire_2_11,
            control_2 => mywire_2_10,
            control_1 => mywire_2_9,
            control_0 => mywire_2_8,
            busclk => ClockBlock_BUS_CLK);

    \Period:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Period:bSR:control_7\,
            control_6 => \Period:bSR:control_6\,
            control_5 => \Period:bSR:control_5\,
            control_4 => \Period:bSR:control_4\,
            control_3 => \Period:bSR:control_3\,
            control_2 => \Period:bSR:control_2\,
            control_1 => \Period:bSR:control_1\,
            control_0 => \Period:bSR:ctrl_clk_enable\,
            busclk => ClockBlock_BUS_CLK);

    \Period:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \Period:bSR:status_6\,
            status_5 => \Period:bSR:status_5\,
            status_4 => \Period:bSR:status_4\,
            status_3 => \Period:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => \Period:bSR:status_0\,
            interrupt => Net_12205);

    \Period:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\,
            cs_addr_1 => \Period:bSR:status_0\,
            route_si => Net_10925,
            so_comb => Net_11393,
            f0_bus_stat_comb => \Period:bSR:status_4\,
            f0_blk_stat_comb => \Period:bSR:status_3\,
            f1_bus_stat_comb => \Period:bSR:status_6\,
            f1_blk_stat_comb => \Period:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK);

    Net_110:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_110,
            clk_en => Net_10449,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => n124);

    \GlitchFilter_1:genblk1[0]:sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_1:genblk1[0]:sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => n123,
            main_1 => Net_110);

    Data_sync_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * !main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Data_sync_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => n123,
            main_1 => Net_110,
            main_2 => \GlitchFilter_1:genblk1[0]:sample\,
            main_3 => Data_sync_0);

    \Waiter:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:prevCapture\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Data_sync_0,
            main_1 => Frame_clear_1);

    \Waiter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Waiter:CounterUDB:per_equal\);

    \Waiter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Waiter:CounterUDB:cmp_less\);

    Net_11964_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4) + (!main_1 * main_5) + (main_1 * !main_5) + (!main_2 * main_6) + (main_2 * !main_6) + (!main_3 * main_7) + (main_3 * !main_7) + (!main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_11964_split,
            main_0 => Net_12035_11,
            main_1 => Net_12035_10,
            main_2 => Net_12035_9,
            main_3 => Net_12035_8,
            main_4 => mywire_2_11,
            main_5 => mywire_2_10,
            main_6 => mywire_2_9,
            main_7 => mywire_2_8,
            main_8 => \MODULE_4:g1:a0:gx:u0:eq_7\);

    \Waiter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_4484_local);

    cydff_2:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_2,
            clk_en => \Waiter:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            ap_0 => Frame_clear_1);

    \BitCounterDec:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \BitCounterDec:CounterUDB:reload\);

    \BitCounterDec:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \BitCounterDec:CounterUDB:cmp_less\);

    \MODULE_4:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_11) + (main_0 * !main_11) + (main_1 * !main_6) + (main_2 * !main_7) + (main_3 * !main_8) + (main_4 * !main_9) + (!main_5 * main_10) + (main_5 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_11292,
            main_1 => Net_12035_5,
            main_2 => Net_12035_4,
            main_3 => Net_12035_3,
            main_4 => Net_12035_2,
            main_5 => Net_12035_1,
            main_6 => mywire_2_5,
            main_7 => mywire_2_4,
            main_8 => mywire_2_3,
            main_9 => mywire_2_2,
            main_10 => mywire_2_1,
            main_11 => mywire_2_0);

    \BitCounterDec:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Data_sync_0,
            main_1 => cydff_2,
            main_2 => Frame_clear_1);

    Frame_clear_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Frame_clear_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => n124,
            main_1 => n123,
            main_2 => \GlitchFilter_6:counter_done_0\,
            main_3 => Frame_clear_1);

    \GlitchFilter_3:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[0]:samples_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \GlitchFilter_3:genblk1[0]:samples_0\);

    \GlitchFilter_3:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[0]:samples_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10649,
            main_1 => Net_10749,
            main_2 => preouts_2);

    My_wire_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_3 * !main_4 * main_5) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5) + (!main_2 * !main_3 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => My_wire_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10649,
            main_1 => Net_10749,
            main_2 => preouts_2,
            main_3 => \GlitchFilter_3:genblk1[0]:samples_1\,
            main_4 => \GlitchFilter_3:genblk1[0]:samples_0\,
            main_5 => My_wire_0);

    \GlitchFilter_3:genblk1[1]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[1]:samples_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \GlitchFilter_3:genblk1[1]:samples_0\);

    \GlitchFilter_3:genblk1[1]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[1]:samples_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10649,
            main_1 => Net_10749,
            main_2 => preouts_2);

    My_wire_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_4 * !main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5) + (main_0 * main_1 * main_2 * !main_4 * !main_5) + (main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => My_wire_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10649,
            main_1 => Net_10749,
            main_2 => My_wire_1,
            main_3 => preouts_2,
            main_4 => \GlitchFilter_3:genblk1[1]:samples_1\,
            main_5 => \GlitchFilter_3:genblk1[1]:samples_0\);

    \GlitchFilter_3:genblk1[2]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[2]:samples_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \GlitchFilter_3:genblk1[2]:samples_0\);

    \GlitchFilter_3:genblk1[2]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[2]:samples_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => preouts_2);

    My_wire_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => My_wire_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => preouts_2,
            main_1 => \GlitchFilter_3:genblk1[2]:samples_1\,
            main_2 => \GlitchFilter_3:genblk1[2]:samples_0\,
            main_3 => My_wire_2);

    \TransmitShiftReg:bSR:load_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \TransmitShiftReg:bSR:load_reg\,
            clk_en => Net_10749,
            clock_0 => Net_10896,
            main_0 => Net_10457,
            main_1 => \BitCounterEnc:CounterUDB:prevCompare\);

    preouts_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '1')
        PORT MAP(
            q => preouts_2,
            clk_en => Net_10749,
            clock_0 => Net_10896,
            ar_0 => Net_10511,
            main_0 => Net_7248);

    \BitCounterEnc:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \BitCounterEnc:CounterUDB:reload\);

    \BitCounterEnc:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \BitCounterEnc:CounterUDB:cmp_less\);

    \BitCounterEnc:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10749);

    Net_10511:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_10511,
            clk_en => \BitCounterEnc:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            ap_0 => Net_10457);

    cydff_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_5,
            clock_0 => Net_10896,
            ap_0 => Net_10511,
            main_0 => Net_1037);

    Net_1037:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1037,
            clock_0 => Net_10896,
            ap_0 => Net_10511,
            main_0 => cydff_5,
            main_1 => Net_1037);

    cydff_8:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_8,
            clk_en => Net_1037,
            clock_0 => Net_10896,
            ap_0 => Net_10511);

    Net_10749:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_10749,
            clk_en => cydff_8,
            clock_0 => Net_10896,
            ap_0 => Net_10511);

    Net_860:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => Net_860,
            clk_en => Net_12461,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => Net_12205,
            main_0 => Net_12462);

    Net_11292:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_11292,
            clk_en => open,
            clock_0 => Mhz4_096);

    cydff_10:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_10,
            clk_en => open,
            clock_0 => Net_12456,
            main_0 => Net_860);

    Net_686:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2) + (main_0 * !main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_686,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_698,
            main_1 => Net_686,
            main_2 => Net_11393);

    Net_12420:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2) + (main_0 * !main_1 * !main_2) + (main_0 * main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12420,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_698,
            main_1 => Net_686,
            main_2 => Net_11393);

    Net_10925:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_10925,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_11393);

    Mhz4_096:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Mhz4_096,
            clk_en => open,
            clock_0 => Net_12456,
            main_0 => Net_686);

    Net_10457:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '1')
        PORT MAP(
            q => Net_10457,
            clk_en => Net_11444,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => Net_11447);

    Net_25:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_25,
            clock_0 => \SPI_ADC:Net_276\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\);

    Net_23:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_0 * main_1 * !main_2 * !main_3) + (!main_1 * main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_23,
            clock_0 => \SPI_ADC:Net_276\,
            main_0 => Net_23,
            main_1 => \SPI_ADC:BSPIM:state_2\,
            main_2 => \SPI_ADC:BSPIM:state_1\,
            main_3 => \SPI_ADC:BSPIM:state_0\,
            main_4 => \SPI_ADC:BSPIM:mosi_from_dp\);

    \SPI_ADC:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:state_2\,
            clock_0 => \SPI_ADC:Net_276\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\,
            main_3 => \SPI_ADC:BSPIM:count_4\,
            main_4 => \SPI_ADC:BSPIM:count_3\,
            main_5 => \SPI_ADC:BSPIM:count_2\,
            main_6 => \SPI_ADC:BSPIM:count_1\,
            main_7 => \SPI_ADC:BSPIM:count_0\,
            main_8 => \SPI_ADC:BSPIM:tx_status_1\);

    \SPI_ADC:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (main_0 * main_1) + (main_0 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:state_1\,
            clock_0 => \SPI_ADC:Net_276\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\,
            main_3 => \SPI_ADC:BSPIM:count_4\,
            main_4 => \SPI_ADC:BSPIM:count_3\,
            main_5 => \SPI_ADC:BSPIM:count_2\,
            main_6 => \SPI_ADC:BSPIM:count_1\,
            main_7 => \SPI_ADC:BSPIM:count_0\,
            main_8 => \SPI_ADC:BSPIM:tx_status_1\);

    \SPI_ADC:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_2) + (!main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:state_0\,
            clock_0 => \SPI_ADC:Net_276\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\,
            main_3 => \SPI_ADC:BSPIM:count_4\,
            main_4 => \SPI_ADC:BSPIM:count_3\,
            main_5 => \SPI_ADC:BSPIM:count_2\,
            main_6 => \SPI_ADC:BSPIM:count_1\,
            main_7 => \SPI_ADC:BSPIM:count_0\,
            main_8 => \SPI_ADC:BSPIM:tx_status_1\);

    Net_11504:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_11504,
            clock_0 => \SPI_ADC:Net_276\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\,
            main_3 => Net_11504);

    \SPI_ADC:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:load_cond\,
            clock_0 => \SPI_ADC:Net_276\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\,
            main_3 => \SPI_ADC:BSPIM:count_4\,
            main_4 => \SPI_ADC:BSPIM:count_3\,
            main_5 => \SPI_ADC:BSPIM:count_2\,
            main_6 => \SPI_ADC:BSPIM:count_1\,
            main_7 => \SPI_ADC:BSPIM:count_0\,
            main_8 => \SPI_ADC:BSPIM:load_cond\);

    \SPI_ADC:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_8) + (!main_0 * !main_1 * main_2 * !main_8) + (main_0 * main_1 * main_8) + (main_0 * main_2 * main_8) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_ADC:BSPIM:cnt_enable\,
            clock_0 => \SPI_ADC:Net_276\,
            main_0 => \SPI_ADC:BSPIM:state_2\,
            main_1 => \SPI_ADC:BSPIM:state_1\,
            main_2 => \SPI_ADC:BSPIM:state_0\,
            main_3 => \SPI_ADC:BSPIM:count_4\,
            main_4 => \SPI_ADC:BSPIM:count_3\,
            main_5 => \SPI_ADC:BSPIM:count_2\,
            main_6 => \SPI_ADC:BSPIM:count_1\,
            main_7 => \SPI_ADC:BSPIM:count_0\,
            main_8 => \SPI_ADC:BSPIM:cnt_enable\);

    Net_11503:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_11503,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_11504,
            main_1 => \GlitchFilter_2:counter_done_0\,
            main_2 => Net_11503);

    \TEST:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \TEST:PWMUDB:runmode_enable\,
            clk_en => Mhz4_096__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \TEST:PWMUDB:control_7\);

    \TEST:PWMUDB:db_ph1_run_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \TEST:PWMUDB:db_ph1_run_temp\,
            clk_en => Mhz4_096__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \TEST:PWMUDB:db_ph1_run_temp\,
            main_1 => \TEST:PWMUDB:db_cnt_1\,
            main_2 => \TEST:PWMUDB:db_cnt_0\);

    \TEST:PWMUDB:db_ph2_run_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \TEST:PWMUDB:db_ph2_run_temp\,
            clk_en => Mhz4_096__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \TEST:PWMUDB:db_ph2_run_temp\,
            main_1 => \TEST:PWMUDB:db_cnt_1\,
            main_2 => \TEST:PWMUDB:db_cnt_0\);

    \TEST:PWMUDB:db_cnt_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (main_2 * !main_3 * !main_4) + (main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \TEST:PWMUDB:db_cnt_1\,
            clk_en => Mhz4_096__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \TEST:PWMUDB:db_ph1_run_temp\,
            main_1 => \TEST:PWMUDB:db_ph2_run_temp\,
            main_2 => \TEST:PWMUDB:dbcontrol_1\,
            main_3 => \TEST:PWMUDB:db_cnt_1\,
            main_4 => \TEST:PWMUDB:db_cnt_0\);

    \TEST:PWMUDB:db_cnt_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_0 * !main_1 * main_4) + (!main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \TEST:PWMUDB:db_cnt_0\,
            clk_en => Mhz4_096__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \TEST:PWMUDB:db_ph1_run_temp\,
            main_1 => \TEST:PWMUDB:db_ph2_run_temp\,
            main_2 => \TEST:PWMUDB:dbcontrol_0\,
            main_3 => \TEST:PWMUDB:db_cnt_1\,
            main_4 => \TEST:PWMUDB:db_cnt_0\);

    \TEST:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \TEST:PWMUDB:status_5\,
            clk_en => Mhz4_096__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK);

    cydff_18:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => cydff_18,
            clk_en => Net_11964,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => Net_11566,
            main_0 => Net_11565);

    Net_11883:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_11883,
            clock_0 => \SPIM_MEMS:Net_276\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\);

    Net_11882:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_0 * main_1 * !main_2 * !main_3) + (!main_1 * main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_11882,
            clock_0 => \SPIM_MEMS:Net_276\,
            main_0 => Net_11882,
            main_1 => \SPIM_MEMS:BSPIM:state_2\,
            main_2 => \SPIM_MEMS:BSPIM:state_1\,
            main_3 => \SPIM_MEMS:BSPIM:state_0\,
            main_4 => \SPIM_MEMS:BSPIM:mosi_from_dp\);

    \SPIM_MEMS:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:state_2\,
            clock_0 => \SPIM_MEMS:Net_276\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\,
            main_3 => \SPIM_MEMS:BSPIM:count_4\,
            main_4 => \SPIM_MEMS:BSPIM:count_3\,
            main_5 => \SPIM_MEMS:BSPIM:count_2\,
            main_6 => \SPIM_MEMS:BSPIM:count_1\,
            main_7 => \SPIM_MEMS:BSPIM:count_0\,
            main_8 => \SPIM_MEMS:BSPIM:tx_status_1\);

    \SPIM_MEMS:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (main_0 * main_1) + (main_0 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:state_1\,
            clock_0 => \SPIM_MEMS:Net_276\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\,
            main_3 => \SPIM_MEMS:BSPIM:count_4\,
            main_4 => \SPIM_MEMS:BSPIM:count_3\,
            main_5 => \SPIM_MEMS:BSPIM:count_2\,
            main_6 => \SPIM_MEMS:BSPIM:count_1\,
            main_7 => \SPIM_MEMS:BSPIM:count_0\,
            main_8 => \SPIM_MEMS:BSPIM:tx_status_1\);

    \SPIM_MEMS:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_2) + (!main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:state_0\,
            clock_0 => \SPIM_MEMS:Net_276\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\,
            main_3 => \SPIM_MEMS:BSPIM:count_4\,
            main_4 => \SPIM_MEMS:BSPIM:count_3\,
            main_5 => \SPIM_MEMS:BSPIM:count_2\,
            main_6 => \SPIM_MEMS:BSPIM:count_1\,
            main_7 => \SPIM_MEMS:BSPIM:count_0\,
            main_8 => \SPIM_MEMS:BSPIM:tx_status_1\);

    Net_11884:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_11884,
            clock_0 => \SPIM_MEMS:Net_276\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\,
            main_3 => Net_11884);

    \SPIM_MEMS:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:load_cond\,
            clock_0 => \SPIM_MEMS:Net_276\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\,
            main_3 => \SPIM_MEMS:BSPIM:count_4\,
            main_4 => \SPIM_MEMS:BSPIM:count_3\,
            main_5 => \SPIM_MEMS:BSPIM:count_2\,
            main_6 => \SPIM_MEMS:BSPIM:count_1\,
            main_7 => \SPIM_MEMS:BSPIM:count_0\,
            main_8 => \SPIM_MEMS:BSPIM:load_cond\);

    \SPIM_MEMS:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_8) + (!main_0 * !main_1 * main_2 * !main_8) + (main_0 * main_1 * main_8) + (main_0 * main_2 * main_8) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_MEMS:BSPIM:cnt_enable\,
            clock_0 => \SPIM_MEMS:Net_276\,
            main_0 => \SPIM_MEMS:BSPIM:state_2\,
            main_1 => \SPIM_MEMS:BSPIM:state_1\,
            main_2 => \SPIM_MEMS:BSPIM:state_0\,
            main_3 => \SPIM_MEMS:BSPIM:count_4\,
            main_4 => \SPIM_MEMS:BSPIM:count_3\,
            main_5 => \SPIM_MEMS:BSPIM:count_2\,
            main_6 => \SPIM_MEMS:BSPIM:count_1\,
            main_7 => \SPIM_MEMS:BSPIM:count_0\,
            main_8 => \SPIM_MEMS:BSPIM:cnt_enable\);

    Net_12035_15:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_15,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_12035_14,
            main_1 => Net_12035_13,
            main_2 => Net_12035_12,
            main_3 => Net_12035_11,
            main_4 => Net_12035_10,
            main_5 => Net_12035_9,
            main_6 => Net_12035_8,
            main_7 => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_12035_14:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_14,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_12035_13,
            main_1 => Net_12035_12,
            main_2 => Net_12035_11,
            main_3 => Net_12035_10,
            main_4 => Net_12035_9,
            main_5 => Net_12035_8,
            main_6 => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_12035_13:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_13,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_12035_12,
            main_1 => Net_12035_11,
            main_2 => Net_12035_10,
            main_3 => Net_12035_9,
            main_4 => Net_12035_8,
            main_5 => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_12035_12:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_12,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_12035_11,
            main_1 => Net_12035_10,
            main_2 => Net_12035_9,
            main_3 => Net_12035_8,
            main_4 => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_12035_11:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_11,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_12035_10,
            main_1 => Net_12035_9,
            main_2 => Net_12035_8,
            main_3 => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_12035_10:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_10,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_12035_9,
            main_1 => Net_12035_8,
            main_2 => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_12035_9:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_9,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_12035_8,
            main_1 => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_12035_8:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_8,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_12035_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_7,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_11292,
            main_1 => Net_12035_6,
            main_2 => Net_12035_5,
            main_3 => Net_12035_4,
            main_4 => Net_12035_3,
            main_5 => Net_12035_2,
            main_6 => Net_12035_1);

    Net_12035_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_6,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_11292,
            main_1 => Net_12035_5,
            main_2 => Net_12035_4,
            main_3 => Net_12035_3,
            main_4 => Net_12035_2,
            main_5 => Net_12035_1);

    Net_12035_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_5,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_11292,
            main_1 => Net_12035_4,
            main_2 => Net_12035_3,
            main_3 => Net_12035_2,
            main_4 => Net_12035_1);

    Net_12035_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_4,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_11292,
            main_1 => Net_12035_3,
            main_2 => Net_12035_2,
            main_3 => Net_12035_1);

    Net_12035_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_3,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_11292,
            main_1 => Net_12035_2,
            main_2 => Net_12035_1);

    Net_12035_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_2,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_11292,
            main_1 => Net_12035_1);

    Net_12035_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12035_1,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Net_11292);

    cydff_13:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => cydff_13,
            clk_en => open,
            clock_0 => Mhz4_096,
            main_0 => Frame_clear_1);

    captured_15:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_15,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_15);

    captured_14:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_14,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_14);

    captured_13:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_13,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_13);

    captured_12:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_12,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_12);

    captured_11:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_11,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_11);

    captured_10:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_10,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_10);

    captured_9:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_9,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_9);

    captured_8:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_8,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_8);

    captured_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_7,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_7);

    captured_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_6,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_6);

    captured_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_5,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_5);

    captured_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_4,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_4);

    captured_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_3,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_3);

    captured_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_2,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_2);

    captured_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_1,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_12035_1);

    captured_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => captured_0,
            clk_en => open,
            clock_0 => cydff_13,
            main_0 => Net_11292);

    \Period:bSR:load_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => \Period:bSR:load_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => cydff_10);

END __DEFAULT__;
