###################################################################
##
## CGRA layout flow. Created with lots of help from Brian Richards
## and Stevo Bailey.
##
###################################################################

###Initialize the design
set_db init_power_nets {VDD VDDPST}

set_db init_ground_nets {VSS VSSPST}

read_mmmc ../../scripts/mmode.tcl

read_physical -lef [list \
/tsmc16/download/TECH16FFC/N16FF_PRTF_Cad_1.2a/PR_tech/Cadence/LefHeader/Standard/VHV/N16_Encounter_9M_2Xa1Xd3Xe2Z_UTRDL_9T_PODE_1.2a.tlef \
../pe_tile_new_unq1/pnr.lef \
../memory_tile_unq1/pnr.lef \
/tsmc16/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90_100a/lef/tcbn16ffcllbwp16p90.lef \
/tsmc16/TSMCHOME/digital/Back_End/lef/tpbn16v_090a/fc/fc_lf_bu/APRDL/lef/tpbn16v.lef \
/tsmc16/TSMCHOME/digital/Back_End/lef/tphn16ffcllgv18e_110e/mt_1/9m/9M_2XA1XD_H_3XE_VHV_2Z/lef/tphn16ffcllgv18e_9lm.lef \
/tsmc16/pdk/2016.09.15_MOSIS/FFC/T-N16-CL-DR-032/N16_DTCD_library_kit_20160111/N16_DTCD_library_kit_20160111/lef/topMxyMxe_M9/N16_DTCD_v1d0a.lef \
/tsmc16/pdk/2016.09.15_MOSIS/FFC/T-N16-CL-DR-032/N16_ICOVL_library_kit_FF+_20150528/N16_ICOVL_library_kit_FF+_20150528/lef/topMxMxaMxc_M9/N16_ICOVL_v1d0a.lef \
/home/nikhil3/run1/layout/N16_SR_B_1KX1K_DPO_DOD_FFC_5x5.lef \
]

read_netlist {results_syn/syn_out.v} -top top 

init_design 

delete_global_net_connections
connect_global_net VDDPST -type pgpin -pin VDDPST -inst *
connect_global_net VSSPST -type pgpin -pin VSSPST -inst * 
connect_global_net VDD -type pgpin -pin VDD -inst *
connect_global_net VDD -type tiehi
connect_global_net VSS -type pgpin -pin VSS -inst *
connect_global_net VSS -type tielo
connect_global_net VDD -type pgpin -pin VPP -inst *
connect_global_net VSS -type pgpin -pin VBB -inst *

###Initialize the floorplan
create_floorplan -core_margins_by die -die_size_by_io_height max -site core -die_size 4900.0 4900.0 100 100 100 100
read_io_file io_file -no_die_size_adjust 
set_multi_cpu_usage -local_cpu 8

set grid_x 36.63
set grid_y 70.272
set start_x 400
set start_y 400
set slice_width [expr (36.6*3) + (88*1) +  20]
foreach_in_collection x [get_cells -hier -filter "ref_name=~pe_tile* || ref_name=~memory_tile*"] {
  set xn [get_property $x full_name]
  regexp {0x(\S*)} $xn -> num
  set loc [exec grep "tile_addr='0x${num}'" cgra_info.txt]
  regexp {row='(\S*)' col='(\S*)'} $loc -> row col
  set row [expr $row - 2]
  set col [expr $col - 2]
  set col_slice [expr $col/4]
  set x_loc [expr $start_x + ($col_slice * $slice_width) + (($col % 4) * $grid_x)]
  set y_loc [expr $start_y + ($row * $grid_y)]
  place_inst $xn $x_loc $y_loc
}


###source ../scripts/vlsi/flow/scripts/gen_floorplan.tcl
###done_fp
###add_core_fiducials
###
###gen_bumps
###gen_route_bumps
###
###eval_legacy {setEndCapMode \
### -rightEdge BOUNDARY_LEFTBWP16P90 \
### -leftEdge BOUNDARY_RIGHTBWP16P90 \
### -leftBottomCorner BOUNDARY_NCORNERBWP16P90 \
### -leftTopCorner BOUNDARY_PCORNERBWP16P90 \
### -rightTopEdge FILL3BWP16P90 \
### -rightBottomEdge FILL3BWP16P90 \
### -topEdge "BOUNDARY_PROW3BWP16P90 BOUNDARY_PROW2BWP16P90" \
### -bottomEdge "BOUNDARY_NROW3BWP16P90 BOUNDARY_NROW2BWP16P90" \
### -fitGap true \
### -boundary_tap true}
###
###eval_legacy {set_well_tap_mode \
### -rule 5.04 \
### -bottom_tap_cell BOUNDARY_NTAPBWP16P90 \
### -top_tap_cell BOUNDARY_PTAPBWP16P90 \
### -cell TAPCELLBWP16P90}
###
###gen_power
###
###write_db fp.enc -def -sdc -verilog
