{
  "subreddit": "FPGA",
  "url": "https://www.reddit.com/r/FPGA",
  "meta": {
    "title": "FPGA - everything about programmable hardware"
  },
  "posts": [
    {
      "title": "Zynq 7020 DMA SoftIP Xilinx Delay",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6se31/zynq_7020_dma_softip_xilinx_delay/",
      "score": 1,
      "comments": 0,
      "post_id": "t3_1n6se31",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Daviba101995",
      "author_id": "t2_5xk5o0f2",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T19:03:51.059000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6se31/zynq_7020_dma_softip_xilinx_delay/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "My first CPU on FPGA",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n3ykrh/my_first_cpu_on_fpga/",
      "score": 192,
      "comments": 21,
      "post_id": "t3_1n3ykrh",
      "post_type": "image",
      "domain": "i.imgur.com",
      "author": "funtingmockeet",
      "author_id": "t2_1wam985zw7",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-30T10:49:27.605000+0000",
      "content_href": "https://i.imgur.com/DPMr12p.png",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://external-preview.redd.it/my-first-cpu-on-fpga-v0-l0lih7yJacHm1_eg76zdZUexj-1oZUTX5DUIHJ02mcs.png?width=640&crop=smart&auto=webp&s=b6b5db0cf3a6aac21b30e9836bd1b1f9ef32ef06"
    },
    {
      "title": "What is your stance on those $10-$14 Cyclone IV FPGA Dev Boards?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6ijzi/what_is_your_stance_on_those_1014_cyclone_iv_fpga/",
      "score": 10,
      "comments": 18,
      "post_id": "t3_1n6ijzi",
      "post_type": "multi_media",
      "domain": "self.FPGA",
      "author": "Affectionate-Mango19",
      "author_id": "t2_7gc6148g",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T12:48:41.216000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6ijzi/what_is_your_stance_on_those_1014_cyclone_iv_fpga/",
      "content_preview": "",
      "flair": [
        "Altera Related"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_2x4rgr/styles/profileIcon_ytxu3boa86if1.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=05a46e23a4ad1842ff52d36789e47782c5a45d6d"
    },
    {
      "title": "Couldn't afford those MiSTer boards without the day job",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mr4o4o/couldnt_afford_those_mister_boards_without_the/",
      "score": 449,
      "comments": 17,
      "post_id": "t3_1mr4o4o",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "superfluous_gates",
      "author_id": "t2_w1z7xr6b",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-15T17:36:01.955000+0000",
      "content_href": "https://i.redd.it/znpgh1zwv7jf1.jpeg",
      "content_preview": "",
      "flair": [
        "Meme Friday"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_3.png"
    },
    {
      "title": "What Should I Learn After Basic FPGA Projects,And some general question",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6hvhc/what_should_i_learn_after_basic_fpga_projectsand/",
      "score": 9,
      "comments": 1,
      "post_id": "t3_1n6hvhc",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "unfinishedwrath",
      "author_id": "t2_7e89q7w5",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T12:16:38.241000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6hvhc/what_should_i_learn_after_basic_fpga_projectsand/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Finally found a faulty FPGA",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n5jh2j/finally_found_a_faulty_fpga/",
      "score": 151,
      "comments": 41,
      "post_id": "t3_1n5jh2j",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Allan-H",
      "author_id": "t2_1tcqxun3",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-01T08:44:46.552000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n5jh2j/finally_found_a_faulty_fpga/",
      "content_preview": "",
      "flair": [
        "Xilinx Related"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_m1sdg/styles/profileIcon_1jup2cmg0bx41.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=fd1e8c77255a71836658a02c3c0c3f5c30ca66cc"
    },
    {
      "title": "Ethernet sync clock",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n5wqmc/ethernet_sync_clock/",
      "score": 7,
      "comments": 13,
      "post_id": "t3_1n5wqmc",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Few_Celebration3776",
      "author_id": "t2_pd566g2m",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-01T18:32:31.382000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n5wqmc/ethernet_sync_clock/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Waveform generation.",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6qmy2/waveform_generation/",
      "score": 3,
      "comments": 9,
      "post_id": "t3_1n6qmy2",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "United_Swimmer867",
      "author_id": "t2_1jbgms3emv",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T17:59:14.385000+0000",
      "content_href": "https://i.redd.it/519ei3x7jsmf1.jpeg",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_7.png"
    },
    {
      "title": "You know the drill",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mkrg9z/you_know_the_drill/",
      "score": 336,
      "comments": 15,
      "post_id": "t3_1mkrg9z",
      "post_type": "video",
      "domain": "v.redd.it",
      "author": "temnyles",
      "author_id": "t2_mnw1wiu",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-08T10:20:21.105000+0000",
      "content_href": "https://v.redd.it/2g4n73rlurhf1",
      "content_preview": "",
      "flair": [
        "Meme Friday"
      ],
      "thumbnail_url": "https://external-preview.redd.it/you-know-the-drill-v0-cnQxaGQ5c2x1cmhmMdymM_9s9JCc4e02CdcV6U0ZebJVmhp7lwyKMxqd5Q8r.png?width=640&crop=smart&format=pjpg&auto=webp&s=1b0a05596b3c1ce9c4d6ac8e26d021b776706540"
    },
    {
      "title": "Seeking advice for personal projects on an FPGA",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n5ldkj/seeking_advice_for_personal_projects_on_an_fpga/",
      "score": 11,
      "comments": 1,
      "post_id": "t3_1n5ldkj",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "sensitive_middle_",
      "author_id": "t2_1swirwvyn4",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-01T10:42:53.764000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n5ldkj/seeking_advice_for_personal_projects_on_an_fpga/",
      "content_preview": "",
      "flair": [
        "Advice / Help"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "From AND Gates to CPUs: My 100-Project VHDL Journey",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n3v9bt/from_and_gates_to_cpus_my_100project_vhdl_journey/",
      "score": 85,
      "comments": 11,
      "post_id": "t3_1n3v9bt",
      "post_type": "multi_media",
      "domain": "self.FPGA",
      "author": "TheBusDriver69",
      "author_id": "t2_48ve1t2n",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-30T07:12:17.661000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n3v9bt/from_and_gates_to_cpus_my_100project_vhdl_journey/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://styles.redditmedia.com/t5_60ngc6/styles/profileIcon_7d6d2h9i8f5e1.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=a96c8a8562b92da3308b5525100488d88f814bca"
    },
    {
      "title": "What am I doing wrong?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n5ifi0/what_am_i_doing_wrong/",
      "score": 9,
      "comments": 8,
      "post_id": "t3_1n5ifi0",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "WinProfessional4958",
      "author_id": "t2_1sv1buseia",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-01T07:37:04.791000+0000",
      "content_href": "https://i.redd.it/oicgyfjwaimf1.png",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://styles.redditmedia.com/t5_f21ty8/styles/profileIcon_w1m26fd740gf1.jpg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=779823dc3e95886751845374b4708cd8055dfe03"
    },
    {
      "title": "HFT Misconceptions",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n22hho/hft_misconceptions/",
      "score": 73,
      "comments": 15,
      "post_id": "t3_1n22hho",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "NOTDUMBOK",
      "author_id": "t2_1hqrdinv",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-28T04:09:06.351000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n22hho/hft_misconceptions/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Multiple AXI Dma Driver",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n5hpqe/multiple_axi_dma_driver/",
      "score": 5,
      "comments": 0,
      "post_id": "t3_1n5hpqe",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Daviba101995",
      "author_id": "t2_5xk5o0f2",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-01T06:52:49.481000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n5hpqe/multiple_axi_dma_driver/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Look inside",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1ml2klw/look_inside/",
      "score": 330,
      "comments": 11,
      "post_id": "t3_1ml2klw",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "chris_insertcoin",
      "author_id": "t2_11w34c",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-08T18:10:17.304000+0000",
      "content_href": "https://i.redd.it/fo2dg2mg6uhf1.jpeg",
      "content_preview": "",
      "flair": [
        "Meme Friday"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_4.png"
    },
    {
      "title": "AXI Lite for an IP with external RS485 interfaces",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n5exl1/axi_lite_for_an_ip_with_external_rs485_interfaces/",
      "score": 4,
      "comments": 2,
      "post_id": "t3_1n5exl1",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Miserable-Intern-146",
      "author_id": "t2_1wv3dst892",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-01T04:11:46.313000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n5exl1/axi_lite_for_an_ip_with_external_rs485_interfaces/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_6.png"
    },
    {
      "title": "Open-Source Verilog for a 250 Mbps USB 2.0 'Engine' for FPGAs",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n50jfn/opensource_verilog_for_a_250_mbps_usb_20_engine/",
      "score": 71,
      "comments": 7,
      "post_id": "t3_1n50jfn",
      "post_type": "multi_media",
      "domain": "self.FPGA",
      "author": "Ok-Breakfast-2487",
      "author_id": "t2_1hcj7xfm2e",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-31T17:24:09.293000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n50jfn/opensource_verilog_for_a_250_mbps_usb_20_engine/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_6.png"
    },
    {
      "title": "Debugging with ILA cores while using Vitis on Nexys A7 (Artix-7)",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6q566/debugging_with_ila_cores_while_using_vitis_on/",
      "score": 1,
      "comments": 0,
      "post_id": "t3_1n6q566",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Present-Cod632",
      "author_id": "t2_7n4j5wk7",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T17:40:45.984000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6q566/debugging_with_ila_cores_while_using_vitis_on/",
      "content_preview": "",
      "flair": [
        "Xilinx Related"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_7.png"
    },
    {
      "title": "My Icepi Zero - FPGA in a Pi Zero form - is now on crowd supply!",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mrrs79/my_icepi_zero_fpga_in_a_pi_zero_form_is_now_on/",
      "score": 256,
      "comments": 33,
      "post_id": "t3_1mrrs79",
      "post_type": "gallery",
      "domain": "reddit.com",
      "author": "cyao12",
      "author_id": "t2_j0f8pz47",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-16T10:49:36.002000+0000",
      "content_href": "https://www.reddit.com/gallery/1mrrs79",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://preview.redd.it/my-icepi-zero-fpga-in-a-pi-zero-form-is-now-on-crowd-supply-v0-wq4saiyw0djf1.jpg?width=640&crop=smart&auto=webp&s=7634f0f71cafef4bd0e880f69c7af38eb390afd3"
    },
    {
      "title": "Quartus unexpectedly inferring RAM and thereby breaking timing",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n59eql/quartus_unexpectedly_inferring_ram_and_thereby/",
      "score": 5,
      "comments": 6,
      "post_id": "t3_1n59eql",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Falcon731",
      "author_id": "t2_qq0xl5fs",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-31T23:31:58.696000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n59eql/quartus_unexpectedly_inferring_ram_and_thereby/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Free 1080p60 video interface cores?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n51osb/free_1080p60_video_interface_cores/",
      "score": 3,
      "comments": 2,
      "post_id": "t3_1n51osb",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "lovehopemisery",
      "author_id": "t2_836732r7",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-31T18:09:29.004000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n51osb/free_1080p60_video_interface_cores/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Synthesizing d flip-flop",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6lzf8/synthesizing_d_flipflop/",
      "score": 3,
      "comments": 6,
      "post_id": "t3_1n6lzf8",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "bat_manushyan",
      "author_id": "t2_1vzdw8frwg",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T15:05:21.230000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6lzf8/synthesizing_d_flipflop/",
      "content_preview": "",
      "flair": [
        "Advice / Help"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_0.png"
    },
    {
      "title": "More FPGA memes",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mxe4i4/more_fpga_memes/",
      "score": 244,
      "comments": 15,
      "post_id": "t3_1mxe4i4",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "chris_insertcoin",
      "author_id": "t2_11w34c",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-22T18:18:32.678000+0000",
      "content_href": "https://i.redd.it/ref0fd0p4mkf1.png",
      "content_preview": "",
      "flair": [
        "Meme Friday"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_4.png"
    },
    {
      "title": "Do you know anything about this set - Cyclone IV board with RTL8211EG and camera module?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6l9qo/do_you_know_anything_about_this_set_cyclone_iv/",
      "score": 2,
      "comments": 0,
      "post_id": "t3_1n6l9qo",
      "post_type": "gallery",
      "domain": "reddit.com",
      "author": "West-Way-All-The-Way",
      "author_id": "t2_xhlqt1g0b",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T14:38:39.182000+0000",
      "content_href": "https://www.reddit.com/gallery/1n6l9qo",
      "content_preview": "",
      "flair": [
        "Altera Related"
      ],
      "thumbnail_url": "https://preview.redd.it/do-you-know-anything-about-this-set-cyclone-iv-board-with-v0-j55f9pehjrmf1.jpg?width=640&crop=smart&auto=webp&s=84331a04c36d3ee9d7f99e9f560e6c77f25411d6"
    },
    {
      "title": "Heatsink",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n4pqee/heatsink/",
      "score": 5,
      "comments": 4,
      "post_id": "t3_1n4pqee",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "Gazwarke2",
      "author_id": "t2_27bxwbrk",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-31T08:47:32.511000+0000",
      "content_href": "https://i.redd.it/06scgmr0jbmf1.jpeg",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://styles.redditmedia.com/t5_oiez6/styles/profileIcon_iyrn3fil6d4d1.jpeg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=a6736b157c7bcdaef13fc7bc83548be28b45a3c5"
    },
    {
      "title": "License",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n2pd4v/license/",
      "score": 55,
      "comments": 0,
      "post_id": "t3_1n2pd4v",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "chris_insertcoin",
      "author_id": "t2_11w34c",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-28T21:49:27.633000+0000",
      "content_href": "https://i.redd.it/taperjksztlf1.png",
      "content_preview": "",
      "flair": [
        "Meme Friday"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_4.png"
    },
    {
      "title": "How does one use the 'The Equation Method'?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6jsol/how_does_one_use_the_the_equation_method/",
      "score": 0,
      "comments": 1,
      "post_id": "t3_1n6jsol",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Musketeer_Rick",
      "author_id": "t2_nvruq8ld9",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T13:41:23.918000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6jsol/how_does_one_use_the_the_equation_method/",
      "content_preview": "",
      "flair": [
        "Xilinx Related"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "What does the user guide mean by 'evaluated for replication'?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6jmb2/what_does_the_user_guide_mean_by_evaluated_for/",
      "score": 2,
      "comments": 1,
      "post_id": "t3_1n6jmb2",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Musketeer_Rick",
      "author_id": "t2_nvruq8ld9",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T13:34:10.396000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6jmb2/what_does_the_user_guide_mean_by_evaluated_for/",
      "content_preview": "",
      "flair": [
        "Xilinx Related"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "Dear Xilinx, I'd like a refund: 6h of my life back please.",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mws6tr/dear_xilinx_id_like_a_refund_6h_of_my_life_back/",
      "score": 105,
      "comments": 44,
      "post_id": "t3_1mws6tr",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Mateorabi",
      "author_id": "t2_3xno9pyg",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-22T00:35:40.800000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mws6tr/dear_xilinx_id_like_a_refund_6h_of_my_life_back/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Complete implementation workflow: am I missing steps?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n01vrb/complete_implementation_workflow_am_i_missing/",
      "score": 2,
      "comments": 1,
      "post_id": "t3_1n01vrb",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Much-Temporary-3908",
      "author_id": "t2_1vaykjkj5w",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-25T20:35:40.880000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n01vrb/complete_implementation_workflow_am_i_missing/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_4.png"
    },
    {
      "title": "PetaLinux Vivado XSA compilation issue",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mzxkya/petalinux_vivado_xsa_compilation_issue/",
      "score": 2,
      "comments": 8,
      "post_id": "t3_1mzxkya",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Lazy_PhiIosopher",
      "author_id": "t2_2eithsdt",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-25T17:53:36.219000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mzxkya/petalinux_vivado_xsa_compilation_issue/",
      "content_preview": "",
      "flair": [
        "Xilinx Related"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_ptkb0/styles/profileIcon_vbxs5dpxumua1.jpeg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=8d95b39d8e40a778915e60d795c93b15cdca47de"
    },
    {
      "title": "Roast my resume",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n1an21/roast_my_resume/",
      "score": 53,
      "comments": 36,
      "post_id": "t3_1n1an21",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "Open_Calligrapher_31",
      "author_id": "t2_gsrgw7gy",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-27T07:35:48.778000+0000",
      "content_href": "https://i.redd.it/emb84o0lmilf1.jpeg",
      "content_preview": "",
      "flair": [
        "Advice / Help"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_2.png"
    },
    {
      "title": "Tricky question about stop condition I2C",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mzs9ug/tricky_question_about_stop_condition_i2c/",
      "score": 3,
      "comments": 7,
      "post_id": "t3_1mzs9ug",
      "post_type": "crosspost",
      "domain": "reddit.com",
      "author": "riorione",
      "author_id": "t2_iipfxp13",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-25T14:39:20.383000+0000",
      "content_href": "/r/VHDL/comments/1mzqidk/tricky_question_about_stop_condition_i2c/",
      "content_preview": "",
      "flair": [
        "Advice / Help"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "How to Learn FPGA and DSP",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n36rxx/how_to_learn_fpga_and_dsp/",
      "score": 50,
      "comments": 13,
      "post_id": "t3_1n36rxx",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "WorldOfChairs",
      "author_id": "t2_tyij88to0",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-29T12:59:38.944000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n36rxx/how_to_learn_fpga_and_dsp/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_0.png"
    },
    {
      "title": "I want to FPGA",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6izt3/i_want_to_fpga/",
      "score": 0,
      "comments": 7,
      "post_id": "t3_1n6izt3",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "heimdalishere",
      "author_id": "t2_ebvlo3c9",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T13:08:08.991000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6izt3/i_want_to_fpga/",
      "content_preview": "",
      "flair": [
        "Advice / Solved"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "Electrical Engineering student needs help",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mzoa83/electrical_engineering_student_needs_help/",
      "score": 2,
      "comments": 15,
      "post_id": "t3_1mzoa83",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Unidrax",
      "author_id": "t2_qec3b",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-25T11:48:14.893000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mzoa83/electrical_engineering_student_needs_help/",
      "content_preview": "",
      "flair": [
        "Advice / Help"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_1ir9x2/styles/profileIcon_bfmtmxhzsgod1.jpeg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=0612b5f5143c46763cb1ed05db8464f0a4ab4736"
    },
    {
      "title": "What does an FPGA Consultant actually do? - What I got up to last week.",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mv9s24/what_does_an_fpga_consultant_actually_do_what_i/",
      "score": 88,
      "comments": 14,
      "post_id": "t3_1mv9s24",
      "post_type": "link",
      "domain": "adiuvoengineering.com",
      "author": "adamt99",
      "author_id": "t2_fz0v1",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-20T09:13:24.580000+0000",
      "content_href": "https://www.adiuvoengineering.com/post/microzed-chronicles-what-do-i-actually-do",
      "content_preview": "",
      "flair": [
        "Xilinx Related"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_5.png"
    },
    {
      "title": "All Digilent FPGA Boards are 20% off this week",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mtrfy4/all_digilent_fpga_boards_are_20_off_this_week/",
      "score": 86,
      "comments": 22,
      "post_id": "t3_1mtrfy4",
      "post_type": "multi_media",
      "domain": "self.FPGA",
      "author": "Digilent",
      "author_id": "t2_iud7i",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-18T16:47:56.812000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mtrfy4/all_digilent_fpga_boards_are_20_off_this_week/",
      "content_preview": "",
      "flair": [
        "Xilinx Related"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_6.png"
    },
    {
      "title": "Style of Verilog coding",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n3h0ow/style_of_verilog_coding/",
      "score": 29,
      "comments": 3,
      "post_id": "t3_1n3h0ow",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "These_Technician_782",
      "author_id": "t2_ehezk313h",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-29T19:36:41.478000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n3h0ow/style_of_verilog_coding/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_5.png"
    },
    {
      "title": "Pulling programming from FPGA?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mykezb/pulling_programming_from_fpga/",
      "score": 7,
      "comments": 16,
      "post_id": "t3_1mykezb",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "SpookySKellyington",
      "author_id": "t2_1u019u8a",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-24T02:48:44.117000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mykezb/pulling_programming_from_fpga/",
      "content_preview": "",
      "flair": [
        "Advice / Help"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_vag3i/styles/profileIcon_fyi5rhapd4z31.jpg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=78b29b51fac655adc6f134ddb5dd3edf7a0fccda"
    },
    {
      "title": "Aurora 64/66 implementation",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6d1zl/aurora_6466_implementation/",
      "score": 1,
      "comments": 3,
      "post_id": "t3_1n6d1zl",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "DrDoofenshmitrz",
      "author_id": "t2_1r2ibmkanr",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T07:26:31.621000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6d1zl/aurora_6466_implementation/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_7.png"
    },
    {
      "title": "Beginner looking to learn about advanced RAM access with FPGA",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mxyf1j/beginner_looking_to_learn_about_advanced_ram/",
      "score": 5,
      "comments": 2,
      "post_id": "t3_1mxyf1j",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Dry-Charity4164",
      "author_id": "t2_rbzkystvv",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-23T10:58:16.379000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mxyf1j/beginner_looking_to_learn_about_advanced_ram/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_3.png"
    },
    {
      "title": "Is there a programmer compatible with Microchip, ST, and NXP devices?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n6c6ys/is_there_a_programmer_compatible_with_microchip/",
      "score": 0,
      "comments": 4,
      "post_id": "t3_1n6c6ys",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "ConsequenceAdept5150",
      "author_id": "t2_1wxt6b5ma9",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T06:30:01.716000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n6c6ys/is_there_a_programmer_compatible_with_microchip/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_1.png"
    },
    {
      "title": "Which course would be the best for me?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mxh2tx/which_course_would_be_the_best_for_me/",
      "score": 5,
      "comments": 0,
      "post_id": "t3_1mxh2tx",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "ducktumn",
      "author_id": "t2_tprh3o6yp",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-22T20:12:04.237000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mxh2tx/which_course_would_be_the_best_for_me/",
      "content_preview": "",
      "flair": [
        "Advice / Help"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_f35mza/styles/profileIcon_u2idz81anyjf1.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=105f9d8e988854f0d9fc80c119b5091145173486"
    },
    {
      "title": "Is it possible to use ftdi minimodules as altera jtag?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mxdbzg/is_it_possible_to_use_ftdi_minimodules_as_altera/",
      "score": 4,
      "comments": 9,
      "post_id": "t3_1mxdbzg",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Jhonkanen",
      "author_id": "t2_5vclngax",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-22T17:49:07.185000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mxdbzg/is_it_possible_to_use_ftdi_minimodules_as_altera/",
      "content_preview": "",
      "flair": [
        "Altera Related"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "How to disable optimizations in Yosys synthesis script and ABC mapping of cells?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mwo1ej/how_to_disable_optimizations_in_yosys_synthesis/",
      "score": 4,
      "comments": 7,
      "post_id": "t3_1mwo1ej",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Willing_Insurance878",
      "author_id": "t2_onq4m9g7g",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-21T21:36:32.427000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mwo1ej/how_to_disable_optimizations_in_yosys_synthesis/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_4.png"
    },
    {
      "title": "Doom running on SweRVolf SoC on Nexys-A7 FPGA",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mwizbq/doom_running_on_swervolf_soc_on_nexysa7_fpga/",
      "score": 5,
      "comments": 0,
      "post_id": "t3_1mwizbq",
      "post_type": "link",
      "domain": "github.com",
      "author": "xde2912",
      "author_id": "t2_2suyx907",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-21T18:24:16.546000+0000",
      "content_href": "https://github.com/Roger-505/doom_nexys",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://external-preview.redd.it/UfXOPB_kBZDiURl75OGWDtD_c-LWT2CGSWLiiBqM0B0.png?width=140&height=70&crop=140:70,smart&auto=webp&s=f68c5c1430adfd9a7d49cd500b84859c108e0326"
    },
    {
      "title": "How to enabled LLM Claude get feedbacks from Vivado",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n68kxe/how_to_enabled_llm_claude_get_feedbacks_from/",
      "score": 0,
      "comments": 4,
      "post_id": "t3_1n68kxe",
      "post_type": "multi_media",
      "domain": "self.FPGA",
      "author": "WinHoliday4729",
      "author_id": "t2_87nh14ng",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-02T03:04:36.619000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n68kxe/how_to_enabled_llm_claude_get_feedbacks_from/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Retired from silicon design, considering fpga as a side-gig",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1mz9gbf/retired_from_silicon_design_considering_fpga_as_a/",
      "score": 78,
      "comments": 33,
      "post_id": "t3_1mz9gbf",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "phred14",
      "author_id": "t2_1kz0gmh",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-08-24T22:25:25.307000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1mz9gbf/retired_from_silicon_design_considering_fpga_as_a/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_1.png"
    },
    {
      "title": "Is JTAG a skill?",
      "permalink": "https://www.reddit.com/r/FPGA/comments/1n5vfc2/is_jtag_a_skill/",
      "score": 22,
      "comments": 12,
      "post_id": "t3_1n5vfc2",
      "post_type": "text",
      "domain": "self.FPGA",
      "author": "Either_Dragonfly_416",
      "author_id": "t2_1q9zeiw2zb",
      "subreddit_id": "t5_2sf3o",
      "subreddit": "r/FPGA",
      "created_ts": "2025-09-01T17:43:57.749000+0000",
      "content_href": "https://www.reddit.com/r/FPGA/comments/1n5vfc2/is_jtag_a_skill/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_7.png"
    }
  ],
  "scraped_at": "2025-09-02T12:06:12.537204"
}