{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "29310@schaumont.dyn.wpi.edu " "Can't contact license server \"29310@schaumont.dyn.wpi.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1589335055452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589335055454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589335055456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 21:57:35 2020 " "Processing started: Tue May 12 21:57:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589335055456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335055456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw_accelerator_top -c hw_accelerator_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw_accelerator_top -c hw_accelerator_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335055456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589335055928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589335055928 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "softcore_top.qsys " "Elaborating Platform Designer system entity \"softcore_top.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589335063456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:46 Progress: Loading aes-accelerator-nios2/softcore_top.qsys " "2020.05.12.21:57:46 Progress: Loading aes-accelerator-nios2/softcore_top.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335066498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:46 Progress: Reading input file " "2020.05.12.21:57:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335066911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:46 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.05.12.21:57:46 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335066989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Parameterizing module clk_0 " "2020.05.12.21:57:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.05.12.21:57:47 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Parameterizing module jtag_uart_0 " "2020.05.12.21:57:47 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.05.12.21:57:47 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Parameterizing module nios2_gen2_0 " "2020.05.12.21:57:47 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.05.12.21:57:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Parameterizing module onchip_memory2_0 " "2020.05.12.21:57:47 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.05.12.21:57:47 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Parameterizing module pio_0 " "2020.05.12.21:57:47 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Adding tboxtop_0 \[tboxtop 1.0\] " "2020.05.12.21:57:47 Progress: Adding tboxtop_0 \[tboxtop 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Parameterizing module tboxtop_0 " "2020.05.12.21:57:47 Progress: Parameterizing module tboxtop_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2020.05.12.21:57:47 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Parameterizing module timer_0 " "2020.05.12.21:57:47 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:47 Progress: Building connections " "2020.05.12.21:57:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335067947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:48 Progress: Parameterizing connections " "2020.05.12.21:57:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335068007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:48 Progress: Validating " "2020.05.12.21:57:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335068008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.21:57:48 Progress: Done reading input file " "2020.05.12.21:57:48 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335068766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Softcore_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335069401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore_top: Generating softcore_top \"softcore_top\" for QUARTUS_SYNTH " "Softcore_top: Generating softcore_top \"softcore_top\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335069811 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Softcore_top: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Softcore_top: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335072799 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Softcore_top: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Softcore_top: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335072799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'softcore_top_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'softcore_top_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=softcore_top_jtag_uart_0 --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0002_jtag_uart_0_gen//softcore_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=softcore_top_jtag_uart_0 --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0002_jtag_uart_0_gen//softcore_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'softcore_top_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'softcore_top_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"softcore_top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"softcore_top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"softcore_top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"softcore_top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'softcore_top_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'softcore_top_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=softcore_top_onchip_memory2_0 --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0003_onchip_memory2_0_gen//softcore_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=softcore_top_onchip_memory2_0 --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0003_onchip_memory2_0_gen//softcore_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'softcore_top_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'softcore_top_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"softcore_top\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"softcore_top\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'softcore_top_pio_0' " "Pio_0: Starting RTL generation for module 'softcore_top_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=softcore_top_pio_0 --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0004_pio_0_gen//softcore_top_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=softcore_top_pio_0 --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0004_pio_0_gen//softcore_top_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335073935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'softcore_top_pio_0' " "Pio_0: Done RTL generation for module 'softcore_top_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"softcore_top\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"softcore_top\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tboxtop_0: \"softcore_top\" instantiated tboxtop \"tboxtop_0\" " "Tboxtop_0: \"softcore_top\" instantiated tboxtop \"tboxtop_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'softcore_top_timer_0' " "Timer_0: Starting RTL generation for module 'softcore_top_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=softcore_top_timer_0 --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0006_timer_0_gen//softcore_top_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=softcore_top_timer_0 --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0006_timer_0_gen//softcore_top_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'softcore_top_timer_0' " "Timer_0: Done RTL generation for module 'softcore_top_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"softcore_top\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"softcore_top\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"softcore_top\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"softcore_top\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"softcore_top\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\" " "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"softcore_top\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"softcore_top\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"softcore_top\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335074272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335076395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335076617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335076830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335077048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335077256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"softcore_top\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"softcore_top\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335078577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"softcore_top\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"softcore_top\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335078581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"softcore_top\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"softcore_top\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335078585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'softcore_top_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'softcore_top_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335078600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=softcore_top_nios2_gen2_0_cpu --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0012_cpu_gen//softcore_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=softcore_top_nios2_gen2_0_cpu --dir=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PSCHAU~1/AppData/Local/Temp/alt8395_6003214901053917172.dir/0012_cpu_gen//softcore_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335078600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:57:58 (*) Starting Nios II generation " "Cpu: # 2020.05.12 21:57:58 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:57:58 (*)   Checking for plaintext license. " "Cpu: # 2020.05.12 21:57:58 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:57:59 (*)   Plaintext license not found. " "Cpu: # 2020.05.12 21:57:59 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:57:59 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.05.12 21:57:59 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:57:59 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.05.12 21:57:59 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:57:59 (*)   Creating all objects for CPU " "Cpu: # 2020.05.12 21:57:59 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:58:00 (*)   Generating RTL from CPU objects " "Cpu: # 2020.05.12 21:58:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:58:00 (*)   Creating plain-text RTL " "Cpu: # 2020.05.12 21:58:00 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 21:58:00 (*) Done Nios II generation " "Cpu: # 2020.05.12 21:58:00 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'softcore_top_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'softcore_top_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335080998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore_top: Done \"softcore_top\" with 33 modules, 56 files " "Softcore_top: Done \"softcore_top\" with 33 modules, 56 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335081491 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "softcore_top.qsys " "Finished elaborating Platform Designer system entity \"softcore_top.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589335082337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/softcore_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/softcore_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top " "Found entity 1: softcore_top" {  } { { "db/ip/softcore_top/softcore_top.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/softcore_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/softcore_top/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/softcore_top/submodules/altera_customins_master_translator.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/softcore_top/submodules/altera_customins_slave_translator.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082491 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/softcore_top/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/softcore_top/submodules/altera_merlin_master_agent.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/softcore_top/submodules/altera_merlin_master_translator.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/softcore_top/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/softcore_top/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/softcore_top/submodules/altera_reset_controller.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/softcore_top/submodules/altera_reset_synchronizer.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_irq_mapper " "Found entity 1: softcore_top_irq_mapper" {  } { { "db/ip/softcore_top/submodules/softcore_top_irq_mapper.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_jtag_uart_0_sim_scfifo_w " "Found entity 1: softcore_top_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082519 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_top_jtag_uart_0_scfifo_w " "Found entity 2: softcore_top_jtag_uart_0_scfifo_w" {  } { { "db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082519 ""} { "Info" "ISGN_ENTITY_NAME" "3 softcore_top_jtag_uart_0_sim_scfifo_r " "Found entity 3: softcore_top_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082519 ""} { "Info" "ISGN_ENTITY_NAME" "4 softcore_top_jtag_uart_0_scfifo_r " "Found entity 4: softcore_top_jtag_uart_0_scfifo_r" {  } { { "db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082519 ""} { "Info" "ISGN_ENTITY_NAME" "5 softcore_top_jtag_uart_0 " "Found entity 5: softcore_top_jtag_uart_0" {  } { { "db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0 " "Found entity 1: softcore_top_mm_interconnect_0" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_avalon_st_adapter " "Found entity 1: softcore_top_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_cmd_demux " "Found entity 1: softcore_top_mm_interconnect_0_cmd_demux" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_cmd_demux_001 " "Found entity 1: softcore_top_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_cmd_mux " "Found entity 1: softcore_top_mm_interconnect_0_cmd_mux" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_cmd_mux_004 " "Found entity 1: softcore_top_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_top_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at softcore_top_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589335082542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_top_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at softcore_top_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589335082542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_router_default_decode " "Found entity 1: softcore_top_mm_interconnect_0_router_default_decode" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082543 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_top_mm_interconnect_0_router " "Found entity 2: softcore_top_mm_interconnect_0_router" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_top_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at softcore_top_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589335082545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_top_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at softcore_top_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589335082545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_router_001_default_decode " "Found entity 1: softcore_top_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082547 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_top_mm_interconnect_0_router_001 " "Found entity 2: softcore_top_mm_interconnect_0_router_001" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_top_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at softcore_top_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589335082548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_top_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at softcore_top_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589335082548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_router_002_default_decode " "Found entity 1: softcore_top_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082550 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_top_mm_interconnect_0_router_002 " "Found entity 2: softcore_top_mm_interconnect_0_router_002" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_top_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at softcore_top_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589335082551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_top_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at softcore_top_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589335082552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_router_006_default_decode " "Found entity 1: softcore_top_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082553 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_top_mm_interconnect_0_router_006 " "Found entity 2: softcore_top_mm_interconnect_0_router_006" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_rsp_demux " "Found entity 1: softcore_top_mm_interconnect_0_rsp_demux" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_rsp_demux_004 " "Found entity 1: softcore_top_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_rsp_mux " "Found entity 1: softcore_top_mm_interconnect_0_rsp_mux" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_mm_interconnect_0_rsp_mux_001 " "Found entity 1: softcore_top_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_nios2_gen2_0 " "Found entity 1: softcore_top_nios2_gen2_0" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: softcore_top_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_top_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: softcore_top_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "3 softcore_top_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: softcore_top_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "4 softcore_top_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: softcore_top_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "5 softcore_top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: softcore_top_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "6 softcore_top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: softcore_top_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "7 softcore_top_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: softcore_top_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "8 softcore_top_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: softcore_top_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "9 softcore_top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: softcore_top_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "10 softcore_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: softcore_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "11 softcore_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: softcore_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "12 softcore_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: softcore_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "13 softcore_top_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: softcore_top_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "14 softcore_top_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: softcore_top_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "15 softcore_top_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: softcore_top_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "16 softcore_top_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: softcore_top_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "17 softcore_top_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: softcore_top_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "18 softcore_top_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: softcore_top_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "19 softcore_top_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: softcore_top_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "20 softcore_top_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: softcore_top_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""} { "Info" "ISGN_ENTITY_NAME" "21 softcore_top_nios2_gen2_0_cpu " "Found entity 21: softcore_top_nios2_gen2_0_cpu" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: softcore_top_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: softcore_top_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: softcore_top_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_nios2_gen2_0_cpu_test_bench " "Found entity 1: softcore_top_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_onchip_memory2_0 " "Found entity 1: softcore_top_onchip_memory2_0" {  } { { "db/ip/softcore_top/submodules/softcore_top_onchip_memory2_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_pio_0 " "Found entity 1: softcore_top_pio_0" {  } { { "db/ip/softcore_top/submodules/softcore_top_pio_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/softcore_top_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/softcore_top_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_top_timer_0 " "Found entity 1: softcore_top_timer_0" {  } { { "db/ip/softcore_top/submodules/softcore_top_timer_0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/softcore_top_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxd0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxd0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxd0 " "Found entity 1: tboxd0" {  } { { "db/ip/softcore_top/submodules/tboxd0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxd0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxd1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxd1 " "Found entity 1: tboxd1" {  } { { "db/ip/softcore_top/submodules/tboxd1.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxd1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxd2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxd2 " "Found entity 1: tboxd2" {  } { { "db/ip/softcore_top/submodules/tboxd2.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxd3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxd3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxd3 " "Found entity 1: tboxd3" {  } { { "db/ip/softcore_top/submodules/tboxd3.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxd3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxd4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxd4 " "Found entity 1: tboxd4" {  } { { "db/ip/softcore_top/submodules/tboxd4.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxe0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxe0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxe0 " "Found entity 1: tboxe0" {  } { { "db/ip/softcore_top/submodules/tboxe0.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxe0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxe1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxe1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxe1 " "Found entity 1: tboxe1" {  } { { "db/ip/softcore_top/submodules/tboxe1.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxe1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxe2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxe2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxe2 " "Found entity 1: tboxe2" {  } { { "db/ip/softcore_top/submodules/tboxe2.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxe2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxe3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxe3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxe3 " "Found entity 1: tboxe3" {  } { { "db/ip/softcore_top/submodules/tboxe3.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxe3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxe4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxe4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxe4 " "Found entity 1: tboxe4" {  } { { "db/ip/softcore_top/submodules/tboxe4.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxe4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore_top/submodules/tboxtop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore_top/submodules/tboxtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tboxtop " "Found entity 1: tboxtop" {  } { { "db/ip/softcore_top/submodules/tboxtop.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/db/ip/softcore_top/submodules/tboxtop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589335082659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082659 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"softcore_top\";  expecting \";\" hw_accelerator_top.v(8) " "Verilog HDL syntax error at hw_accelerator_top.v(8) near text: \"softcore_top\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hw_accelerator_top.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/hw_accelerator_top.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1589335082764 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hw_accelerator_top hw_accelerator_top.v(1) " "Ignored design unit \"hw_accelerator_top\" at hw_accelerator_top.v(1) due to previous errors" {  } { { "hw_accelerator_top.v" "" { Text "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/hw_accelerator_top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1589335082764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin64/home/pschaumont/aes-accelerator-nios2/hw_accelerator_top.map.smsg " "Generated suppressed messages file C:/cygwin64/home/pschaumont/aes-accelerator-nios2/hw_accelerator_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082822 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589335082940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 12 21:58:02 2020 " "Processing ended: Tue May 12 21:58:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589335082940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589335082940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589335082940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335082940 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589335083544 ""}
