Report time       : Tue Apr 23 19:00:23 IST 2024.
Solution          : Latency_final.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           1187|           1187|           1187|           1188|           1188|           1188|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
