
---------- Begin Simulation Statistics ----------
final_tick                                 2003462000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136917                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726116                       # Number of bytes of host memory used
host_op_rate                                   251864                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.95                       # Real time elapsed on the host
host_tick_rate                               71674502                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827115                       # Number of instructions simulated
sim_ops                                       7040135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002003                       # Number of seconds simulated
sim_ticks                                  2003462000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5070219                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3566267                       # number of cc regfile writes
system.cpu.committedInsts                     3827115                       # Number of Instructions Simulated
system.cpu.committedOps                       7040135                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.046983                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.046983                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    217327                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   143197                       # number of floating regfile writes
system.cpu.idleCycles                          129259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84150                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   976847                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.283893                       # Inst execution rate
system.cpu.iew.exec_refs                      1563191                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     487514                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  434218                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1211458                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                240                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8340                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               622095                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10295843                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075677                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            173983                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9151389                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2459                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 94413                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80629                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 97368                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            367                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46993                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37157                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12924336                       # num instructions consuming a value
system.cpu.iew.wb_count                       9040960                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531483                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6869071                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.256334                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9099979                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15146732                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8715665                       # number of integer regfile writes
system.cpu.ipc                               0.955125                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.955125                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182167      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6826594     73.20%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20646      0.22%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632137      6.78%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1314      0.01%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31228      0.33%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12010      0.13%     82.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8925      0.10%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1231      0.01%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             538      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             265      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1024743     10.99%     93.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              450332      4.83%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77439      0.83%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53347      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9325378                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227942                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              437980                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       196022                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             355828                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      147947                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015865                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  119949     81.08%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    432      0.29%     81.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.01%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    39      0.03%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3890      2.63%     84.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4954      3.35%     87.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12729      8.60%     95.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5931      4.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9063216                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22256471                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8844938                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13196033                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10293135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9325378                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2708                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3255694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18088                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2493                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4128622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3877666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.404895                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.394103                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1421625     36.66%     36.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              303472      7.83%     44.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              452682     11.67%     56.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              437237     11.28%     67.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401707     10.36%     77.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              304916      7.86%     85.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              294454      7.59%     93.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              185885      4.79%     98.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75688      1.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3877666                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.327315                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            219586                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152362                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1211458                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              622095                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3391054                       # number of misc regfile reads
system.cpu.numCycles                          4006925                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27383                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4102                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3169                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2779                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1268                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3882                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        18149                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        18149                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18149                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       629120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       629120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  629120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7051                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7051    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7051                       # Request fanout histogram
system.membus.reqLayer2.occupancy            23772500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37356500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12518                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          897                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1916                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7575                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4728                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37367                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 42095                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       179968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1442304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1622272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7879                       # Total snoops (count)
system.tol2bus.snoopTraffic                    177856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            22592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.181834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.385831                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  18485     81.82%     81.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4106     18.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22592                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           24327500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19195999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2872500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7547                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7660                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 113                       # number of overall hits
system.l2.overall_hits::.cpu.data                7547                       # number of overall hits
system.l2.overall_hits::total                    7660                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5250                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7053                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1803                       # number of overall misses
system.l2.overall_misses::.cpu.data              5250                       # number of overall misses
system.l2.overall_misses::total                  7053                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    144868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    412295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        557163000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    144868000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    412295000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       557163000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12797                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14713                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12797                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14713                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.410252                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.479372                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.410252                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.479372                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80348.308375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78532.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78996.597193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80348.308375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78532.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78996.597193                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2779                       # number of writebacks
system.l2.writebacks::total                      2779                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7052                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126848000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    359710500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    486558500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126848000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    359710500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    486558500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.410174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.479304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.410174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.479304                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70353.854687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68529.338922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68995.816790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70353.854687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68529.338922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68995.816790                       # average overall mshr miss latency
system.l2.replacements                           7879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9739                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9739                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          896                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              896                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          896                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          896                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          270                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           270                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1340                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3882                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    298331500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     298331500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.743393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76849.948480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76849.948480                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    259511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    259511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.743393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66849.948480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66849.948480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    144868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80348.308375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80348.308375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126848000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126848000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70353.854687                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70353.854687                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    113963500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    113963500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.180594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83306.652047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83306.652047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    100199000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    100199000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.180462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73298.463789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73298.463789                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1945.710217                       # Cycle average of tags in use
system.l2.tags.total_refs                       27106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9927                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.730533                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     520.891786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       337.820437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1086.997994                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.254342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.164951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.530761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950054                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    228951                       # Number of tag accesses
system.l2.tags.data_accesses                   228951                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000728965500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16965                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2602                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7051                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2779                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7051                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2779                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.837500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.418581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           159     99.38%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.225000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.175465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.331524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     47.50%     47.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      5.00%     52.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50     31.25%     83.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20     12.50%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.88%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.25%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  451264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               177856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    225.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     88.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2003421500                       # Total gap between requests
system.mem_ctrls.avgGap                     203806.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       115328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       334016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       176384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57564356.099591605365                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 166719408.703534185886                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 88039603.446434214711                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1802                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5249                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2779                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     52705500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    144332250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  34403987000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29248.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27497.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12379988.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       115328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       335936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        451264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       115328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       115328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       177856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       177856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1802                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5249                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7051                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2779                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2779                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57564356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    167677750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        225242106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57564356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57564356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     88774332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        88774332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     88774332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57564356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    167677750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       314016438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7021                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2756                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          150                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                65394000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35105000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          197037750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9314.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28064.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5724                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2329                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   363.351225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   222.596193                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   337.937274                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          518     30.22%     30.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          364     21.24%     51.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          182     10.62%     62.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          125      7.29%     69.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          123      7.18%     76.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           81      4.73%     81.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           61      3.56%     84.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           44      2.57%     87.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          216     12.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                449344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             176384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              224.283765                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               88.039603                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6004740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3172620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23076480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6384060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 157962480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    481827840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    363579840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1042008060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   520.103730                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    940521500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    996120500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6304620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3332010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27053460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8002260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 157962480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    399690840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    432747840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1035093510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.652430                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1121013000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    815629000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80629                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   959095                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  571305                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1420                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1530134                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                735083                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10883255                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1734                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 211019                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  67810                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 359469                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31444                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14738405                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29347064                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18359434                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254696                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883235                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4855156                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1155787                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       910913                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           910913                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       910913                       # number of overall hits
system.cpu.icache.overall_hits::total          910913                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2817                       # number of overall misses
system.cpu.icache.overall_misses::total          2817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    199488999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    199488999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    199488999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    199488999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       913730                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       913730                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       913730                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       913730                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70816.116081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70816.116081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70816.116081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70816.116081                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          576                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          897                       # number of writebacks
system.cpu.icache.writebacks::total               897                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          901                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          901                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          901                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          901                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1916                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148963499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148963499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148963499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148963499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77747.128914                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77747.128914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77747.128914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77747.128914                       # average overall mshr miss latency
system.cpu.icache.replacements                    897                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       910913                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          910913                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    199488999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    199488999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       913730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       913730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70816.116081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70816.116081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          901                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          901                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148963499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148963499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77747.128914                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77747.128914                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           955.257678                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              912828                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            476.672585                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   955.257678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.932869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.932869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          728                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3656835                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3656835                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       85209                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  418418                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1072                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 367                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 258895                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  620                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    199                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1078441                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      488226                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           354                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           256                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      914469                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           901                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   835117                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1286129                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1392267                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                283524                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80629                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               691453                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4325                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11192566                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19255                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13205634                       # The number of ROB reads
system.cpu.rob.writes                        20867914                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1306776                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1306776                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314545                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314545                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        40951                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          40951                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41562                       # number of overall misses
system.cpu.dcache.overall_misses::total         41562                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1099498997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1099498997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1099498997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1099498997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1356107                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1356107                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030648                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26849.136700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26849.136700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26454.429455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26454.429455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7070                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               236                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.957627                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   106.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9739                       # number of writebacks
system.cpu.dcache.writebacks::total              9739                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28580                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12797                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    500381998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    500381998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    511352998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    511352998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009437                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009437                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40447.983025                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40447.983025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39958.818317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39958.818317                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       948101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          948101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    773637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    773637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       983823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       983823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21657.172051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21657.172051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    180049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25185.200727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25185.200727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       358675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         358675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    325861497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    325861497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62318.129088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62318.129088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    320332998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    320332998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61342.971658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61342.971658                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7769                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7769                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          611                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          611                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8380                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8380                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072912                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072912                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          426                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          426                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10971000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10971000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050835                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050835                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25753.521127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25753.521127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           949.663711                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1327342                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.722904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   949.663711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.927406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.927406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          534                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5437225                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5437225                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2003462000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1370973                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1194928                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81094                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               741313                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  734412                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.069084                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41388                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           16301                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11192                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5109                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          767                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3170807                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77575                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3433749                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.050277                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.669263                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1440511     41.95%     41.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          641381     18.68%     60.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          304747      8.88%     69.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325099      9.47%     78.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151190      4.40%     83.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           71595      2.09%     85.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46310      1.35%     86.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49960      1.45%     88.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          402956     11.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3433749                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827115                       # Number of instructions committed
system.cpu.commit.opsCommitted                7040135                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156240                       # Number of memory references committed
system.cpu.commit.loads                        793040                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810937                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820416                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29687                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138426      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100365     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20127      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765282     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343603      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7040135                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        402956                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827115                       # Number of Instructions committed
system.cpu.thread0.numOps                     7040135                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1008508                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6624424                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1370973                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             786992                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2779051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169640                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  699                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4531                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    913730                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29338                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3877666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.045745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.464972                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1940794     50.05%     50.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84522      2.18%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146711      3.78%     56.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   163296      4.21%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   119997      3.09%     63.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   150893      3.89%     67.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   136683      3.52%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   190160      4.90%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   944610     24.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3877666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.342151                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.653244                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
