Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  2 23:59:33 2021
| Host         : ECE-PHO115-07 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 22         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 7          |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
| TIMING-20 | Warning          | Non-clocked latch             | 18         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin CT2/count_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin CT2/count_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin CT6/count_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin CT6/count_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin CT6/count_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin CT6/count_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin CT6/count_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin CT6/count_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin DC30/count30_enable_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin DC30/count30_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin DC30/count30_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin DC30/count30_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin DC30/count30_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin DC30/count30_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin DC30/count30_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin DC5/count5_enable_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin DC5/count5_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin DC5/count5_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin DC5/count5_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin LSFR/Y_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin LSFR/Y_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin LSFR/Y_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell DB/buttons_out_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DB/buttons_out_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell DB/buttons_out_reg[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DB/buttons_out_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell DB/buttons_out_reg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DB/buttons_out_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell DB/buttons_out_reg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DB/buttons_out_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell DB/buttons_out_reg[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) DB/buttons_out_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell DB/deb_count[17]_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) LSFR/Y_reg[1]/CLR, LSFR/Y_reg[2]/CLR, LSFR/Y_reg[0]/PRE, DC30/count30_out_reg[0]/CLR, DC30/count30_out_reg[5]/CLR, DC30/count30_enable_reg/PRE, DC30/count30_out_reg[1]/PRE, DC30/count30_out_reg[2]/PRE, DC30/count30_out_reg[3]/PRE, DC30/count30_out_reg[4]/PRE, DC5/count5_enable_reg/CLR, DC5/count5_out_reg[1]/CLR, DC5/count5_out_reg[0]/PRE, DC5/count5_out_reg[2]/PRE, CT2/count_o_reg[0]/CLR (the first 15 of 43 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell LSFR/led_out_reg[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ML/led_out_reg[0]/CLR, ML/led_out_reg[1]/CLR, ML/led_out_reg[2]/CLR, ML/led_out_reg[3]/CLR, ML/led_out_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_in relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch DB/button_in_reg cannot be properly analyzed as its control pin DB/button_in_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch DB/buttons_out_reg[0] cannot be properly analyzed as its control pin DB/buttons_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch DB/buttons_out_reg[1] cannot be properly analyzed as its control pin DB/buttons_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch DB/buttons_out_reg[2] cannot be properly analyzed as its control pin DB/buttons_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch DB/buttons_out_reg[3] cannot be properly analyzed as its control pin DB/buttons_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch DB/buttons_out_reg[4] cannot be properly analyzed as its control pin DB/buttons_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch LSFR/Y_next_reg[0] cannot be properly analyzed as its control pin LSFR/Y_next_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch LSFR/Y_next_reg[1] cannot be properly analyzed as its control pin LSFR/Y_next_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch LSFR/Y_next_reg[2] cannot be properly analyzed as its control pin LSFR/Y_next_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch M3TO1/out_o_reg cannot be properly analyzed as its control pin M3TO1/out_o_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch ML/led_current_reg[0] cannot be properly analyzed as its control pin ML/led_current_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch ML/led_current_reg[1] cannot be properly analyzed as its control pin ML/led_current_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch ML/led_current_reg[2] cannot be properly analyzed as its control pin ML/led_current_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch ML/led_out_reg[0] cannot be properly analyzed as its control pin ML/led_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch ML/led_out_reg[1] cannot be properly analyzed as its control pin ML/led_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch ML/led_out_reg[2] cannot be properly analyzed as its control pin ML/led_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch ML/led_out_reg[3] cannot be properly analyzed as its control pin ML/led_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch ML/led_out_reg[4] cannot be properly analyzed as its control pin ML/led_out_reg[4]/G is not reached by a timing clock
Related violations: <none>


