# AArch64 EL0 システムレジスタ

- [AMCFGR_EL0: Activity Monitors Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCFGR-EL0--Activity-Monitors-Configuration-Register)
- [AMCG1IDR_EL0: Activity Monitors Counter Group 1 Identification Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCG1IDR-EL0--Activity-Monitors-Counter-Group-1-Identification-Register)
- [AMCGCR_EL0: Activity Monitors Counter Group Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register)
- [AMCNTENCLR0_EL0: Activity Monitors Count Enable Clear Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCNTENCLR0-EL0--Activity-Monitors-Count-Enable-Clear-Register-0)
- [AMCNTENCLR1_EL0: Activity Monitors Count Enable Clear Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1)
- [AMCNTENSET0_EL0: Activity Monitors Count Enable Set Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCNTENSET0-EL0--Activity-Monitors-Count-Enable-Set-Register-0)
- [AMCNTENSET1_EL0: Activity Monitors Count Enable Set Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCNTENSET1-EL0--Activity-Monitors-Count-Enable-Set-Register-1)
- [AMCR_EL0: Activity Monitors Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCR-EL0--Activity-Monitors-Control-Register)
- [AMEVCNTR0&lt;n&gt;_EL0: Activity Monitors Event Counter Registers 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVCNTR0-n--EL0--Activity-Monitors-Event-Counter-Registers-0)
- [AMEVCNTR1&lt;n&gt;_EL0: Activity Monitors Event Counter Registers 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVCNTR1-n--EL0--Activity-Monitors-Event-Counter-Registers-1)
- [AMEVTYPER0&lt;n&gt;_EL0: Activity Monitors Event Type Registers 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVTYPER0-n--EL0--Activity-Monitors-Event-Type-Registers-0)
- [AMEVTYPER1&lt;n&gt;_EL0: Activity Monitors Event Type Registers 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVTYPER1-n--EL0--Activity-Monitors-Event-Type-Registers-1)
- [AMUSERENR_EL0: Activity Monitors User Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMUSERENR-EL0--Activity-Monitors-User-Enable-Register)
- [CNTFRQ_EL0: Counter-timer Frequency register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTFRQ-EL0--Counter-timer-Frequency-register)
- [CNTPCTSS_EL0: Counter-timer Self-Synchronized Physical Count register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPCTSS-EL0--Counter-timer-Self-Synchronized-Physical-Count-register)
- [CNTPCT_EL0: Counter-timer Physical Count register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPCT-EL0--Counter-timer-Physical-Count-register)
- [CNTP_CTL_EL0: Counter-timer Physical Timer Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTP-CTL-EL0--Counter-timer-Physical-Timer-Control-register)
- [CNTP_CVAL_EL0: Counter-timer Physical Timer CompareValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTP-CVAL-EL0--Counter-timer-Physical-Timer-CompareValue-register)
- [CNTP_TVAL_EL0: Counter-timer Physical Timer TimerValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTP-TVAL-EL0--Counter-timer-Physical-Timer-TimerValue-register)
- [CNTVCTSS_EL0: Counter-timer Self-Synchronized Virtual Count register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTVCTSS-EL0--Counter-timer-Self-Synchronized-Virtual-Count-register)
- [CNTVCT_EL0: Counter-timer Virtual Count register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTVCT-EL0--Counter-timer-Virtual-Count-register)
- [CNTV_CTL_EL0: Counter-timer Virtual Timer Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTV-CTL-EL0--Counter-timer-Virtual-Timer-Control-register)
- [CNTV_CVAL_EL0: Counter-timer Virtual Timer CompareValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTV-CVAL-EL0--Counter-timer-Virtual-Timer-CompareValue-register)
- [CNTV_TVAL_EL0: Counter-timer Virtual Timer TimerValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTV-TVAL-EL0--Counter-timer-Virtual-Timer-TimerValue-register)
- [CTR_EL0: Cache Type Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CTR-EL0--Cache-Type-Register)
- [DBGDTRRX_EL0: Debug Data Transfer Register, Receive](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGDTRRX-EL0--Debug-Data-Transfer-Register--Receive)
- [DBGDTRTX_EL0: Debug Data Transfer Register, Transmit](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGDTRTX-EL0--Debug-Data-Transfer-Register--Transmit)
- [DBGDTR_EL0: Debug Data Transfer Register, half-duplex](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGDTR-EL0--Debug-Data-Transfer-Register--half-duplex)
- [DCZID_EL0: Data Cache Zero ID register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DCZID-EL0--Data-Cache-Zero-ID-register)
- [DLR_EL0: Debug Link Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DLR-EL0--Debug-Link-Register)
- [DSPSR_EL0: Debug Saved Program Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DSPSR-EL0--Debug-Saved-Program-Status-Register)
- [MDCCSR_EL0: Monitor DCC Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDCCSR-EL0--Monitor-DCC-Status-Register)
- [PMCCFILTR_EL0: Performance Monitors Cycle Count Filter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCCFILTR-EL0--Performance-Monitors-Cycle-Count-Filter-Register)
- [PMCCNTR_EL0: Performance Monitors Cycle Count Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCCNTR-EL0--Performance-Monitors-Cycle-Count-Register)
- [PMCEID0_EL0: Performance Monitors Common Event Identification register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCEID0-EL0--Performance-Monitors-Common-Event-Identification-register-0)
- [PMCEID1_EL0: Performance Monitors Common Event Identification register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCEID1-EL0--Performance-Monitors-Common-Event-Identification-register-1)
- [PMCNTENCLR_EL0: Performance Monitors Count Enable Clear register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCNTENCLR-EL0--Performance-Monitors-Count-Enable-Clear-register)
- [PMCNTENSET_EL0: Performance Monitors Count Enable Set register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCNTENSET-EL0--Performance-Monitors-Count-Enable-Set-register)
- [PMCR_EL0: Performance Monitors Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCR-EL0--Performance-Monitors-Control-Register)
- [PMEVCNTR&lt;n&gt;_EL0: Performance Monitors Event Count Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMEVCNTR-n--EL0--Performance-Monitors-Event-Count-Registers)
- [PMEVTYPER&lt;n&gt;_EL0: Performance Monitors Event Type Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMEVTYPER-n--EL0--Performance-Monitors-Event-Type-Registers)
- [PMOVSCLR_EL0: Performance Monitors Overflow Flag Status Clear Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMOVSCLR-EL0--Performance-Monitors-Overflow-Flag-Status-Clear-Register)
- [PMOVSSET_EL0: Performance Monitors Overflow Flag Status Set register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMOVSSET-EL0--Performance-Monitors-Overflow-Flag-Status-Set-register)
- [PMSELR_EL0: Performance Monitors Event Counter Selection Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSELR-EL0--Performance-Monitors-Event-Counter-Selection-Register)
- [PMSWINC_EL0: Performance Monitors Software Increment register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSWINC-EL0--Performance-Monitors-Software-Increment-register)
- [PMUSERENR_EL0: Performance Monitors User Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMUSERENR-EL0--Performance-Monitors-User-Enable-Register)
- [PMXEVCNTR_EL0: Performance Monitors Selected Event Count Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMXEVCNTR-EL0--Performance-Monitors-Selected-Event-Count-Register)
- [PMXEVTYPER_EL0: Performance Monitors Selected Event Type Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMXEVTYPER-EL0--Performance-Monitors-Selected-Event-Type-Register)
- [SCXTNUM_EL0: EL0 Read/Write Software Context Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCXTNUM-EL0--EL0-Read-Write-Software-Context-Number)
- [SP_EL0: Stack Pointer (EL0)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SP-EL0--Stack-Pointer--EL0-)
- [TPIDRRO_EL0: EL0 Read-Only Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDRRO-EL0--EL0-Read-Only-Software-Thread-ID-Register)
- [TPIDR_EL0: EL0 Read/Write Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDR-EL0--EL0-Read-Write-Software-Thread-ID-Register)
