Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 58abe473f9644b628049e1351a3bb757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_rv32i_cpu_func_synth xil_defaultlib.tb_rv32i_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v:27]
ERROR: [VRFC 10-3180] cannot find port 'start' on this module [D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v:26]
ERROR: [VRFC 10-3180] cannot find port 'gcd_result' on this module [D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v:25]
ERROR: [VRFC 10-3180] cannot find port 'gcd_b' on this module [D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v:24]
ERROR: [VRFC 10-3180] cannot find port 'gcd_a' on this module [D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v:23]
ERROR: [VRFC 10-3180] cannot find port 'calc_start' on this module [D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v:22]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
