
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifstat_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402048 <.init>:
  402048:	stp	x29, x30, [sp, #-16]!
  40204c:	mov	x29, sp
  402050:	bl	402770 <ferror@plt+0x60>
  402054:	ldp	x29, x30, [sp], #16
  402058:	ret

Disassembly of section .plt:

0000000000402060 <memcpy@plt-0x20>:
  402060:	stp	x16, x30, [sp, #-16]!
  402064:	adrp	x16, 420000 <ferror@plt+0x1d8f0>
  402068:	ldr	x17, [x16, #4088]
  40206c:	add	x16, x16, #0xff8
  402070:	br	x17
  402074:	nop
  402078:	nop
  40207c:	nop

0000000000402080 <memcpy@plt>:
  402080:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402084:	ldr	x17, [x16]
  402088:	add	x16, x16, #0x0
  40208c:	br	x17

0000000000402090 <recvmsg@plt>:
  402090:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402094:	ldr	x17, [x16, #8]
  402098:	add	x16, x16, #0x8
  40209c:	br	x17

00000000004020a0 <strtoul@plt>:
  4020a0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4020a4:	ldr	x17, [x16, #16]
  4020a8:	add	x16, x16, #0x10
  4020ac:	br	x17

00000000004020b0 <strlen@plt>:
  4020b0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4020b4:	ldr	x17, [x16, #24]
  4020b8:	add	x16, x16, #0x18
  4020bc:	br	x17

00000000004020c0 <exit@plt>:
  4020c0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4020c4:	ldr	x17, [x16, #32]
  4020c8:	add	x16, x16, #0x20
  4020cc:	br	x17

00000000004020d0 <perror@plt>:
  4020d0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4020d4:	ldr	x17, [x16, #40]
  4020d8:	add	x16, x16, #0x28
  4020dc:	br	x17

00000000004020e0 <listen@plt>:
  4020e0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4020e4:	ldr	x17, [x16, #48]
  4020e8:	add	x16, x16, #0x30
  4020ec:	br	x17

00000000004020f0 <strtoll@plt>:
  4020f0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4020f4:	ldr	x17, [x16, #56]
  4020f8:	add	x16, x16, #0x38
  4020fc:	br	x17

0000000000402100 <daemon@plt>:
  402100:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402104:	ldr	x17, [x16, #64]
  402108:	add	x16, x16, #0x40
  40210c:	br	x17

0000000000402110 <strtod@plt>:
  402110:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402114:	ldr	x17, [x16, #72]
  402118:	add	x16, x16, #0x48
  40211c:	br	x17

0000000000402120 <geteuid@plt>:
  402120:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402124:	ldr	x17, [x16, #80]
  402128:	add	x16, x16, #0x50
  40212c:	br	x17

0000000000402130 <sethostent@plt>:
  402130:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402134:	ldr	x17, [x16, #88]
  402138:	add	x16, x16, #0x58
  40213c:	br	x17

0000000000402140 <bind@plt>:
  402140:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402144:	ldr	x17, [x16, #96]
  402148:	add	x16, x16, #0x60
  40214c:	br	x17

0000000000402150 <ftell@plt>:
  402150:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402154:	ldr	x17, [x16, #104]
  402158:	add	x16, x16, #0x68
  40215c:	br	x17

0000000000402160 <sprintf@plt>:
  402160:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402164:	ldr	x17, [x16, #112]
  402168:	add	x16, x16, #0x70
  40216c:	br	x17

0000000000402170 <getuid@plt>:
  402170:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402174:	ldr	x17, [x16, #120]
  402178:	add	x16, x16, #0x78
  40217c:	br	x17

0000000000402180 <putc@plt>:
  402180:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402184:	ldr	x17, [x16, #128]
  402188:	add	x16, x16, #0x80
  40218c:	br	x17

0000000000402190 <strftime@plt>:
  402190:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402194:	ldr	x17, [x16, #136]
  402198:	add	x16, x16, #0x88
  40219c:	br	x17

00000000004021a0 <fputc@plt>:
  4021a0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4021a4:	ldr	x17, [x16, #144]
  4021a8:	add	x16, x16, #0x90
  4021ac:	br	x17

00000000004021b0 <fork@plt>:
  4021b0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4021b4:	ldr	x17, [x16, #152]
  4021b8:	add	x16, x16, #0x98
  4021bc:	br	x17

00000000004021c0 <snprintf@plt>:
  4021c0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4021c4:	ldr	x17, [x16, #160]
  4021c8:	add	x16, x16, #0xa0
  4021cc:	br	x17

00000000004021d0 <fileno@plt>:
  4021d0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4021d4:	ldr	x17, [x16, #168]
  4021d8:	add	x16, x16, #0xa8
  4021dc:	br	x17

00000000004021e0 <localtime@plt>:
  4021e0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4021e4:	ldr	x17, [x16, #176]
  4021e8:	add	x16, x16, #0xb0
  4021ec:	br	x17

00000000004021f0 <signal@plt>:
  4021f0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4021f4:	ldr	x17, [x16, #184]
  4021f8:	add	x16, x16, #0xb8
  4021fc:	br	x17

0000000000402200 <ftruncate64@plt>:
  402200:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402204:	ldr	x17, [x16, #192]
  402208:	add	x16, x16, #0xc0
  40220c:	br	x17

0000000000402210 <fclose@plt>:
  402210:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402214:	ldr	x17, [x16, #200]
  402218:	add	x16, x16, #0xc8
  40221c:	br	x17

0000000000402220 <getpid@plt>:
  402220:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402224:	ldr	x17, [x16, #208]
  402228:	add	x16, x16, #0xd0
  40222c:	br	x17

0000000000402230 <time@plt>:
  402230:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402234:	ldr	x17, [x16, #216]
  402238:	add	x16, x16, #0xd8
  40223c:	br	x17

0000000000402240 <malloc@plt>:
  402240:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402244:	ldr	x17, [x16, #224]
  402248:	add	x16, x16, #0xe0
  40224c:	br	x17

0000000000402250 <setsockopt@plt>:
  402250:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402254:	ldr	x17, [x16, #232]
  402258:	add	x16, x16, #0xe8
  40225c:	br	x17

0000000000402260 <poll@plt>:
  402260:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402264:	ldr	x17, [x16, #240]
  402268:	add	x16, x16, #0xf0
  40226c:	br	x17

0000000000402270 <__isoc99_fscanf@plt>:
  402270:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402274:	ldr	x17, [x16, #248]
  402278:	add	x16, x16, #0xf8
  40227c:	br	x17

0000000000402280 <strncmp@plt>:
  402280:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402284:	ldr	x17, [x16, #256]
  402288:	add	x16, x16, #0x100
  40228c:	br	x17

0000000000402290 <__libc_start_main@plt>:
  402290:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402294:	ldr	x17, [x16, #264]
  402298:	add	x16, x16, #0x108
  40229c:	br	x17

00000000004022a0 <strcat@plt>:
  4022a0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4022a4:	ldr	x17, [x16, #272]
  4022a8:	add	x16, x16, #0x110
  4022ac:	br	x17

00000000004022b0 <flock@plt>:
  4022b0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4022b4:	ldr	x17, [x16, #280]
  4022b8:	add	x16, x16, #0x118
  4022bc:	br	x17

00000000004022c0 <if_indextoname@plt>:
  4022c0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4022c4:	ldr	x17, [x16, #288]
  4022c8:	add	x16, x16, #0x120
  4022cc:	br	x17

00000000004022d0 <memset@plt>:
  4022d0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4022d4:	ldr	x17, [x16, #296]
  4022d8:	add	x16, x16, #0x128
  4022dc:	br	x17

00000000004022e0 <fdopen@plt>:
  4022e0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4022e4:	ldr	x17, [x16, #304]
  4022e8:	add	x16, x16, #0x130
  4022ec:	br	x17

00000000004022f0 <gettimeofday@plt>:
  4022f0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4022f4:	ldr	x17, [x16, #312]
  4022f8:	add	x16, x16, #0x138
  4022fc:	br	x17

0000000000402300 <accept@plt>:
  402300:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402304:	ldr	x17, [x16, #320]
  402308:	add	x16, x16, #0x140
  40230c:	br	x17

0000000000402310 <random@plt>:
  402310:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402314:	ldr	x17, [x16, #328]
  402318:	add	x16, x16, #0x148
  40231c:	br	x17

0000000000402320 <sendmsg@plt>:
  402320:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402324:	ldr	x17, [x16, #336]
  402328:	add	x16, x16, #0x150
  40232c:	br	x17

0000000000402330 <cap_get_flag@plt>:
  402330:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402334:	ldr	x17, [x16, #344]
  402338:	add	x16, x16, #0x158
  40233c:	br	x17

0000000000402340 <strcasecmp@plt>:
  402340:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402344:	ldr	x17, [x16, #352]
  402348:	add	x16, x16, #0x160
  40234c:	br	x17

0000000000402350 <realloc@plt>:
  402350:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402354:	ldr	x17, [x16, #360]
  402358:	add	x16, x16, #0x168
  40235c:	br	x17

0000000000402360 <rewind@plt>:
  402360:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402364:	ldr	x17, [x16, #368]
  402368:	add	x16, x16, #0x170
  40236c:	br	x17

0000000000402370 <cap_set_proc@plt>:
  402370:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402374:	ldr	x17, [x16, #376]
  402378:	add	x16, x16, #0x178
  40237c:	br	x17

0000000000402380 <strdup@plt>:
  402380:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402384:	ldr	x17, [x16, #384]
  402388:	add	x16, x16, #0x180
  40238c:	br	x17

0000000000402390 <strerror@plt>:
  402390:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402394:	ldr	x17, [x16, #392]
  402398:	add	x16, x16, #0x188
  40239c:	br	x17

00000000004023a0 <close@plt>:
  4023a0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4023a4:	ldr	x17, [x16, #400]
  4023a8:	add	x16, x16, #0x190
  4023ac:	br	x17

00000000004023b0 <strrchr@plt>:
  4023b0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4023b4:	ldr	x17, [x16, #408]
  4023b8:	add	x16, x16, #0x198
  4023bc:	br	x17

00000000004023c0 <recv@plt>:
  4023c0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4023c4:	ldr	x17, [x16, #416]
  4023c8:	add	x16, x16, #0x1a0
  4023cc:	br	x17

00000000004023d0 <__gmon_start__@plt>:
  4023d0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4023d4:	ldr	x17, [x16, #424]
  4023d8:	add	x16, x16, #0x1a8
  4023dc:	br	x17

00000000004023e0 <abort@plt>:
  4023e0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4023e4:	ldr	x17, [x16, #432]
  4023e8:	add	x16, x16, #0x1b0
  4023ec:	br	x17

00000000004023f0 <feof@plt>:
  4023f0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4023f4:	ldr	x17, [x16, #440]
  4023f8:	add	x16, x16, #0x1b8
  4023fc:	br	x17

0000000000402400 <memcmp@plt>:
  402400:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402404:	ldr	x17, [x16, #448]
  402408:	add	x16, x16, #0x1c0
  40240c:	br	x17

0000000000402410 <getopt_long@plt>:
  402410:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402414:	ldr	x17, [x16, #456]
  402418:	add	x16, x16, #0x1c8
  40241c:	br	x17

0000000000402420 <strcmp@plt>:
  402420:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402424:	ldr	x17, [x16, #464]
  402428:	add	x16, x16, #0x1d0
  40242c:	br	x17

0000000000402430 <__ctype_b_loc@plt>:
  402430:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402434:	ldr	x17, [x16, #472]
  402438:	add	x16, x16, #0x1d8
  40243c:	br	x17

0000000000402440 <strtol@plt>:
  402440:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402444:	ldr	x17, [x16, #480]
  402448:	add	x16, x16, #0x1e0
  40244c:	br	x17

0000000000402450 <cap_get_proc@plt>:
  402450:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402454:	ldr	x17, [x16, #488]
  402458:	add	x16, x16, #0x1e8
  40245c:	br	x17

0000000000402460 <fread@plt>:
  402460:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402464:	ldr	x17, [x16, #496]
  402468:	add	x16, x16, #0x1f0
  40246c:	br	x17

0000000000402470 <gethostbyaddr@plt>:
  402470:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402474:	ldr	x17, [x16, #504]
  402478:	add	x16, x16, #0x1f8
  40247c:	br	x17

0000000000402480 <free@plt>:
  402480:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402484:	ldr	x17, [x16, #512]
  402488:	add	x16, x16, #0x200
  40248c:	br	x17

0000000000402490 <inet_pton@plt>:
  402490:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402494:	ldr	x17, [x16, #520]
  402498:	add	x16, x16, #0x208
  40249c:	br	x17

00000000004024a0 <__fxstat64@plt>:
  4024a0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4024a4:	ldr	x17, [x16, #528]
  4024a8:	add	x16, x16, #0x210
  4024ac:	br	x17

00000000004024b0 <send@plt>:
  4024b0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4024b4:	ldr	x17, [x16, #536]
  4024b8:	add	x16, x16, #0x218
  4024bc:	br	x17

00000000004024c0 <connect@plt>:
  4024c0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4024c4:	ldr	x17, [x16, #544]
  4024c8:	add	x16, x16, #0x220
  4024cc:	br	x17

00000000004024d0 <strspn@plt>:
  4024d0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4024d4:	ldr	x17, [x16, #552]
  4024d8:	add	x16, x16, #0x228
  4024dc:	br	x17

00000000004024e0 <strchr@plt>:
  4024e0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4024e4:	ldr	x17, [x16, #560]
  4024e8:	add	x16, x16, #0x230
  4024ec:	br	x17

00000000004024f0 <strtoull@plt>:
  4024f0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4024f4:	ldr	x17, [x16, #568]
  4024f8:	add	x16, x16, #0x238
  4024fc:	br	x17

0000000000402500 <fwrite@plt>:
  402500:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402504:	ldr	x17, [x16, #576]
  402508:	add	x16, x16, #0x240
  40250c:	br	x17

0000000000402510 <fnmatch@plt>:
  402510:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402514:	ldr	x17, [x16, #584]
  402518:	add	x16, x16, #0x248
  40251c:	br	x17

0000000000402520 <socket@plt>:
  402520:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402524:	ldr	x17, [x16, #592]
  402528:	add	x16, x16, #0x250
  40252c:	br	x17

0000000000402530 <fflush@plt>:
  402530:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402534:	ldr	x17, [x16, #600]
  402538:	add	x16, x16, #0x258
  40253c:	br	x17

0000000000402540 <strcpy@plt>:
  402540:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402544:	ldr	x17, [x16, #608]
  402548:	add	x16, x16, #0x260
  40254c:	br	x17

0000000000402550 <fopen64@plt>:
  402550:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402554:	ldr	x17, [x16, #616]
  402558:	add	x16, x16, #0x268
  40255c:	br	x17

0000000000402560 <getsockopt@plt>:
  402560:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402564:	ldr	x17, [x16, #624]
  402568:	add	x16, x16, #0x270
  40256c:	br	x17

0000000000402570 <cap_clear@plt>:
  402570:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402574:	ldr	x17, [x16, #632]
  402578:	add	x16, x16, #0x278
  40257c:	br	x17

0000000000402580 <isatty@plt>:
  402580:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402584:	ldr	x17, [x16, #640]
  402588:	add	x16, x16, #0x280
  40258c:	br	x17

0000000000402590 <sysconf@plt>:
  402590:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402594:	ldr	x17, [x16, #648]
  402598:	add	x16, x16, #0x288
  40259c:	br	x17

00000000004025a0 <open64@plt>:
  4025a0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4025a4:	ldr	x17, [x16, #656]
  4025a8:	add	x16, x16, #0x290
  4025ac:	br	x17

00000000004025b0 <asctime@plt>:
  4025b0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4025b4:	ldr	x17, [x16, #664]
  4025b8:	add	x16, x16, #0x298
  4025bc:	br	x17

00000000004025c0 <cap_free@plt>:
  4025c0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4025c4:	ldr	x17, [x16, #672]
  4025c8:	add	x16, x16, #0x2a0
  4025cc:	br	x17

00000000004025d0 <if_nametoindex@plt>:
  4025d0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4025d4:	ldr	x17, [x16, #680]
  4025d8:	add	x16, x16, #0x2a8
  4025dc:	br	x17

00000000004025e0 <strchrnul@plt>:
  4025e0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4025e4:	ldr	x17, [x16, #688]
  4025e8:	add	x16, x16, #0x2b0
  4025ec:	br	x17

00000000004025f0 <strstr@plt>:
  4025f0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4025f4:	ldr	x17, [x16, #696]
  4025f8:	add	x16, x16, #0x2b8
  4025fc:	br	x17

0000000000402600 <__isoc99_sscanf@plt>:
  402600:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402604:	ldr	x17, [x16, #704]
  402608:	add	x16, x16, #0x2c0
  40260c:	br	x17

0000000000402610 <strncpy@plt>:
  402610:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402614:	ldr	x17, [x16, #712]
  402618:	add	x16, x16, #0x2c8
  40261c:	br	x17

0000000000402620 <strcspn@plt>:
  402620:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402624:	ldr	x17, [x16, #720]
  402628:	add	x16, x16, #0x2d0
  40262c:	br	x17

0000000000402630 <vfprintf@plt>:
  402630:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402634:	ldr	x17, [x16, #728]
  402638:	add	x16, x16, #0x2d8
  40263c:	br	x17

0000000000402640 <printf@plt>:
  402640:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402644:	ldr	x17, [x16, #736]
  402648:	add	x16, x16, #0x2e0
  40264c:	br	x17

0000000000402650 <__assert_fail@plt>:
  402650:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402654:	ldr	x17, [x16, #744]
  402658:	add	x16, x16, #0x2e8
  40265c:	br	x17

0000000000402660 <__errno_location@plt>:
  402660:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402664:	ldr	x17, [x16, #752]
  402668:	add	x16, x16, #0x2f0
  40266c:	br	x17

0000000000402670 <getenv@plt>:
  402670:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402674:	ldr	x17, [x16, #760]
  402678:	add	x16, x16, #0x2f8
  40267c:	br	x17

0000000000402680 <putchar@plt>:
  402680:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402684:	ldr	x17, [x16, #768]
  402688:	add	x16, x16, #0x300
  40268c:	br	x17

0000000000402690 <__getdelim@plt>:
  402690:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402694:	ldr	x17, [x16, #776]
  402698:	add	x16, x16, #0x308
  40269c:	br	x17

00000000004026a0 <getsockname@plt>:
  4026a0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4026a4:	ldr	x17, [x16, #784]
  4026a8:	add	x16, x16, #0x310
  4026ac:	br	x17

00000000004026b0 <waitpid@plt>:
  4026b0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4026b4:	ldr	x17, [x16, #792]
  4026b8:	add	x16, x16, #0x318
  4026bc:	br	x17

00000000004026c0 <unlink@plt>:
  4026c0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4026c4:	ldr	x17, [x16, #800]
  4026c8:	add	x16, x16, #0x320
  4026cc:	br	x17

00000000004026d0 <fprintf@plt>:
  4026d0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4026d4:	ldr	x17, [x16, #808]
  4026d8:	add	x16, x16, #0x328
  4026dc:	br	x17

00000000004026e0 <fgets@plt>:
  4026e0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4026e4:	ldr	x17, [x16, #816]
  4026e8:	add	x16, x16, #0x330
  4026ec:	br	x17

00000000004026f0 <exp@plt>:
  4026f0:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  4026f4:	ldr	x17, [x16, #824]
  4026f8:	add	x16, x16, #0x338
  4026fc:	br	x17

0000000000402700 <inet_ntop@plt>:
  402700:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402704:	ldr	x17, [x16, #832]
  402708:	add	x16, x16, #0x340
  40270c:	br	x17

0000000000402710 <ferror@plt>:
  402710:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402714:	ldr	x17, [x16, #840]
  402718:	add	x16, x16, #0x348
  40271c:	br	x17

Disassembly of section .text:

0000000000402720 <.text>:
  402720:	mov	x29, #0x0                   	// #0
  402724:	mov	x30, #0x0                   	// #0
  402728:	mov	x5, x0
  40272c:	ldr	x1, [sp]
  402730:	add	x2, sp, #0x8
  402734:	mov	x6, sp
  402738:	movz	x0, #0x0, lsl #48
  40273c:	movk	x0, #0x0, lsl #32
  402740:	movk	x0, #0x40, lsl #16
  402744:	movk	x0, #0x3a90
  402748:	movz	x3, #0x0, lsl #48
  40274c:	movk	x3, #0x0, lsl #32
  402750:	movk	x3, #0x40, lsl #16
  402754:	movk	x3, #0xbe88
  402758:	movz	x4, #0x0, lsl #48
  40275c:	movk	x4, #0x0, lsl #32
  402760:	movk	x4, #0x40, lsl #16
  402764:	movk	x4, #0xbf08
  402768:	bl	402290 <__libc_start_main@plt>
  40276c:	bl	4023e0 <abort@plt>
  402770:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  402774:	ldr	x0, [x0, #4040]
  402778:	cbz	x0, 402780 <ferror@plt+0x70>
  40277c:	b	4023d0 <__gmon_start__@plt>
  402780:	ret
  402784:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  402788:	add	x0, x0, #0x370
  40278c:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  402790:	add	x1, x1, #0x370
  402794:	cmp	x0, x1
  402798:	b.eq	4027cc <ferror@plt+0xbc>  // b.none
  40279c:	stp	x29, x30, [sp, #-32]!
  4027a0:	mov	x29, sp
  4027a4:	adrp	x0, 40b000 <ferror@plt+0x88f0>
  4027a8:	ldr	x0, [x0, #3880]
  4027ac:	str	x0, [sp, #24]
  4027b0:	mov	x1, x0
  4027b4:	cbz	x1, 4027c4 <ferror@plt+0xb4>
  4027b8:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4027bc:	add	x0, x0, #0x370
  4027c0:	blr	x1
  4027c4:	ldp	x29, x30, [sp], #32
  4027c8:	ret
  4027cc:	ret
  4027d0:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4027d4:	add	x0, x0, #0x370
  4027d8:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  4027dc:	add	x1, x1, #0x370
  4027e0:	sub	x0, x0, x1
  4027e4:	lsr	x1, x0, #63
  4027e8:	add	x0, x1, x0, asr #3
  4027ec:	cmp	xzr, x0, asr #1
  4027f0:	b.eq	402828 <ferror@plt+0x118>  // b.none
  4027f4:	stp	x29, x30, [sp, #-32]!
  4027f8:	mov	x29, sp
  4027fc:	asr	x1, x0, #1
  402800:	adrp	x0, 40b000 <ferror@plt+0x88f0>
  402804:	ldr	x0, [x0, #3888]
  402808:	str	x0, [sp, #24]
  40280c:	mov	x2, x0
  402810:	cbz	x2, 402820 <ferror@plt+0x110>
  402814:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  402818:	add	x0, x0, #0x370
  40281c:	blr	x2
  402820:	ldp	x29, x30, [sp], #32
  402824:	ret
  402828:	ret
  40282c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  402830:	ldrb	w0, [x0, #912]
  402834:	cbnz	w0, 402858 <ferror@plt+0x148>
  402838:	stp	x29, x30, [sp, #-16]!
  40283c:	mov	x29, sp
  402840:	bl	402784 <ferror@plt+0x74>
  402844:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  402848:	mov	w1, #0x1                   	// #1
  40284c:	strb	w1, [x0, #912]
  402850:	ldp	x29, x30, [sp], #16
  402854:	ret
  402858:	ret
  40285c:	stp	x29, x30, [sp, #-16]!
  402860:	mov	x29, sp
  402864:	bl	4027d0 <ferror@plt+0xc0>
  402868:	ldp	x29, x30, [sp], #16
  40286c:	ret
  402870:	ret
  402874:	stp	x29, x30, [sp, #-64]!
  402878:	mov	x29, sp
  40287c:	stp	x19, x20, [sp, #16]
  402880:	stp	x21, x22, [sp, #32]
  402884:	mov	x19, x0
  402888:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40288c:	add	x2, x2, #0xe28
  402890:	adrp	x1, 40b000 <ferror@plt+0x88f0>
  402894:	add	x1, x1, #0xf38
  402898:	bl	4026d0 <fprintf@plt>
  40289c:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  4028a0:	add	x2, x2, #0xf40
  4028a4:	adrp	x1, 40b000 <ferror@plt+0x88f0>
  4028a8:	add	x1, x1, #0xf50
  4028ac:	mov	x0, x19
  4028b0:	bl	4026d0 <fprintf@plt>
  4028b4:	adrp	x20, 40b000 <ferror@plt+0x88f0>
  4028b8:	add	x20, x20, #0xf58
  4028bc:	adrp	x21, 40b000 <ferror@plt+0x88f0>
  4028c0:	add	x21, x21, #0xf68
  4028c4:	mov	x3, x20
  4028c8:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  4028cc:	add	x2, x2, #0xf60
  4028d0:	mov	x1, x21
  4028d4:	mov	x0, x19
  4028d8:	bl	4026d0 <fprintf@plt>
  4028dc:	mov	x3, x20
  4028e0:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  4028e4:	add	x2, x2, #0xf78
  4028e8:	mov	x1, x21
  4028ec:	mov	x0, x19
  4028f0:	bl	4026d0 <fprintf@plt>
  4028f4:	mov	x3, x20
  4028f8:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  4028fc:	add	x2, x2, #0xf80
  402900:	mov	x1, x21
  402904:	mov	x0, x19
  402908:	bl	4026d0 <fprintf@plt>
  40290c:	mov	x3, x20
  402910:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402914:	add	x2, x2, #0xf88
  402918:	adrp	x1, 40b000 <ferror@plt+0x88f0>
  40291c:	add	x1, x1, #0xf90
  402920:	mov	x0, x19
  402924:	bl	4026d0 <fprintf@plt>
  402928:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40292c:	ldr	w0, [x0, #3584]
  402930:	cbnz	w0, 4029d8 <ferror@plt+0x2c8>
  402934:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  402938:	add	x2, x2, #0xce8
  40293c:	adrp	x1, 40b000 <ferror@plt+0x88f0>
  402940:	add	x1, x1, #0xf50
  402944:	mov	x0, x19
  402948:	bl	4026d0 <fprintf@plt>
  40294c:	adrp	x21, 40b000 <ferror@plt+0x88f0>
  402950:	add	x21, x21, #0xfa0
  402954:	adrp	x20, 40b000 <ferror@plt+0x88f0>
  402958:	add	x20, x20, #0xf68
  40295c:	mov	x3, x21
  402960:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402964:	add	x2, x2, #0xfa8
  402968:	mov	x1, x20
  40296c:	mov	x0, x19
  402970:	bl	4026d0 <fprintf@plt>
  402974:	mov	x3, x21
  402978:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  40297c:	add	x2, x2, #0xfb0
  402980:	mov	x1, x20
  402984:	mov	x0, x19
  402988:	bl	4026d0 <fprintf@plt>
  40298c:	adrp	x21, 40b000 <ferror@plt+0x88f0>
  402990:	add	x21, x21, #0xf58
  402994:	mov	x3, x21
  402998:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  40299c:	add	x2, x2, #0xfb8
  4029a0:	mov	x1, x20
  4029a4:	mov	x0, x19
  4029a8:	bl	4026d0 <fprintf@plt>
  4029ac:	mov	x3, x21
  4029b0:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  4029b4:	add	x2, x2, #0xfc0
  4029b8:	adrp	x1, 40b000 <ferror@plt+0x88f0>
  4029bc:	add	x1, x1, #0xf90
  4029c0:	mov	x0, x19
  4029c4:	bl	4026d0 <fprintf@plt>
  4029c8:	ldp	x19, x20, [sp, #16]
  4029cc:	ldp	x21, x22, [sp, #32]
  4029d0:	ldp	x29, x30, [sp], #64
  4029d4:	ret
  4029d8:	stp	x23, x24, [sp, #48]
  4029dc:	adrp	x24, 40c000 <ferror@plt+0x98f0>
  4029e0:	add	x24, x24, #0xce8
  4029e4:	adrp	x23, 40b000 <ferror@plt+0x88f0>
  4029e8:	add	x23, x23, #0xf50
  4029ec:	mov	x2, x24
  4029f0:	mov	x1, x23
  4029f4:	mov	x0, x19
  4029f8:	bl	4026d0 <fprintf@plt>
  4029fc:	adrp	x20, 40b000 <ferror@plt+0x88f0>
  402a00:	add	x20, x20, #0xf58
  402a04:	adrp	x21, 40b000 <ferror@plt+0x88f0>
  402a08:	add	x21, x21, #0xf68
  402a0c:	mov	x3, x20
  402a10:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402a14:	add	x2, x2, #0xfa8
  402a18:	mov	x1, x21
  402a1c:	mov	x0, x19
  402a20:	bl	4026d0 <fprintf@plt>
  402a24:	mov	x3, x20
  402a28:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402a2c:	add	x2, x2, #0xfc8
  402a30:	mov	x1, x21
  402a34:	mov	x0, x19
  402a38:	bl	4026d0 <fprintf@plt>
  402a3c:	mov	x3, x20
  402a40:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402a44:	add	x2, x2, #0xfb8
  402a48:	mov	x1, x21
  402a4c:	mov	x0, x19
  402a50:	bl	4026d0 <fprintf@plt>
  402a54:	adrp	x22, 40b000 <ferror@plt+0x88f0>
  402a58:	add	x22, x22, #0xf90
  402a5c:	mov	x3, x20
  402a60:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402a64:	add	x2, x2, #0xfd0
  402a68:	mov	x1, x22
  402a6c:	mov	x0, x19
  402a70:	bl	4026d0 <fprintf@plt>
  402a74:	mov	x2, x24
  402a78:	mov	x1, x23
  402a7c:	mov	x0, x19
  402a80:	bl	4026d0 <fprintf@plt>
  402a84:	mov	x3, x20
  402a88:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402a8c:	add	x2, x2, #0xfd8
  402a90:	mov	x1, x21
  402a94:	mov	x0, x19
  402a98:	bl	4026d0 <fprintf@plt>
  402a9c:	mov	x3, x20
  402aa0:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402aa4:	add	x2, x2, #0xfe0
  402aa8:	mov	x1, x21
  402aac:	mov	x0, x19
  402ab0:	bl	4026d0 <fprintf@plt>
  402ab4:	mov	x3, x20
  402ab8:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402abc:	add	x2, x2, #0xfe8
  402ac0:	mov	x1, x21
  402ac4:	mov	x0, x19
  402ac8:	bl	4026d0 <fprintf@plt>
  402acc:	mov	x3, x20
  402ad0:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402ad4:	add	x2, x2, #0xff0
  402ad8:	mov	x1, x22
  402adc:	mov	x0, x19
  402ae0:	bl	4026d0 <fprintf@plt>
  402ae4:	mov	x2, x24
  402ae8:	mov	x1, x23
  402aec:	mov	x0, x19
  402af0:	bl	4026d0 <fprintf@plt>
  402af4:	mov	x3, x20
  402af8:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402afc:	add	x2, x2, #0xfb0
  402b00:	mov	x1, x21
  402b04:	mov	x0, x19
  402b08:	bl	4026d0 <fprintf@plt>
  402b0c:	mov	x3, x20
  402b10:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402b14:	add	x2, x2, #0xff8
  402b18:	mov	x1, x21
  402b1c:	mov	x0, x19
  402b20:	bl	4026d0 <fprintf@plt>
  402b24:	mov	x3, x20
  402b28:	adrp	x2, 40b000 <ferror@plt+0x88f0>
  402b2c:	add	x2, x2, #0xfc0
  402b30:	mov	x1, x21
  402b34:	mov	x0, x19
  402b38:	bl	4026d0 <fprintf@plt>
  402b3c:	mov	x3, x20
  402b40:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  402b44:	add	x2, x2, #0x0
  402b48:	mov	x1, x22
  402b4c:	mov	x0, x19
  402b50:	bl	4026d0 <fprintf@plt>
  402b54:	mov	x2, x24
  402b58:	mov	x1, x23
  402b5c:	mov	x0, x19
  402b60:	bl	4026d0 <fprintf@plt>
  402b64:	mov	x3, x20
  402b68:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  402b6c:	add	x2, x2, #0x8
  402b70:	mov	x1, x21
  402b74:	mov	x0, x19
  402b78:	bl	4026d0 <fprintf@plt>
  402b7c:	mov	x3, x20
  402b80:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  402b84:	add	x2, x2, #0x10
  402b88:	mov	x1, x21
  402b8c:	mov	x0, x19
  402b90:	bl	4026d0 <fprintf@plt>
  402b94:	mov	x3, x20
  402b98:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  402b9c:	add	x2, x2, #0x18
  402ba0:	mov	x1, x21
  402ba4:	mov	x0, x19
  402ba8:	bl	4026d0 <fprintf@plt>
  402bac:	mov	x3, x20
  402bb0:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  402bb4:	add	x2, x2, #0x20
  402bb8:	mov	x1, x22
  402bbc:	mov	x0, x19
  402bc0:	bl	4026d0 <fprintf@plt>
  402bc4:	ldp	x23, x24, [sp, #48]
  402bc8:	b	4029c8 <ferror@plt+0x2b8>
  402bcc:	stp	x29, x30, [sp, #-112]!
  402bd0:	mov	x29, sp
  402bd4:	stp	x19, x20, [sp, #16]
  402bd8:	str	x21, [sp, #32]
  402bdc:	mov	x19, x0
  402be0:	mov	x20, x1
  402be4:	mov	w21, w3
  402be8:	ldr	x2, [x1, w2, sxtw #3]
  402bec:	mov	x0, #0xca00                	// #51712
  402bf0:	movk	x0, #0x3b9a, lsl #16
  402bf4:	cmp	x2, x0
  402bf8:	b.hi	402cac <ferror@plt+0x59c>  // b.pmore
  402bfc:	mov	x0, #0x4240                	// #16960
  402c00:	movk	x0, #0xf, lsl #16
  402c04:	cmp	x2, x0
  402c08:	b.ls	402cd8 <ferror@plt+0x5c8>  // b.plast
  402c0c:	lsr	x2, x2, #3
  402c10:	mov	x0, #0xf7cf                	// #63439
  402c14:	movk	x0, #0xe353, lsl #16
  402c18:	movk	x0, #0x9ba5, lsl #32
  402c1c:	movk	x0, #0x20c4, lsl #48
  402c20:	umulh	x2, x2, x0
  402c24:	lsr	x2, x2, #4
  402c28:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402c2c:	add	x1, x1, #0x30
  402c30:	mov	x0, x19
  402c34:	bl	4026d0 <fprintf@plt>
  402c38:	ldr	x2, [x20, w21, sxtw #3]
  402c3c:	mov	x0, #0xca00                	// #51712
  402c40:	movk	x0, #0x3b9a, lsl #16
  402c44:	cmp	x2, x0
  402c48:	b.hi	402cec <ferror@plt+0x5dc>  // b.pmore
  402c4c:	mov	x0, #0x4240                	// #16960
  402c50:	movk	x0, #0xf, lsl #16
  402c54:	cmp	x2, x0
  402c58:	b.ls	402d2c <ferror@plt+0x61c>  // b.plast
  402c5c:	lsr	x2, x2, #3
  402c60:	mov	x0, #0xf7cf                	// #63439
  402c64:	movk	x0, #0xe353, lsl #16
  402c68:	movk	x0, #0x9ba5, lsl #32
  402c6c:	movk	x0, #0x20c4, lsl #48
  402c70:	umulh	x2, x2, x0
  402c74:	ubfx	x2, x2, #4, #32
  402c78:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402c7c:	add	x1, x1, #0x50
  402c80:	add	x0, sp, #0x30
  402c84:	bl	402160 <sprintf@plt>
  402c88:	add	x2, sp, #0x30
  402c8c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402c90:	add	x1, x1, #0x48
  402c94:	mov	x0, x19
  402c98:	bl	4026d0 <fprintf@plt>
  402c9c:	ldp	x19, x20, [sp, #16]
  402ca0:	ldr	x21, [sp, #32]
  402ca4:	ldp	x29, x30, [sp], #112
  402ca8:	ret
  402cac:	mov	x0, #0x34db                	// #13531
  402cb0:	movk	x0, #0xd7b6, lsl #16
  402cb4:	movk	x0, #0xde82, lsl #32
  402cb8:	movk	x0, #0x431b, lsl #48
  402cbc:	umulh	x2, x2, x0
  402cc0:	lsr	x2, x2, #18
  402cc4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402cc8:	add	x1, x1, #0x28
  402ccc:	mov	x0, x19
  402cd0:	bl	4026d0 <fprintf@plt>
  402cd4:	b	402c38 <ferror@plt+0x528>
  402cd8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402cdc:	add	x1, x1, #0x38
  402ce0:	mov	x0, x19
  402ce4:	bl	4026d0 <fprintf@plt>
  402ce8:	b	402c38 <ferror@plt+0x528>
  402cec:	mov	x0, #0x34db                	// #13531
  402cf0:	movk	x0, #0xd7b6, lsl #16
  402cf4:	movk	x0, #0xde82, lsl #32
  402cf8:	movk	x0, #0x431b, lsl #48
  402cfc:	umulh	x2, x2, x0
  402d00:	ubfx	x2, x2, #18, #32
  402d04:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402d08:	add	x1, x1, #0x40
  402d0c:	add	x0, sp, #0x30
  402d10:	bl	402160 <sprintf@plt>
  402d14:	add	x2, sp, #0x30
  402d18:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402d1c:	add	x1, x1, #0x48
  402d20:	mov	x0, x19
  402d24:	bl	4026d0 <fprintf@plt>
  402d28:	b	402c9c <ferror@plt+0x58c>
  402d2c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402d30:	add	x1, x1, #0x58
  402d34:	mov	x0, x19
  402d38:	bl	4026d0 <fprintf@plt>
  402d3c:	b	402c9c <ferror@plt+0x58c>
  402d40:	stp	x29, x30, [sp, #-112]!
  402d44:	mov	x29, sp
  402d48:	stp	x19, x20, [sp, #16]
  402d4c:	str	x21, [sp, #32]
  402d50:	mov	x19, x0
  402d54:	mov	x21, x2
  402d58:	sxtw	x20, w3
  402d5c:	ldr	x2, [x1, x20, lsl #3]
  402d60:	mov	x0, #0xca00                	// #51712
  402d64:	movk	x0, #0x3b9a, lsl #16
  402d68:	cmp	x2, x0
  402d6c:	b.hi	402e14 <ferror@plt+0x704>  // b.pmore
  402d70:	mov	x0, #0x4240                	// #16960
  402d74:	movk	x0, #0xf, lsl #16
  402d78:	cmp	x2, x0
  402d7c:	b.ls	402e40 <ferror@plt+0x730>  // b.plast
  402d80:	lsr	x1, x2, #3
  402d84:	mov	x2, #0xf7cf                	// #63439
  402d88:	movk	x2, #0xe353, lsl #16
  402d8c:	movk	x2, #0x9ba5, lsl #32
  402d90:	movk	x2, #0x20c4, lsl #48
  402d94:	umulh	x2, x1, x2
  402d98:	lsr	x2, x2, #4
  402d9c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402da0:	add	x1, x1, #0x30
  402da4:	mov	x0, x19
  402da8:	bl	4026d0 <fprintf@plt>
  402dac:	ldr	d0, [x21, x20, lsl #3]
  402db0:	mov	x0, #0x848000000000        	// #145685290680320
  402db4:	movk	x0, #0x412e, lsl #48
  402db8:	fmov	d1, x0
  402dbc:	fcmpe	d0, d1
  402dc0:	b.gt	402e54 <ferror@plt+0x744>
  402dc4:	mov	x0, #0x400000000000        	// #70368744177664
  402dc8:	movk	x0, #0x408f, lsl #48
  402dcc:	fmov	d1, x0
  402dd0:	fcmpe	d0, d1
  402dd4:	b.le	402e84 <ferror@plt+0x774>
  402dd8:	fdiv	d0, d0, d1
  402ddc:	fcvtzu	w2, d0
  402de0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402de4:	add	x1, x1, #0x50
  402de8:	add	x0, sp, #0x30
  402dec:	bl	402160 <sprintf@plt>
  402df0:	add	x2, sp, #0x30
  402df4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402df8:	add	x1, x1, #0x48
  402dfc:	mov	x0, x19
  402e00:	bl	4026d0 <fprintf@plt>
  402e04:	ldp	x19, x20, [sp, #16]
  402e08:	ldr	x21, [sp, #32]
  402e0c:	ldp	x29, x30, [sp], #112
  402e10:	ret
  402e14:	mov	x1, #0x34db                	// #13531
  402e18:	movk	x1, #0xd7b6, lsl #16
  402e1c:	movk	x1, #0xde82, lsl #32
  402e20:	movk	x1, #0x431b, lsl #48
  402e24:	umulh	x2, x2, x1
  402e28:	lsr	x2, x2, #18
  402e2c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402e30:	add	x1, x1, #0x28
  402e34:	mov	x0, x19
  402e38:	bl	4026d0 <fprintf@plt>
  402e3c:	b	402dac <ferror@plt+0x69c>
  402e40:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402e44:	add	x1, x1, #0x38
  402e48:	mov	x0, x19
  402e4c:	bl	4026d0 <fprintf@plt>
  402e50:	b	402dac <ferror@plt+0x69c>
  402e54:	fdiv	d0, d0, d1
  402e58:	fcvtzu	w2, d0
  402e5c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402e60:	add	x1, x1, #0x40
  402e64:	add	x0, sp, #0x30
  402e68:	bl	402160 <sprintf@plt>
  402e6c:	add	x2, sp, #0x30
  402e70:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402e74:	add	x1, x1, #0x48
  402e78:	mov	x0, x19
  402e7c:	bl	4026d0 <fprintf@plt>
  402e80:	b	402e04 <ferror@plt+0x6f4>
  402e84:	fcvtzu	w2, d0
  402e88:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402e8c:	add	x1, x1, #0x58
  402e90:	mov	x0, x19
  402e94:	bl	4026d0 <fprintf@plt>
  402e98:	b	402e04 <ferror@plt+0x6f4>
  402e9c:	mov	x12, #0x1080                	// #4224
  402ea0:	sub	sp, sp, x12
  402ea4:	stp	x29, x30, [sp]
  402ea8:	mov	x29, sp
  402eac:	stp	x19, x20, [sp, #16]
  402eb0:	stp	x21, x22, [sp, #32]
  402eb4:	stp	x23, x24, [sp, #48]
  402eb8:	stp	x25, x26, [sp, #64]
  402ebc:	stp	x27, x28, [sp, #80]
  402ec0:	str	x0, [sp, #104]
  402ec4:	mov	x27, #0x0                   	// #0
  402ec8:	adrp	x26, 40c000 <ferror@plt+0x98f0>
  402ecc:	add	x26, x26, #0x68
  402ed0:	b	402ee8 <ferror@plt+0x7d8>
  402ed4:	mov	x2, #0x7f                  	// #127
  402ed8:	add	x1, sp, #0x81
  402edc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402ee0:	add	x0, x0, #0xe28
  402ee4:	bl	402610 <strncpy@plt>
  402ee8:	ldr	x2, [sp, #104]
  402eec:	mov	w1, #0x1000                	// #4096
  402ef0:	add	x0, sp, #0x80
  402ef4:	bl	4026e0 <fgets@plt>
  402ef8:	cbz	x0, 403074 <ferror@plt+0x964>
  402efc:	ldrb	w0, [sp, #128]
  402f00:	cmp	w0, #0x23
  402f04:	b.ne	402f48 <ferror@plt+0x838>  // b.any
  402f08:	add	x0, sp, #0x80
  402f0c:	bl	4020b0 <strlen@plt>
  402f10:	add	x1, sp, #0x7f
  402f14:	strb	wzr, [x1, x0]
  402f18:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402f1c:	ldrb	w0, [x0, #3624]
  402f20:	cbz	w0, 402ed4 <ferror@plt+0x7c4>
  402f24:	add	x1, sp, #0x81
  402f28:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402f2c:	add	x0, x0, #0xe28
  402f30:	bl	402420 <strcmp@plt>
  402f34:	cbz	w0, 402ed4 <ferror@plt+0x7c4>
  402f38:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402f3c:	mov	w1, #0x1                   	// #1
  402f40:	str	w1, [x0, #3588]
  402f44:	b	402ed4 <ferror@plt+0x7c4>
  402f48:	mov	x0, #0x1f8                 	// #504
  402f4c:	bl	402240 <malloc@plt>
  402f50:	mov	x28, x0
  402f54:	cbz	x0, 403054 <ferror@plt+0x944>
  402f58:	mov	w1, #0x20                  	// #32
  402f5c:	add	x0, sp, #0x80
  402f60:	bl	4024e0 <strchr@plt>
  402f64:	mov	x20, x0
  402f68:	cbz	x0, 403058 <ferror@plt+0x948>
  402f6c:	strb	wzr, [x20], #1
  402f70:	add	x2, x28, #0x10
  402f74:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  402f78:	add	x1, x1, #0x60
  402f7c:	add	x0, sp, #0x80
  402f80:	bl	402600 <__isoc99_sscanf@plt>
  402f84:	cmp	w0, #0x1
  402f88:	b.ne	40305c <ferror@plt+0x94c>  // b.any
  402f8c:	mov	w1, #0x20                  	// #32
  402f90:	mov	x0, x20
  402f94:	bl	4024e0 <strchr@plt>
  402f98:	mov	x19, x0
  402f9c:	cbz	x0, 403060 <ferror@plt+0x950>
  402fa0:	strb	wzr, [x19], #1
  402fa4:	mov	x0, x20
  402fa8:	bl	402380 <strdup@plt>
  402fac:	str	x0, [x28, #8]
  402fb0:	add	x21, x28, #0x18
  402fb4:	add	x22, x28, #0x198
  402fb8:	add	x25, x28, #0xd8
  402fbc:	adrp	x24, 40c000 <ferror@plt+0x98f0>
  402fc0:	add	x24, x24, #0x70
  402fc4:	mov	w1, #0x20                  	// #32
  402fc8:	mov	x0, x19
  402fcc:	bl	4024e0 <strchr@plt>
  402fd0:	mov	x20, x0
  402fd4:	cbz	x0, 403064 <ferror@plt+0x954>
  402fd8:	strb	wzr, [x20], #1
  402fdc:	mov	x2, x21
  402fe0:	mov	x1, x26
  402fe4:	mov	x0, x19
  402fe8:	bl	402600 <__isoc99_sscanf@plt>
  402fec:	cmp	w0, #0x1
  402ff0:	b.ne	403068 <ferror@plt+0x958>  // b.any
  402ff4:	ldr	x0, [x21]
  402ff8:	str	w0, [x22]
  402ffc:	mov	w1, #0x20                  	// #32
  403000:	mov	x0, x20
  403004:	bl	4024e0 <strchr@plt>
  403008:	mov	x19, x0
  40300c:	cbz	x0, 40306c <ferror@plt+0x95c>
  403010:	strb	wzr, [x19], #1
  403014:	add	x2, sp, #0x7c
  403018:	mov	x1, x24
  40301c:	mov	x0, x20
  403020:	bl	402600 <__isoc99_sscanf@plt>
  403024:	cmp	w0, #0x1
  403028:	b.ne	403070 <ferror@plt+0x960>  // b.any
  40302c:	ldr	w0, [sp, #124]
  403030:	ucvtf	d0, w0
  403034:	str	d0, [x21, #192]
  403038:	add	x21, x21, #0x8
  40303c:	add	x22, x22, #0x4
  403040:	cmp	x21, x25
  403044:	b.ne	402fc4 <ferror@plt+0x8b4>  // b.any
  403048:	str	x27, [x28]
  40304c:	mov	x27, x28
  403050:	b	402ee8 <ferror@plt+0x7d8>
  403054:	bl	4023e0 <abort@plt>
  403058:	bl	4023e0 <abort@plt>
  40305c:	bl	4023e0 <abort@plt>
  403060:	bl	4023e0 <abort@plt>
  403064:	bl	4023e0 <abort@plt>
  403068:	bl	4023e0 <abort@plt>
  40306c:	bl	4023e0 <abort@plt>
  403070:	bl	4023e0 <abort@plt>
  403074:	cbz	x27, 403094 <ferror@plt+0x984>
  403078:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40307c:	mov	x0, x27
  403080:	ldr	x27, [x27]
  403084:	ldr	x2, [x1, #3568]
  403088:	str	x2, [x0]
  40308c:	str	x0, [x1, #3568]
  403090:	cbnz	x27, 40307c <ferror@plt+0x96c>
  403094:	ldp	x19, x20, [sp, #16]
  403098:	ldp	x21, x22, [sp, #32]
  40309c:	ldp	x23, x24, [sp, #48]
  4030a0:	ldp	x25, x26, [sp, #64]
  4030a4:	ldp	x27, x28, [sp, #80]
  4030a8:	ldp	x29, x30, [sp]
  4030ac:	mov	x12, #0x1080                	// #4224
  4030b0:	add	sp, sp, x12
  4030b4:	ret
  4030b8:	stp	x29, x30, [sp, #-80]!
  4030bc:	mov	x29, sp
  4030c0:	mov	w1, #0x0                   	// #0
  4030c4:	add	x0, sp, #0x18
  4030c8:	bl	40a3e0 <ferror@plt+0x7cd0>
  4030cc:	tbnz	w0, #31, 403160 <ferror@plt+0xa50>
  4030d0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4030d4:	ldrb	w0, [x0, #3608]
  4030d8:	cbz	w0, 4031a0 <ferror@plt+0xa90>
  4030dc:	add	x0, sp, #0x18
  4030e0:	bl	407e1c <ferror@plt+0x570c>
  4030e4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4030e8:	ldr	w0, [x0, #3576]
  4030ec:	sub	w0, w0, #0x1
  4030f0:	mov	w2, #0x1                   	// #1
  4030f4:	lsl	w2, w2, w0
  4030f8:	mov	w1, #0x0                   	// #0
  4030fc:	add	x0, sp, #0x18
  403100:	bl	40aad0 <ferror@plt+0x83c0>
  403104:	tbnz	w0, #31, 403168 <ferror@plt+0xa58>
  403108:	mov	w3, #0x0                   	// #0
  40310c:	mov	x2, #0x0                   	// #0
  403110:	adrp	x1, 403000 <ferror@plt+0x8f0>
  403114:	add	x1, x1, #0x35c
  403118:	add	x0, sp, #0x18
  40311c:	bl	40ad8c <ferror@plt+0x867c>
  403120:	tbnz	w0, #31, 40317c <ferror@plt+0xa6c>
  403124:	add	x0, sp, #0x18
  403128:	bl	40a1e4 <ferror@plt+0x7ad4>
  40312c:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403130:	ldr	x0, [x1, #3568]
  403134:	str	xzr, [x1, #3568]
  403138:	cbz	x0, 403158 <ferror@plt+0xa48>
  40313c:	mov	x2, x1
  403140:	mov	x1, x0
  403144:	ldr	x0, [x0]
  403148:	ldr	x3, [x2, #3568]
  40314c:	str	x3, [x1]
  403150:	str	x1, [x2, #3568]
  403154:	cbnz	x0, 403140 <ferror@plt+0xa30>
  403158:	ldp	x29, x30, [sp], #80
  40315c:	ret
  403160:	mov	w0, #0x1                   	// #1
  403164:	bl	4020c0 <exit@plt>
  403168:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  40316c:	add	x0, x0, #0x78
  403170:	bl	4020d0 <perror@plt>
  403174:	mov	w0, #0x1                   	// #1
  403178:	bl	4020c0 <exit@plt>
  40317c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403180:	ldr	x3, [x0, #880]
  403184:	mov	x2, #0x10                  	// #16
  403188:	mov	x1, #0x1                   	// #1
  40318c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403190:	add	x0, x0, #0x98
  403194:	bl	402500 <fwrite@plt>
  403198:	mov	w0, #0x1                   	// #1
  40319c:	bl	4020c0 <exit@plt>
  4031a0:	mov	w1, #0x2                   	// #2
  4031a4:	add	x0, sp, #0x18
  4031a8:	bl	40a944 <ferror@plt+0x8234>
  4031ac:	tbnz	w0, #31, 4031f0 <ferror@plt+0xae0>
  4031b0:	mov	w3, #0x0                   	// #0
  4031b4:	mov	x2, #0x0                   	// #0
  4031b8:	adrp	x1, 403000 <ferror@plt+0x8f0>
  4031bc:	add	x1, x1, #0x204
  4031c0:	add	x0, sp, #0x18
  4031c4:	bl	40ad8c <ferror@plt+0x867c>
  4031c8:	tbz	w0, #31, 403124 <ferror@plt+0xa14>
  4031cc:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4031d0:	ldr	x3, [x0, #880]
  4031d4:	mov	x2, #0x10                  	// #16
  4031d8:	mov	x1, #0x1                   	// #1
  4031dc:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4031e0:	add	x0, x0, #0x98
  4031e4:	bl	402500 <fwrite@plt>
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	bl	4020c0 <exit@plt>
  4031f0:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4031f4:	add	x0, x0, #0x78
  4031f8:	bl	4020d0 <perror@plt>
  4031fc:	mov	w0, #0x1                   	// #1
  403200:	bl	4020c0 <exit@plt>
  403204:	stp	x29, x30, [sp, #-480]!
  403208:	mov	x29, sp
  40320c:	stp	x19, x20, [sp, #16]
  403210:	mov	x19, x0
  403214:	ldrh	w0, [x0, #4]
  403218:	cmp	w0, #0x10
  40321c:	b.ne	40332c <ferror@plt+0xc1c>  // b.any
  403220:	ldr	w3, [x19]
  403224:	subs	w3, w3, #0x20
  403228:	b.mi	40333c <ferror@plt+0xc2c>  // b.first
  40322c:	ldr	w1, [x19, #24]
  403230:	mov	w0, #0x0                   	// #0
  403234:	tbz	w1, #0, 403330 <ferror@plt+0xc20>
  403238:	stp	x21, x22, [sp, #32]
  40323c:	add	x2, x19, #0x20
  403240:	mov	w1, #0x35                  	// #53
  403244:	add	x0, sp, #0x30
  403248:	bl	40bd80 <ferror@plt+0x9670>
  40324c:	ldr	x22, [sp, #72]
  403250:	cbz	x22, 403344 <ferror@plt+0xc34>
  403254:	ldr	x21, [sp, #104]
  403258:	cbz	x21, 403350 <ferror@plt+0xc40>
  40325c:	mov	x0, #0x1f8                 	// #504
  403260:	bl	402240 <malloc@plt>
  403264:	mov	x20, x0
  403268:	cbz	x0, 403328 <ferror@plt+0xc18>
  40326c:	ldr	w0, [x19, #20]
  403270:	str	w0, [x20, #16]
  403274:	add	x0, x22, #0x4
  403278:	bl	402380 <strdup@plt>
  40327c:	str	x0, [x20, #8]
  403280:	add	x1, x20, #0x198
  403284:	add	x0, x21, #0x4
  403288:	ldp	x2, x3, [x0]
  40328c:	stp	x2, x3, [x1]
  403290:	ldp	x2, x3, [x0, #16]
  403294:	stp	x2, x3, [x1, #16]
  403298:	ldp	x2, x3, [x0, #32]
  40329c:	stp	x2, x3, [x1, #32]
  4032a0:	ldp	x2, x3, [x0, #48]
  4032a4:	stp	x2, x3, [x1, #48]
  4032a8:	ldp	x2, x3, [x0, #64]
  4032ac:	stp	x2, x3, [x1, #64]
  4032b0:	ldp	x2, x3, [x0, #80]
  4032b4:	stp	x2, x3, [x1, #80]
  4032b8:	add	x1, x20, #0xd8
  4032bc:	stp	xzr, xzr, [x20, #216]
  4032c0:	stp	xzr, xzr, [x20, #232]
  4032c4:	stp	xzr, xzr, [x20, #248]
  4032c8:	stp	xzr, xzr, [x1, #48]
  4032cc:	stp	xzr, xzr, [x1, #64]
  4032d0:	stp	xzr, xzr, [x1, #80]
  4032d4:	stp	xzr, xzr, [x1, #96]
  4032d8:	stp	xzr, xzr, [x1, #112]
  4032dc:	stp	xzr, xzr, [x1, #128]
  4032e0:	stp	xzr, xzr, [x1, #144]
  4032e4:	stp	xzr, xzr, [x1, #160]
  4032e8:	stp	xzr, xzr, [x1, #176]
  4032ec:	mov	x1, #0x0                   	// #0
  4032f0:	add	x4, x20, #0x18
  4032f4:	add	x3, x20, #0x198
  4032f8:	ldr	w2, [x3, x1, lsl #2]
  4032fc:	str	x2, [x4, x1, lsl #3]
  403300:	add	x1, x1, #0x1
  403304:	cmp	x1, #0x18
  403308:	b.ne	4032f8 <ferror@plt+0xbe8>  // b.any
  40330c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403310:	ldr	x1, [x0, #3568]
  403314:	str	x1, [x20]
  403318:	str	x20, [x0, #3568]
  40331c:	mov	w0, #0x0                   	// #0
  403320:	ldp	x21, x22, [sp, #32]
  403324:	b	403330 <ferror@plt+0xc20>
  403328:	bl	4023e0 <abort@plt>
  40332c:	mov	w0, #0x0                   	// #0
  403330:	ldp	x19, x20, [sp, #16]
  403334:	ldp	x29, x30, [sp], #480
  403338:	ret
  40333c:	mov	w0, #0xffffffff            	// #-1
  403340:	b	403330 <ferror@plt+0xc20>
  403344:	mov	w0, #0x0                   	// #0
  403348:	ldp	x21, x22, [sp, #32]
  40334c:	b	403330 <ferror@plt+0xc20>
  403350:	mov	w0, #0x0                   	// #0
  403354:	ldp	x21, x22, [sp, #32]
  403358:	b	403330 <ferror@plt+0xc20>
  40335c:	stp	x29, x30, [sp, #-80]!
  403360:	mov	x29, sp
  403364:	stp	x19, x20, [sp, #16]
  403368:	mov	x19, x0
  40336c:	ldrh	w0, [x0, #4]
  403370:	cmp	w0, #0x5c
  403374:	b.ne	403494 <ferror@plt+0xd84>  // b.any
  403378:	ldr	w3, [x19]
  40337c:	subs	w3, w3, #0x1c
  403380:	b.mi	4034a4 <ferror@plt+0xd94>  // b.first
  403384:	add	x20, sp, #0x20
  403388:	add	x2, x19, #0x1c
  40338c:	mov	w1, #0x5                   	// #5
  403390:	mov	x0, x20
  403394:	bl	40bd80 <ferror@plt+0x9670>
  403398:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40339c:	ldrsw	x0, [x0, #3576]
  4033a0:	ldr	x0, [x20, x0, lsl #3]
  4033a4:	cbz	x0, 4034ac <ferror@plt+0xd9c>
  4033a8:	mov	x0, #0x1f8                 	// #504
  4033ac:	bl	402240 <malloc@plt>
  4033b0:	mov	x20, x0
  4033b4:	cbz	x0, 40345c <ferror@plt+0xd4c>
  4033b8:	ldr	w0, [x19, #20]
  4033bc:	str	w0, [x20, #16]
  4033c0:	bl	407c1c <ferror@plt+0x550c>
  4033c4:	bl	402380 <strdup@plt>
  4033c8:	str	x0, [x20, #8]
  4033cc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4033d0:	ldr	w0, [x0, #3552]
  4033d4:	mov	w1, #0xffff                	// #65535
  4033d8:	cmp	w0, w1
  4033dc:	b.eq	403460 <ferror@plt+0xd50>  // b.none
  4033e0:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4033e4:	ldrsw	x2, [x1, #3576]
  4033e8:	add	x1, sp, #0x20
  4033ec:	ldr	x1, [x1, x2, lsl #3]
  4033f0:	ldrh	w2, [x1], #4
  4033f4:	sub	w2, w2, #0x4
  4033f8:	bl	40bd98 <ferror@plt+0x9688>
  4033fc:	cbz	x0, 403484 <ferror@plt+0xd74>
  403400:	mov	x2, #0xc0                  	// #192
  403404:	add	x1, x0, #0x4
  403408:	add	x0, x20, #0x18
  40340c:	bl	402080 <memcpy@plt>
  403410:	add	x1, x20, #0xd8
  403414:	stp	xzr, xzr, [x20, #216]
  403418:	stp	xzr, xzr, [x20, #232]
  40341c:	stp	xzr, xzr, [x20, #248]
  403420:	stp	xzr, xzr, [x1, #48]
  403424:	stp	xzr, xzr, [x1, #64]
  403428:	stp	xzr, xzr, [x1, #80]
  40342c:	stp	xzr, xzr, [x1, #96]
  403430:	stp	xzr, xzr, [x1, #112]
  403434:	stp	xzr, xzr, [x1, #128]
  403438:	stp	xzr, xzr, [x1, #144]
  40343c:	stp	xzr, xzr, [x1, #160]
  403440:	stp	xzr, xzr, [x1, #176]
  403444:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403448:	ldr	x1, [x0, #3568]
  40344c:	str	x1, [x20]
  403450:	str	x20, [x0, #3568]
  403454:	mov	w0, #0x0                   	// #0
  403458:	b	403498 <ferror@plt+0xd88>
  40345c:	bl	4023e0 <abort@plt>
  403460:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403464:	ldrsw	x1, [x0, #3576]
  403468:	add	x0, sp, #0x20
  40346c:	ldr	x1, [x0, x1, lsl #3]
  403470:	mov	x2, #0xc0                  	// #192
  403474:	add	x1, x1, #0x4
  403478:	add	x0, x20, #0x18
  40347c:	bl	402080 <memcpy@plt>
  403480:	b	403410 <ferror@plt+0xd00>
  403484:	mov	x0, x20
  403488:	bl	402480 <free@plt>
  40348c:	mov	w0, #0x0                   	// #0
  403490:	b	403498 <ferror@plt+0xd88>
  403494:	mov	w0, #0x0                   	// #0
  403498:	ldp	x19, x20, [sp, #16]
  40349c:	ldp	x29, x30, [sp], #80
  4034a0:	ret
  4034a4:	mov	w0, #0xffffffff            	// #-1
  4034a8:	b	403498 <ferror@plt+0xd88>
  4034ac:	mov	w0, #0x0                   	// #0
  4034b0:	b	403498 <ferror@plt+0xd88>
  4034b4:	stp	x29, x30, [sp, #-48]!
  4034b8:	mov	x29, sp
  4034bc:	stp	x19, x20, [sp, #16]
  4034c0:	mov	x20, x0
  4034c4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4034c8:	ldr	w0, [x0, #3616]
  4034cc:	cbz	w0, 403520 <ferror@plt+0xe10>
  4034d0:	cmp	w0, #0x0
  4034d4:	b.le	403530 <ferror@plt+0xe20>
  4034d8:	stp	x21, x22, [sp, #32]
  4034dc:	mov	x19, #0x0                   	// #0
  4034e0:	adrp	x22, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4034e4:	adrp	x21, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4034e8:	add	x21, x21, #0xe20
  4034ec:	ldr	x3, [x22, #3760]
  4034f0:	mov	w2, #0x0                   	// #0
  4034f4:	mov	x1, x20
  4034f8:	ldr	x0, [x3, x19, lsl #3]
  4034fc:	bl	402510 <fnmatch@plt>
  403500:	cbz	w0, 403538 <ferror@plt+0xe28>
  403504:	add	x19, x19, #0x1
  403508:	ldr	w1, [x21]
  40350c:	cmp	w1, w19
  403510:	b.gt	4034ec <ferror@plt+0xddc>
  403514:	mov	w0, #0x0                   	// #0
  403518:	ldp	x21, x22, [sp, #32]
  40351c:	b	403524 <ferror@plt+0xe14>
  403520:	mov	w0, #0x1                   	// #1
  403524:	ldp	x19, x20, [sp, #16]
  403528:	ldp	x29, x30, [sp], #48
  40352c:	ret
  403530:	mov	w0, #0x0                   	// #0
  403534:	b	403524 <ferror@plt+0xe14>
  403538:	mov	w0, #0x1                   	// #1
  40353c:	ldp	x21, x22, [sp, #32]
  403540:	b	403524 <ferror@plt+0xe14>
  403544:	stp	x29, x30, [sp, #-64]!
  403548:	mov	x29, sp
  40354c:	stp	x19, x20, [sp, #16]
  403550:	stp	x21, x22, [sp, #32]
  403554:	str	x23, [sp, #48]
  403558:	mov	x20, x0
  40355c:	mov	x22, x2
  403560:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403564:	ldr	w0, [x0, #3584]
  403568:	cmp	w0, #0x0
  40356c:	mov	w21, #0x14                  	// #20
  403570:	mov	w0, #0xa                   	// #10
  403574:	csel	w21, w21, w0, ne  // ne = any
  403578:	ldr	x1, [x1, #8]
  40357c:	mov	x0, x20
  403580:	bl	4084f0 <ferror@plt+0x5de0>
  403584:	mov	x0, x20
  403588:	bl	408608 <ferror@plt+0x5ef8>
  40358c:	sub	w21, w21, #0x1
  403590:	mov	x19, #0x0                   	// #0
  403594:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403598:	add	x1, x1, #0xb0
  40359c:	adrp	x23, 40c000 <ferror@plt+0x98f0>
  4035a0:	add	x23, x23, #0x8e8
  4035a4:	ldr	x0, [x22, x19, lsl #3]
  4035a8:	mov	w2, w0
  4035ac:	mov	x0, x20
  4035b0:	bl	408950 <ferror@plt+0x6240>
  4035b4:	cmp	x21, x19
  4035b8:	b.eq	4035c8 <ferror@plt+0xeb8>  // b.none
  4035bc:	add	x19, x19, #0x1
  4035c0:	ldr	x1, [x23, x19, lsl #3]
  4035c4:	cbnz	x1, 4035a4 <ferror@plt+0xe94>
  4035c8:	mov	x0, x20
  4035cc:	bl	408644 <ferror@plt+0x5f34>
  4035d0:	ldp	x19, x20, [sp, #16]
  4035d4:	ldp	x21, x22, [sp, #32]
  4035d8:	ldr	x23, [sp, #48]
  4035dc:	ldp	x29, x30, [sp], #64
  4035e0:	ret
  4035e4:	stp	x29, x30, [sp, #-64]!
  4035e8:	mov	x29, sp
  4035ec:	stp	x19, x20, [sp, #16]
  4035f0:	stp	x21, x22, [sp, #32]
  4035f4:	str	x23, [sp, #48]
  4035f8:	mov	x19, x0
  4035fc:	mov	x22, x1
  403600:	mov	x20, x2
  403604:	ldr	x2, [x1, #8]
  403608:	adrp	x1, 40b000 <ferror@plt+0x88f0>
  40360c:	add	x1, x1, #0xf50
  403610:	bl	4026d0 <fprintf@plt>
  403614:	mov	w21, #0x0                   	// #0
  403618:	add	x23, x22, #0xd8
  40361c:	mov	w3, w21
  403620:	mov	x2, x23
  403624:	mov	x1, x20
  403628:	mov	x0, x19
  40362c:	bl	402d40 <ferror@plt+0x630>
  403630:	add	w21, w21, #0x1
  403634:	cmp	w21, #0x4
  403638:	b.ne	40361c <ferror@plt+0xf0c>  // b.any
  40363c:	add	x21, x22, #0xd8
  403640:	mov	x1, x19
  403644:	mov	w0, #0xa                   	// #10
  403648:	bl	4021a0 <fputc@plt>
  40364c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403650:	ldr	w0, [x0, #3584]
  403654:	cbnz	w0, 4036e0 <ferror@plt+0xfd0>
  403658:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  40365c:	add	x2, x2, #0xce8
  403660:	adrp	x1, 40b000 <ferror@plt+0x88f0>
  403664:	add	x1, x1, #0xf50
  403668:	mov	x0, x19
  40366c:	bl	4026d0 <fprintf@plt>
  403670:	mov	w3, #0x6                   	// #6
  403674:	mov	w2, #0x4                   	// #4
  403678:	mov	x1, x20
  40367c:	mov	x0, x19
  403680:	bl	402bcc <ferror@plt+0x4bc>
  403684:	mov	w3, #0x7                   	// #7
  403688:	mov	w2, #0x5                   	// #5
  40368c:	mov	x1, x20
  403690:	mov	x0, x19
  403694:	bl	402bcc <ferror@plt+0x4bc>
  403698:	mov	w3, #0xb                   	// #11
  40369c:	mov	x2, x21
  4036a0:	mov	x1, x20
  4036a4:	mov	x0, x19
  4036a8:	bl	402d40 <ferror@plt+0x630>
  4036ac:	mov	w3, #0x9                   	// #9
  4036b0:	mov	x2, x21
  4036b4:	mov	x1, x20
  4036b8:	mov	x0, x19
  4036bc:	bl	402d40 <ferror@plt+0x630>
  4036c0:	mov	x1, x19
  4036c4:	mov	w0, #0xa                   	// #10
  4036c8:	bl	4021a0 <fputc@plt>
  4036cc:	ldp	x19, x20, [sp, #16]
  4036d0:	ldp	x21, x22, [sp, #32]
  4036d4:	ldr	x23, [sp, #48]
  4036d8:	ldp	x29, x30, [sp], #64
  4036dc:	ret
  4036e0:	adrp	x23, 40c000 <ferror@plt+0x98f0>
  4036e4:	add	x23, x23, #0xce8
  4036e8:	adrp	x22, 40b000 <ferror@plt+0x88f0>
  4036ec:	add	x22, x22, #0xf50
  4036f0:	mov	x2, x23
  4036f4:	mov	x1, x22
  4036f8:	mov	x0, x19
  4036fc:	bl	4026d0 <fprintf@plt>
  403700:	mov	w3, #0x4                   	// #4
  403704:	mov	x2, x21
  403708:	mov	x1, x20
  40370c:	mov	x0, x19
  403710:	bl	402d40 <ferror@plt+0x630>
  403714:	mov	w3, #0x6                   	// #6
  403718:	mov	x2, x21
  40371c:	mov	x1, x20
  403720:	mov	x0, x19
  403724:	bl	402d40 <ferror@plt+0x630>
  403728:	mov	w3, #0xb                   	// #11
  40372c:	mov	x2, x21
  403730:	mov	x1, x20
  403734:	mov	x0, x19
  403738:	bl	402d40 <ferror@plt+0x630>
  40373c:	mov	w3, #0xa                   	// #10
  403740:	mov	x2, x21
  403744:	mov	x1, x20
  403748:	mov	x0, x19
  40374c:	bl	402d40 <ferror@plt+0x630>
  403750:	mov	x1, x19
  403754:	mov	w0, #0xa                   	// #10
  403758:	bl	4021a0 <fputc@plt>
  40375c:	mov	x2, x23
  403760:	mov	x1, x22
  403764:	mov	x0, x19
  403768:	bl	4026d0 <fprintf@plt>
  40376c:	mov	w3, #0xc                   	// #12
  403770:	mov	x2, x21
  403774:	mov	x1, x20
  403778:	mov	x0, x19
  40377c:	bl	402d40 <ferror@plt+0x630>
  403780:	mov	w3, #0xd                   	// #13
  403784:	mov	x2, x21
  403788:	mov	x1, x20
  40378c:	mov	x0, x19
  403790:	bl	402d40 <ferror@plt+0x630>
  403794:	mov	w3, #0xe                   	// #14
  403798:	mov	x2, x21
  40379c:	mov	x1, x20
  4037a0:	mov	x0, x19
  4037a4:	bl	402d40 <ferror@plt+0x630>
  4037a8:	mov	w3, #0xf                   	// #15
  4037ac:	mov	x2, x21
  4037b0:	mov	x1, x20
  4037b4:	mov	x0, x19
  4037b8:	bl	402d40 <ferror@plt+0x630>
  4037bc:	mov	x1, x19
  4037c0:	mov	w0, #0xa                   	// #10
  4037c4:	bl	4021a0 <fputc@plt>
  4037c8:	mov	x2, x23
  4037cc:	mov	x1, x22
  4037d0:	mov	x0, x19
  4037d4:	bl	4026d0 <fprintf@plt>
  4037d8:	mov	w3, #0x5                   	// #5
  4037dc:	mov	x2, x21
  4037e0:	mov	x1, x20
  4037e4:	mov	x0, x19
  4037e8:	bl	402d40 <ferror@plt+0x630>
  4037ec:	mov	w3, #0x7                   	// #7
  4037f0:	mov	x2, x21
  4037f4:	mov	x1, x20
  4037f8:	mov	x0, x19
  4037fc:	bl	402d40 <ferror@plt+0x630>
  403800:	mov	w3, #0x9                   	// #9
  403804:	mov	x2, x21
  403808:	mov	x1, x20
  40380c:	mov	x0, x19
  403810:	bl	402d40 <ferror@plt+0x630>
  403814:	mov	w3, #0x11                  	// #17
  403818:	mov	x2, x21
  40381c:	mov	x1, x20
  403820:	mov	x0, x19
  403824:	bl	402d40 <ferror@plt+0x630>
  403828:	mov	x1, x19
  40382c:	mov	w0, #0xa                   	// #10
  403830:	bl	4021a0 <fputc@plt>
  403834:	mov	x2, x23
  403838:	mov	x1, x22
  40383c:	mov	x0, x19
  403840:	bl	4026d0 <fprintf@plt>
  403844:	mov	w3, #0x10                  	// #16
  403848:	mov	x2, x21
  40384c:	mov	x1, x20
  403850:	mov	x0, x19
  403854:	bl	402d40 <ferror@plt+0x630>
  403858:	mov	w3, #0x12                  	// #18
  40385c:	mov	x2, x21
  403860:	mov	x1, x20
  403864:	mov	x0, x19
  403868:	bl	402d40 <ferror@plt+0x630>
  40386c:	mov	w3, #0x13                  	// #19
  403870:	mov	x2, x21
  403874:	mov	x1, x20
  403878:	mov	x0, x19
  40387c:	bl	402d40 <ferror@plt+0x630>
  403880:	mov	w3, #0x14                  	// #20
  403884:	mov	x2, x21
  403888:	mov	x1, x20
  40388c:	mov	x0, x19
  403890:	bl	402d40 <ferror@plt+0x630>
  403894:	mov	x1, x19
  403898:	mov	w0, #0xa                   	// #10
  40389c:	bl	4021a0 <fputc@plt>
  4038a0:	b	4036cc <ferror@plt+0xfbc>
  4038a4:	stp	x29, x30, [sp, #-112]!
  4038a8:	mov	x29, sp
  4038ac:	stp	x21, x22, [sp, #32]
  4038b0:	stp	x23, x24, [sp, #48]
  4038b4:	stp	x25, x26, [sp, #64]
  4038b8:	mov	x22, x0
  4038bc:	mov	w24, w1
  4038c0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4038c4:	ldr	w0, [x0, #3596]
  4038c8:	cbnz	w0, 4038f4 <ferror@plt+0x11e4>
  4038cc:	str	xzr, [sp, #104]
  4038d0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4038d4:	ldr	x25, [x0, #3600]
  4038d8:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4038dc:	add	x2, x2, #0xe28
  4038e0:	adrp	x1, 40b000 <ferror@plt+0x88f0>
  4038e4:	add	x1, x1, #0xf38
  4038e8:	mov	x0, x22
  4038ec:	bl	4026d0 <fprintf@plt>
  4038f0:	b	403940 <ferror@plt+0x1230>
  4038f4:	mov	x0, x22
  4038f8:	bl	408444 <ferror@plt+0x5d34>
  4038fc:	str	x0, [sp, #104]
  403900:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403904:	ldr	x25, [x1, #3600]
  403908:	cbz	x0, 4038d8 <ferror@plt+0x11c8>
  40390c:	bl	408608 <ferror@plt+0x5ef8>
  403910:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403914:	ldr	w0, [x0, #3788]
  403918:	cmp	w0, #0x0
  40391c:	cset	w1, ne  // ne = any
  403920:	ldr	x0, [sp, #104]
  403924:	bl	4084e8 <ferror@plt+0x5dd8>
  403928:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40392c:	add	x1, x1, #0xe28
  403930:	ldr	x0, [sp, #104]
  403934:	bl	4084f0 <ferror@plt+0x5de0>
  403938:	ldr	x0, [sp, #104]
  40393c:	bl	408608 <ferror@plt+0x5ef8>
  403940:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403944:	ldr	x21, [x0, #3568]
  403948:	cbz	x21, 403a60 <ferror@plt+0x1350>
  40394c:	stp	x19, x20, [sp, #16]
  403950:	stp	x27, x28, [sp, #80]
  403954:	adrp	x26, 40c000 <ferror@plt+0x98f0>
  403958:	add	x26, x26, #0xc0
  40395c:	adrp	x23, 40c000 <ferror@plt+0x98f0>
  403960:	add	x23, x23, #0x8e8
  403964:	b	4039c8 <ferror@plt+0x12b8>
  403968:	add	x20, x0, #0x18
  40396c:	mov	x27, x0
  403970:	ldr	x25, [x27], #216
  403974:	ldr	x0, [sp, #104]
  403978:	cbz	x0, 403a04 <ferror@plt+0x12f4>
  40397c:	ldr	x1, [x21, #8]
  403980:	bl	4084f0 <ferror@plt+0x5de0>
  403984:	ldr	x0, [sp, #104]
  403988:	bl	408608 <ferror@plt+0x5ef8>
  40398c:	mov	x19, #0x0                   	// #0
  403990:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403994:	add	x1, x1, #0xb0
  403998:	ldr	w2, [x20, x19]
  40399c:	ldr	x0, [sp, #104]
  4039a0:	bl	408950 <ferror@plt+0x6240>
  4039a4:	cmp	x19, #0xb8
  4039a8:	b.eq	4039b8 <ferror@plt+0x12a8>  // b.none
  4039ac:	add	x19, x19, #0x8
  4039b0:	ldr	x1, [x19, x23]
  4039b4:	cbnz	x1, 403998 <ferror@plt+0x1288>
  4039b8:	ldr	x0, [sp, #104]
  4039bc:	bl	408644 <ferror@plt+0x5f34>
  4039c0:	ldr	x21, [x21]
  4039c4:	cbz	x21, 403a58 <ferror@plt+0x1348>
  4039c8:	add	x20, x21, #0x18
  4039cc:	add	x27, x21, #0xd8
  4039d0:	ldr	x0, [x21, #8]
  4039d4:	bl	4034b4 <ferror@plt+0xda4>
  4039d8:	cbnz	w0, 403974 <ferror@plt+0x1264>
  4039dc:	cbz	w24, 4039c0 <ferror@plt+0x12b0>
  4039e0:	cbz	x25, 403974 <ferror@plt+0x1264>
  4039e4:	ldr	w2, [x21, #16]
  4039e8:	mov	x0, x25
  4039ec:	ldr	w1, [x0, #16]
  4039f0:	cmp	w1, w2
  4039f4:	b.eq	403968 <ferror@plt+0x1258>  // b.none
  4039f8:	ldr	x0, [x0]
  4039fc:	cbnz	x0, 4039ec <ferror@plt+0x12dc>
  403a00:	b	403974 <ferror@plt+0x1264>
  403a04:	ldr	x3, [x21, #8]
  403a08:	ldr	w2, [x21, #16]
  403a0c:	mov	x1, x26
  403a10:	mov	x0, x22
  403a14:	bl	4026d0 <fprintf@plt>
  403a18:	mov	x19, #0x0                   	// #0
  403a1c:	adrp	x28, 40c000 <ferror@plt+0x98f0>
  403a20:	add	x28, x28, #0xc8
  403a24:	ldr	d0, [x27, x19]
  403a28:	fcvtzu	w3, d0
  403a2c:	ldr	x2, [x20, x19]
  403a30:	mov	x1, x28
  403a34:	mov	x0, x22
  403a38:	bl	4026d0 <fprintf@plt>
  403a3c:	add	x19, x19, #0x8
  403a40:	cmp	x19, #0xc0
  403a44:	b.ne	403a24 <ferror@plt+0x1314>  // b.any
  403a48:	mov	x1, x22
  403a4c:	mov	w0, #0xa                   	// #10
  403a50:	bl	4021a0 <fputc@plt>
  403a54:	b	4039c0 <ferror@plt+0x12b0>
  403a58:	ldp	x19, x20, [sp, #16]
  403a5c:	ldp	x27, x28, [sp, #80]
  403a60:	ldr	x0, [sp, #104]
  403a64:	cbz	x0, 403a7c <ferror@plt+0x136c>
  403a68:	bl	408644 <ferror@plt+0x5f34>
  403a6c:	ldr	x0, [sp, #104]
  403a70:	bl	408644 <ferror@plt+0x5f34>
  403a74:	add	x0, sp, #0x68
  403a78:	bl	40847c <ferror@plt+0x5d6c>
  403a7c:	ldp	x21, x22, [sp, #32]
  403a80:	ldp	x23, x24, [sp, #48]
  403a84:	ldp	x25, x26, [sp, #64]
  403a88:	ldp	x29, x30, [sp], #112
  403a8c:	ret
  403a90:	sub	sp, sp, #0x220
  403a94:	stp	x29, x30, [sp]
  403a98:	mov	x29, sp
  403a9c:	stp	x19, x20, [sp, #16]
  403aa0:	stp	x21, x22, [sp, #32]
  403aa4:	stp	x23, x24, [sp, #48]
  403aa8:	stp	x25, x26, [sp, #64]
  403aac:	mov	w23, w0
  403ab0:	mov	x24, x1
  403ab4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403ab8:	strb	wzr, [x0, #3608]
  403abc:	mov	x22, #0x0                   	// #0
  403ac0:	adrp	x19, 40c000 <ferror@plt+0x98f0>
  403ac4:	add	x19, x19, #0x8e8
  403ac8:	add	x19, x19, #0xc8
  403acc:	adrp	x20, 40c000 <ferror@plt+0x98f0>
  403ad0:	add	x20, x20, #0x3d8
  403ad4:	adrp	x25, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403ad8:	add	x25, x25, #0xecc
  403adc:	mov	w21, #0x1                   	// #1
  403ae0:	mov	x4, #0x0                   	// #0
  403ae4:	mov	x3, x19
  403ae8:	mov	x2, x20
  403aec:	mov	x1, x24
  403af0:	mov	w0, w23
  403af4:	bl	402410 <getopt_long@plt>
  403af8:	cmn	w0, #0x1
  403afc:	b.eq	403cd8 <ferror@plt+0x15c8>  // b.none
  403b00:	cmp	w0, #0x70
  403b04:	b.eq	403c6c <ferror@plt+0x155c>  // b.none
  403b08:	b.le	403b34 <ferror@plt+0x1424>
  403b0c:	cmp	w0, #0x74
  403b10:	b.eq	403c74 <ferror@plt+0x1564>  // b.none
  403b14:	b.le	403bf0 <ferror@plt+0x14e0>
  403b18:	cmp	w0, #0x78
  403b1c:	b.eq	403cc0 <ferror@plt+0x15b0>  // b.none
  403b20:	cmp	w0, #0x7a
  403b24:	b.ne	403c0c <ferror@plt+0x14fc>  // b.any
  403b28:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403b2c:	str	w21, [x0, #3556]
  403b30:	b	403ae0 <ferror@plt+0x13d0>
  403b34:	cmp	w0, #0x65
  403b38:	b.eq	403c54 <ferror@plt+0x1544>  // b.none
  403b3c:	cmp	w0, #0x65
  403b40:	b.le	403b60 <ferror@plt+0x1450>
  403b44:	cmp	w0, #0x6a
  403b48:	b.eq	403c60 <ferror@plt+0x1550>  // b.none
  403b4c:	cmp	w0, #0x6e
  403b50:	b.ne	403c14 <ferror@plt+0x1504>  // b.any
  403b54:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403b58:	str	w21, [x0, #3580]
  403b5c:	b	403ae0 <ferror@plt+0x13d0>
  403b60:	cmp	w0, #0x61
  403b64:	b.eq	403c48 <ferror@plt+0x1538>  // b.none
  403b68:	cmp	w0, #0x64
  403b6c:	b.ne	403bc4 <ferror@plt+0x14b4>  // b.any
  403b70:	mov	w2, #0xa                   	// #10
  403b74:	mov	x1, #0x0                   	// #0
  403b78:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403b7c:	ldr	x0, [x0, #888]
  403b80:	bl	402440 <strtol@plt>
  403b84:	mov	w1, #0x3e8                 	// #1000
  403b88:	mul	w0, w1, w0
  403b8c:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403b90:	str	w0, [x1, #3772]
  403b94:	cmp	w0, #0x0
  403b98:	b.gt	403ae0 <ferror@plt+0x13d0>
  403b9c:	str	x27, [sp, #80]
  403ba0:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403ba4:	ldr	x3, [x0, #880]
  403ba8:	mov	x2, #0x1e                  	// #30
  403bac:	mov	x1, #0x1                   	// #1
  403bb0:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403bb4:	add	x0, x0, #0xe8
  403bb8:	bl	402500 <fwrite@plt>
  403bbc:	mov	w0, #0xffffffff            	// #-1
  403bc0:	bl	4020c0 <exit@plt>
  403bc4:	cmp	w0, #0x56
  403bc8:	b.ne	403c14 <ferror@plt+0x1504>  // b.any
  403bcc:	str	x27, [sp, #80]
  403bd0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403bd4:	add	x1, x1, #0x8e8
  403bd8:	add	x1, x1, #0xc0
  403bdc:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403be0:	add	x0, x0, #0x130
  403be4:	bl	402640 <printf@plt>
  403be8:	mov	w0, #0x0                   	// #0
  403bec:	bl	4020c0 <exit@plt>
  403bf0:	cmp	w0, #0x72
  403bf4:	b.eq	403c3c <ferror@plt+0x152c>  // b.none
  403bf8:	cmp	w0, #0x73
  403bfc:	b.ne	403c14 <ferror@plt+0x1504>  // b.any
  403c00:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403c04:	str	w21, [x0, #3560]
  403c08:	b	403ae0 <ferror@plt+0x13d0>
  403c0c:	cmp	w0, #0x76
  403c10:	b.eq	403bcc <ferror@plt+0x14bc>  // b.none
  403c14:	str	x27, [sp, #80]
  403c18:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403c1c:	ldr	x3, [x0, #880]
  403c20:	mov	x2, #0x281                 	// #641
  403c24:	mov	x1, #0x1                   	// #1
  403c28:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403c2c:	add	x0, x0, #0x150
  403c30:	bl	402500 <fwrite@plt>
  403c34:	mov	w0, #0xffffffff            	// #-1
  403c38:	bl	4020c0 <exit@plt>
  403c3c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403c40:	str	w21, [x0, #3592]
  403c44:	b	403ae0 <ferror@plt+0x13d0>
  403c48:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403c4c:	str	w21, [x0, #3768]
  403c50:	b	403ae0 <ferror@plt+0x13d0>
  403c54:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403c58:	str	w21, [x0, #3584]
  403c5c:	b	403ae0 <ferror@plt+0x13d0>
  403c60:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403c64:	str	w21, [x0, #3596]
  403c68:	b	403ae0 <ferror@plt+0x13d0>
  403c6c:	str	w21, [x25]
  403c70:	b	403ae0 <ferror@plt+0x13d0>
  403c74:	mov	w2, #0xa                   	// #10
  403c78:	mov	x1, #0x0                   	// #0
  403c7c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403c80:	ldr	x0, [x0, #888]
  403c84:	bl	402440 <strtol@plt>
  403c88:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403c8c:	str	w0, [x1, #3612]
  403c90:	cmp	w0, #0x0
  403c94:	b.gt	403ae0 <ferror@plt+0x13d0>
  403c98:	str	x27, [sp, #80]
  403c9c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403ca0:	ldr	x3, [x0, #880]
  403ca4:	mov	x2, #0x26                  	// #38
  403ca8:	mov	x1, #0x1                   	// #1
  403cac:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403cb0:	add	x0, x0, #0x108
  403cb4:	bl	402500 <fwrite@plt>
  403cb8:	mov	w0, #0xffffffff            	// #-1
  403cbc:	bl	4020c0 <exit@plt>
  403cc0:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403cc4:	ldr	x22, [x0, #888]
  403cc8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403ccc:	mov	w1, #0x1                   	// #1
  403cd0:	strb	w1, [x0, #3608]
  403cd4:	b	403ae0 <ferror@plt+0x13d0>
  403cd8:	str	x27, [sp, #80]
  403cdc:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403ce0:	ldr	w19, [x0, #896]
  403ce4:	cbz	x22, 403d60 <ferror@plt+0x1650>
  403ce8:	mov	x0, x22
  403cec:	bl	4020b0 <strlen@plt>
  403cf0:	sxtw	x2, w0
  403cf4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403cf8:	add	x1, x1, #0xd8
  403cfc:	mov	x0, x22
  403d00:	bl	402280 <strncmp@plt>
  403d04:	cbz	w0, 403d40 <ferror@plt+0x1630>
  403d08:	adrp	x19, 421000 <ferror@plt+0x1e8f0>
  403d0c:	mov	x2, x22
  403d10:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403d14:	add	x1, x1, #0x3f0
  403d18:	ldr	x0, [x19, #880]
  403d1c:	bl	4026d0 <fprintf@plt>
  403d20:	ldr	x3, [x19, #880]
  403d24:	mov	x2, #0x61                  	// #97
  403d28:	mov	x1, #0x1                   	// #1
  403d2c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403d30:	add	x0, x0, #0x410
  403d34:	bl	402500 <fwrite@plt>
  403d38:	mov	w0, #0xffffffff            	// #-1
  403d3c:	bl	4020c0 <exit@plt>
  403d40:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403d44:	mov	w1, #0x4                   	// #4
  403d48:	str	w1, [x0, #3576]
  403d4c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403d50:	mov	w1, #0x1                   	// #1
  403d54:	str	w1, [x0, #3552]
  403d58:	adrp	x22, 40c000 <ferror@plt+0x98f0>
  403d5c:	add	x22, x22, #0xd8
  403d60:	mov	w0, #0x1                   	// #1
  403d64:	strh	w0, [sp, #304]
  403d68:	strb	wzr, [sp, #306]
  403d6c:	bl	402170 <getuid@plt>
  403d70:	mov	w2, w0
  403d74:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403d78:	add	x1, x1, #0x478
  403d7c:	add	x0, sp, #0x133
  403d80:	bl	402160 <sprintf@plt>
  403d84:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403d88:	ldr	w0, [x0, #3772]
  403d8c:	cmp	w0, #0x0
  403d90:	b.le	4041d0 <ferror@plt+0x1ac0>
  403d94:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403d98:	ldr	w1, [x1, #3612]
  403d9c:	cbnz	w1, 403dac <ferror@plt+0x169c>
  403da0:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403da4:	mov	w2, #0x3c                  	// #60
  403da8:	str	w2, [x1, #3612]
  403dac:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403db0:	ldr	w1, [x2, #3612]
  403db4:	mov	w3, #0x3e8                 	// #1000
  403db8:	mul	w1, w1, w3
  403dbc:	str	w1, [x2, #3612]
  403dc0:	scvtf	d0, w0
  403dc4:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403dc8:	ldr	d1, [x0, #2272]
  403dcc:	fmul	d0, d0, d1
  403dd0:	scvtf	d1, w1
  403dd4:	fdiv	d0, d0, d1
  403dd8:	bl	4026f0 <exp@plt>
  403ddc:	fmov	d1, #1.000000000000000000e+00
  403de0:	fdiv	d0, d1, d0
  403de4:	fsub	d1, d1, d0
  403de8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403dec:	str	d1, [x0, #3752]
  403df0:	mov	w2, #0x0                   	// #0
  403df4:	mov	w1, #0x1                   	// #1
  403df8:	mov	w0, w1
  403dfc:	bl	402520 <socket@plt>
  403e00:	mov	w26, w0
  403e04:	tbnz	w0, #31, 403e58 <ferror@plt+0x1748>
  403e08:	add	x0, sp, #0x133
  403e0c:	bl	4020b0 <strlen@plt>
  403e10:	add	w2, w0, #0x3
  403e14:	add	x1, sp, #0x130
  403e18:	mov	w0, w26
  403e1c:	bl	402140 <bind@plt>
  403e20:	tbnz	w0, #31, 403e6c <ferror@plt+0x175c>
  403e24:	mov	w1, #0x5                   	// #5
  403e28:	mov	w0, w26
  403e2c:	bl	4020e0 <listen@plt>
  403e30:	tbnz	w0, #31, 403e80 <ferror@plt+0x1770>
  403e34:	mov	w1, #0x0                   	// #0
  403e38:	mov	w0, #0x0                   	// #0
  403e3c:	bl	402100 <daemon@plt>
  403e40:	cbz	w0, 403e94 <ferror@plt+0x1784>
  403e44:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403e48:	add	x0, x0, #0x4b8
  403e4c:	bl	4020d0 <perror@plt>
  403e50:	mov	w0, #0xffffffff            	// #-1
  403e54:	bl	4020c0 <exit@plt>
  403e58:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403e5c:	add	x0, x0, #0x488
  403e60:	bl	4020d0 <perror@plt>
  403e64:	mov	w0, #0xffffffff            	// #-1
  403e68:	bl	4020c0 <exit@plt>
  403e6c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403e70:	add	x0, x0, #0x498
  403e74:	bl	4020d0 <perror@plt>
  403e78:	mov	w0, #0xffffffff            	// #-1
  403e7c:	bl	4020c0 <exit@plt>
  403e80:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403e84:	add	x0, x0, #0x4a8
  403e88:	bl	4020d0 <perror@plt>
  403e8c:	mov	w0, #0xffffffff            	// #-1
  403e90:	bl	4020c0 <exit@plt>
  403e94:	mov	x1, #0x1                   	// #1
  403e98:	mov	w0, #0xd                   	// #13
  403e9c:	bl	4021f0 <signal@plt>
  403ea0:	adrp	x1, 402000 <memcpy@plt-0x80>
  403ea4:	add	x1, x1, #0x870
  403ea8:	mov	w0, #0x11                  	// #17
  403eac:	bl	4021f0 <signal@plt>
  403eb0:	str	w26, [sp, #104]
  403eb4:	mov	w0, #0x1                   	// #1
  403eb8:	strh	w0, [sp, #110]
  403ebc:	strh	w0, [sp, #108]
  403ec0:	bl	402220 <getpid@plt>
  403ec4:	mov	w19, w0
  403ec8:	bl	402310 <random@plt>
  403ecc:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403ed0:	ldr	w5, [x1, #3612]
  403ed4:	mov	w1, #0x3e8                 	// #1000
  403ed8:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403edc:	ldr	w4, [x2, #3772]
  403ee0:	sdiv	w5, w5, w1
  403ee4:	sdiv	w4, w4, w1
  403ee8:	mov	x3, x0
  403eec:	mov	w2, w19
  403ef0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403ef4:	add	x1, x1, #0x4c8
  403ef8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403efc:	add	x0, x0, #0xe28
  403f00:	bl	402160 <sprintf@plt>
  403f04:	bl	4030b8 <ferror@plt+0x9a8>
  403f08:	mov	x20, #0x0                   	// #0
  403f0c:	mov	x19, #0x0                   	// #0
  403f10:	adrp	x23, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403f14:	add	x23, x23, #0xebc
  403f18:	adrp	x25, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403f1c:	add	x25, x25, #0xe18
  403f20:	b	404118 <ferror@plt+0x1a08>
  403f24:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403f28:	ldr	x22, [x19, #3568]
  403f2c:	str	xzr, [x19, #3568]
  403f30:	bl	4030b8 <ferror@plt+0x9a8>
  403f34:	ldr	x20, [x19, #3568]
  403f38:	str	x22, [x19, #3568]
  403f3c:	adrp	x24, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403f40:	cbnz	x22, 40408c <ferror@plt+0x197c>
  403f44:	ldr	x19, [sp, #112]
  403f48:	ldr	x20, [sp, #120]
  403f4c:	mov	x21, #0x0                   	// #0
  403f50:	b	40414c <ferror@plt+0x1a3c>
  403f54:	mov	w0, #0x18                  	// #24
  403f58:	subs	w0, w0, #0x1
  403f5c:	b.ne	403f58 <ferror@plt+0x1848>  // b.any
  403f60:	ldrb	w7, [x25]
  403f64:	ldr	w5, [x23]
  403f68:	ldr	w8, [x24, #3612]
  403f6c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403f70:	ldr	d3, [x0, #3752]
  403f74:	add	x2, x22, #0xd8
  403f78:	mov	x3, #0x198                 	// #408
  403f7c:	sub	x6, x19, #0x318
  403f80:	scvtf	d2, w21
  403f84:	b	403fd0 <ferror@plt+0x18c0>
  403f88:	ldr	w1, [x19, x3]
  403f8c:	ldr	w0, [x22, x3]
  403f90:	sub	w0, w1, w0
  403f94:	ldur	x1, [x2, #-192]
  403f98:	add	x1, x1, x0
  403f9c:	stur	x1, [x2, #-192]
  403fa0:	ldr	w1, [x19, x3]
  403fa4:	str	w1, [x22, x3]
  403fa8:	b	403fe8 <ferror@plt+0x18d8>
  403fac:	cmp	w21, #0x3e7
  403fb0:	b.le	403fc0 <ferror@plt+0x18b0>
  403fb4:	cmp	w21, w8
  403fb8:	b.lt	404024 <ferror@plt+0x1914>  // b.tstop
  403fbc:	str	d0, [x2]
  403fc0:	add	x2, x2, #0x8
  403fc4:	add	x3, x3, #0x4
  403fc8:	cmp	x3, #0x1f8
  403fcc:	b.eq	404048 <ferror@plt+0x1938>  // b.none
  403fd0:	cbz	w7, 403f88 <ferror@plt+0x1878>
  403fd4:	lsl	x0, x3, #1
  403fd8:	ldr	x4, [x6, x0]
  403fdc:	ldur	x1, [x2, #-192]
  403fe0:	sub	x0, x4, x1
  403fe4:	stur	x4, [x2, #-192]
  403fe8:	lsl	x1, x0, #5
  403fec:	sub	x1, x1, x0
  403ff0:	add	x1, x0, x1, lsl #2
  403ff4:	fmov	d0, x1
  403ff8:	shl	d0, d0, #3
  403ffc:	ucvtf	d0, d0
  404000:	fdiv	d0, d0, d2
  404004:	cmp	w21, w5
  404008:	b.lt	403fac <ferror@plt+0x189c>  // b.tstop
  40400c:	ldr	d1, [x2]
  404010:	fsub	d0, d0, d1
  404014:	fmul	d0, d0, d3
  404018:	fadd	d0, d0, d1
  40401c:	str	d0, [x2]
  404020:	b	403fc0 <ferror@plt+0x18b0>
  404024:	ldr	d4, [x2]
  404028:	fmul	d1, d2, d3
  40402c:	scvtf	d5, w5
  404030:	fdiv	d1, d1, d5
  404034:	fsub	d0, d0, d4
  404038:	fmul	d0, d1, d0
  40403c:	fadd	d0, d0, d4
  404040:	str	d0, [x2]
  404044:	b	403fc0 <ferror@plt+0x18b0>
  404048:	cmp	x19, x20
  40404c:	b.eq	404070 <ferror@plt+0x1960>  // b.none
  404050:	mov	x27, x20
  404054:	ldr	x20, [x20]
  404058:	ldr	x0, [x27, #8]
  40405c:	bl	402480 <free@plt>
  404060:	mov	x0, x27
  404064:	bl	402480 <free@plt>
  404068:	cmp	x20, x19
  40406c:	b.ne	404050 <ferror@plt+0x1940>  // b.any
  404070:	ldr	x20, [x19]
  404074:	ldr	x0, [x19, #8]
  404078:	bl	402480 <free@plt>
  40407c:	mov	x0, x19
  404080:	bl	402480 <free@plt>
  404084:	ldr	x22, [x22]
  404088:	cbz	x22, 403f44 <ferror@plt+0x1834>
  40408c:	cbz	x20, 404084 <ferror@plt+0x1974>
  404090:	ldr	w1, [x22, #16]
  404094:	mov	x19, x20
  404098:	ldr	w0, [x19, #16]
  40409c:	cmp	w0, w1
  4040a0:	b.eq	403f54 <ferror@plt+0x1844>  // b.none
  4040a4:	ldr	x19, [x19]
  4040a8:	cbnz	x19, 404098 <ferror@plt+0x1988>
  4040ac:	b	404084 <ferror@plt+0x1974>
  4040b0:	mov	w0, w21
  4040b4:	bl	4023a0 <close@plt>
  4040b8:	b	4040d4 <ferror@plt+0x19c4>
  4040bc:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  4040c0:	ldr	w0, [x1, #916]
  4040c4:	add	w0, w0, #0x1
  4040c8:	str	w0, [x1, #916]
  4040cc:	mov	w0, w21
  4040d0:	bl	4023a0 <close@plt>
  4040d4:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4040d8:	ldr	w0, [x0, #916]
  4040dc:	cbz	w0, 404118 <ferror@plt+0x1a08>
  4040e0:	mov	w24, #0x1                   	// #1
  4040e4:	mov	w22, #0xffffffff            	// #-1
  4040e8:	adrp	x21, 421000 <ferror@plt+0x1e8f0>
  4040ec:	add	x21, x21, #0x394
  4040f0:	mov	w2, w24
  4040f4:	add	x1, sp, #0x64
  4040f8:	mov	w0, w22
  4040fc:	bl	4026b0 <waitpid@plt>
  404100:	cmp	w0, #0x0
  404104:	b.le	404118 <ferror@plt+0x1a08>
  404108:	ldr	w0, [x21]
  40410c:	sub	w0, w0, #0x1
  404110:	str	w0, [x21]
  404114:	cbnz	w0, 4040f0 <ferror@plt+0x19e0>
  404118:	mov	x1, #0x0                   	// #0
  40411c:	add	x0, sp, #0x70
  404120:	bl	4022f0 <gettimeofday@plt>
  404124:	ldr	x21, [sp, #112]
  404128:	sub	x21, x21, x19
  40412c:	mov	x0, #0x3e8                 	// #1000
  404130:	ldr	x2, [sp, #120]
  404134:	sub	x2, x2, x20
  404138:	sdiv	x2, x2, x0
  40413c:	madd	x21, x21, x0, x2
  404140:	ldrsw	x0, [x23]
  404144:	cmp	x21, x0
  404148:	b.ge	403f24 <ferror@plt+0x1814>  // b.tcont
  40414c:	ldr	w2, [x23]
  404150:	sub	w2, w2, w21
  404154:	mov	x1, #0x1                   	// #1
  404158:	add	x0, sp, #0x68
  40415c:	bl	402260 <poll@plt>
  404160:	cmp	w0, #0x0
  404164:	b.le	4040d4 <ferror@plt+0x19c4>
  404168:	ldrh	w0, [sp, #110]
  40416c:	tbz	w0, #0, 4040d4 <ferror@plt+0x19c4>
  404170:	mov	x2, #0x0                   	// #0
  404174:	mov	x1, #0x0                   	// #0
  404178:	mov	w0, w26
  40417c:	bl	402300 <accept@plt>
  404180:	mov	w21, w0
  404184:	tbnz	w0, #31, 4040d4 <ferror@plt+0x19c4>
  404188:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40418c:	ldr	w0, [x0, #916]
  404190:	cmp	w0, #0x4
  404194:	b.gt	4040b0 <ferror@plt+0x19a0>
  404198:	bl	4021b0 <fork@plt>
  40419c:	cbz	w0, 4041ac <ferror@plt+0x1a9c>
  4041a0:	cmp	w0, #0x0
  4041a4:	b.gt	4040bc <ferror@plt+0x19ac>
  4041a8:	b	4040cc <ferror@plt+0x19bc>
  4041ac:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4041b0:	add	x1, x1, #0x4f8
  4041b4:	mov	w0, w21
  4041b8:	bl	4022e0 <fdopen@plt>
  4041bc:	cbz	x0, 4041c8 <ferror@plt+0x1ab8>
  4041c0:	mov	w1, #0x0                   	// #0
  4041c4:	bl	4038a4 <ferror@plt+0x1194>
  4041c8:	mov	w0, #0x0                   	// #0
  4041cc:	bl	4020c0 <exit@plt>
  4041d0:	add	x1, x24, w19, sxtw #3
  4041d4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4041d8:	str	x1, [x0, #3760]
  4041dc:	sub	w0, w23, w19
  4041e0:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4041e4:	str	w0, [x1, #3616]
  4041e8:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4041ec:	add	x0, x0, #0x500
  4041f0:	bl	402670 <getenv@plt>
  4041f4:	cbz	x0, 40428c <ferror@plt+0x1b7c>
  4041f8:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4041fc:	add	x0, x0, #0x500
  404200:	bl	402670 <getenv@plt>
  404204:	mov	x3, x0
  404208:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  40420c:	add	x2, x2, #0x510
  404210:	mov	x1, #0x80                  	// #128
  404214:	add	x0, sp, #0x1a0
  404218:	bl	4021c0 <snprintf@plt>
  40421c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404220:	ldr	w0, [x0, #3592]
  404224:	cbnz	w0, 4042e4 <ferror@plt+0x1bd4>
  404228:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40422c:	ldr	w0, [x0, #3768]
  404230:	cbz	w0, 404240 <ferror@plt+0x1b30>
  404234:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404238:	ldr	w0, [x0, #3560]
  40423c:	cbnz	w0, 404464 <ferror@plt+0x1d54>
  404240:	mov	w2, #0x180                 	// #384
  404244:	mov	w1, #0x8042                	// #32834
  404248:	add	x0, sp, #0x1a0
  40424c:	bl	4025a0 <open64@plt>
  404250:	tbnz	w0, #31, 4042f0 <ferror@plt+0x1be0>
  404254:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404258:	add	x1, x1, #0x568
  40425c:	bl	4022e0 <fdopen@plt>
  404260:	mov	x20, x0
  404264:	cbz	x0, 404304 <ferror@plt+0x1bf4>
  404268:	bl	4021d0 <fileno@plt>
  40426c:	mov	w1, #0x2                   	// #2
  404270:	bl	4022b0 <flock@plt>
  404274:	cbz	w0, 404318 <ferror@plt+0x1c08>
  404278:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  40427c:	add	x0, x0, #0x590
  404280:	bl	4020d0 <perror@plt>
  404284:	mov	w0, #0xffffffff            	// #-1
  404288:	bl	4020c0 <exit@plt>
  40428c:	cbz	x22, 4042bc <ferror@plt+0x1bac>
  404290:	bl	402170 <getuid@plt>
  404294:	mov	w5, w0
  404298:	mov	x4, x22
  40429c:	adrp	x3, 40c000 <ferror@plt+0x98f0>
  4042a0:	add	x3, x3, #0x518
  4042a4:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4042a8:	add	x2, x2, #0x530
  4042ac:	mov	x1, #0x80                  	// #128
  4042b0:	add	x0, sp, #0x1a0
  4042b4:	bl	4021c0 <snprintf@plt>
  4042b8:	b	40421c <ferror@plt+0x1b0c>
  4042bc:	bl	402170 <getuid@plt>
  4042c0:	mov	w4, w0
  4042c4:	adrp	x3, 40c000 <ferror@plt+0x98f0>
  4042c8:	add	x3, x3, #0x518
  4042cc:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4042d0:	add	x2, x2, #0x520
  4042d4:	mov	x1, #0x80                  	// #128
  4042d8:	add	x0, sp, #0x1a0
  4042dc:	bl	4021c0 <snprintf@plt>
  4042e0:	b	40421c <ferror@plt+0x1b0c>
  4042e4:	add	x0, sp, #0x1a0
  4042e8:	bl	4026c0 <unlink@plt>
  4042ec:	b	404228 <ferror@plt+0x1b18>
  4042f0:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4042f4:	add	x0, x0, #0x548
  4042f8:	bl	4020d0 <perror@plt>
  4042fc:	mov	w0, #0xffffffff            	// #-1
  404300:	bl	4020c0 <exit@plt>
  404304:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  404308:	add	x0, x0, #0x570
  40430c:	bl	4020d0 <perror@plt>
  404310:	mov	w0, #0xffffffff            	// #-1
  404314:	bl	4020c0 <exit@plt>
  404318:	mov	x0, x20
  40431c:	bl	4021d0 <fileno@plt>
  404320:	add	x2, sp, #0x70
  404324:	mov	w1, w0
  404328:	mov	w0, #0x0                   	// #0
  40432c:	bl	4024a0 <__fxstat64@plt>
  404330:	cbnz	w0, 404364 <ferror@plt+0x1c54>
  404334:	ldr	w0, [sp, #132]
  404338:	cmp	w0, #0x1
  40433c:	b.eq	404378 <ferror@plt+0x1c68>  // b.none
  404340:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  404344:	ldr	x3, [x0, #880]
  404348:	mov	x2, #0x4f                  	// #79
  40434c:	mov	x1, #0x1                   	// #1
  404350:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  404354:	add	x0, x0, #0x5d0
  404358:	bl	402500 <fwrite@plt>
  40435c:	mov	w0, #0xffffffff            	// #-1
  404360:	bl	4020c0 <exit@plt>
  404364:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  404368:	add	x0, x0, #0x5b0
  40436c:	bl	4020d0 <perror@plt>
  404370:	mov	w0, #0xffffffff            	// #-1
  404374:	bl	4020c0 <exit@plt>
  404378:	ldr	w19, [sp, #136]
  40437c:	bl	402170 <getuid@plt>
  404380:	cmp	w19, w0
  404384:	b.ne	404340 <ferror@plt+0x1c30>  // b.any
  404388:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40438c:	ldr	w0, [x0, #3768]
  404390:	cbz	w0, 4043b4 <ferror@plt+0x1ca4>
  404394:	mov	x0, x20
  404398:	bl	402e9c <ferror@plt+0x78c>
  40439c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4043a0:	ldr	x2, [x0, #3568]
  4043a4:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4043a8:	str	x2, [x1, #3600]
  4043ac:	str	xzr, [x0, #3568]
  4043b0:	b	404468 <ferror@plt+0x1d58>
  4043b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4043b8:	str	x0, [sp, #104]
  4043bc:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4043c0:	add	x1, x1, #0x620
  4043c4:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4043c8:	add	x0, x0, #0x628
  4043cc:	bl	402550 <fopen64@plt>
  4043d0:	mov	x19, x0
  4043d4:	cbz	x0, 404400 <ferror@plt+0x1cf0>
  4043d8:	add	x2, sp, #0x68
  4043dc:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4043e0:	add	x1, x1, #0x638
  4043e4:	bl	402270 <__isoc99_fscanf@plt>
  4043e8:	cmp	w0, #0x1
  4043ec:	b.eq	4043f8 <ferror@plt+0x1ce8>  // b.none
  4043f0:	mov	x0, #0xffffffffffffffff    	// #-1
  4043f4:	str	x0, [sp, #104]
  4043f8:	mov	x0, x19
  4043fc:	bl	402210 <fclose@plt>
  404400:	ldr	x0, [sp, #104]
  404404:	tbnz	x0, #63, 404394 <ferror@plt+0x1c84>
  404408:	mov	x0, #0x0                   	// #0
  40440c:	bl	402230 <time@plt>
  404410:	ldr	x1, [sp, #200]
  404414:	ldr	x2, [sp, #104]
  404418:	add	x1, x1, x2
  40441c:	cmp	x0, x1
  404420:	b.lt	404394 <ferror@plt+0x1c84>  // b.tstop
  404424:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  404428:	ldr	x3, [x0, #880]
  40442c:	mov	x2, #0x27                  	// #39
  404430:	mov	x1, #0x1                   	// #1
  404434:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  404438:	add	x0, x0, #0x640
  40443c:	bl	402500 <fwrite@plt>
  404440:	mov	x0, x20
  404444:	bl	4021d0 <fileno@plt>
  404448:	mov	x1, #0x0                   	// #0
  40444c:	bl	402200 <ftruncate64@plt>
  404450:	cbz	w0, 404394 <ferror@plt+0x1c84>
  404454:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  404458:	add	x0, x0, #0x668
  40445c:	bl	4020d0 <perror@plt>
  404460:	b	404394 <ferror@plt+0x1c84>
  404464:	mov	x20, #0x0                   	// #0
  404468:	mov	w2, #0x0                   	// #0
  40446c:	mov	w1, #0x1                   	// #1
  404470:	mov	w0, w1
  404474:	bl	402520 <socket@plt>
  404478:	mov	w19, w0
  40447c:	tbz	w0, #31, 404508 <ferror@plt+0x1df8>
  404480:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404484:	ldr	x0, [x0, #3600]
  404488:	cbz	x0, 4044b0 <ferror@plt+0x1da0>
  40448c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404490:	ldrb	w0, [x0, #3624]
  404494:	cbz	w0, 4044b0 <ferror@plt+0x1da0>
  404498:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40449c:	add	x1, x1, #0x6c8
  4044a0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4044a4:	add	x0, x0, #0xe28
  4044a8:	bl	402420 <strcmp@plt>
  4044ac:	cbnz	w0, 404640 <ferror@plt+0x1f30>
  4044b0:	bl	4030b8 <ferror@plt+0x9a8>
  4044b4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4044b8:	ldrb	w0, [x0, #3624]
  4044bc:	cbz	w0, 404670 <ferror@plt+0x1f60>
  4044c0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4044c4:	ldr	w0, [x0, #3580]
  4044c8:	cbnz	w0, 404760 <ferror@plt+0x2050>
  4044cc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4044d0:	ldr	w0, [x0, #3768]
  4044d4:	cbnz	w0, 404694 <ferror@plt+0x1f84>
  4044d8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4044dc:	ldr	x24, [x0, #3600]
  4044e0:	cbz	x24, 404694 <ferror@plt+0x1f84>
  4044e4:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4044e8:	ldr	x22, [x0, #904]
  4044ec:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4044f0:	ldr	w0, [x0, #3596]
  4044f4:	cbnz	w0, 404774 <ferror@plt+0x2064>
  4044f8:	str	xzr, [sp, #104]
  4044fc:	mov	x0, x22
  404500:	bl	402874 <ferror@plt+0x164>
  404504:	b	4047c0 <ferror@plt+0x20b0>
  404508:	add	x0, sp, #0x133
  40450c:	bl	4020b0 <strlen@plt>
  404510:	add	w2, w0, #0x3
  404514:	add	x1, sp, #0x130
  404518:	mov	w0, w19
  40451c:	bl	4024c0 <connect@plt>
  404520:	cbz	w0, 404558 <ferror@plt+0x1e48>
  404524:	mov	x0, #0x6669                	// #26217
  404528:	movk	x0, #0x7473, lsl #16
  40452c:	movk	x0, #0x7461, lsl #32
  404530:	movk	x0, #0x30, lsl #48
  404534:	add	x1, sp, #0x200
  404538:	stur	x0, [x1, #-205]
  40453c:	add	x0, sp, #0x133
  404540:	bl	4020b0 <strlen@plt>
  404544:	add	w2, w0, #0x3
  404548:	add	x1, sp, #0x130
  40454c:	mov	w0, w19
  404550:	bl	4024c0 <connect@plt>
  404554:	cbnz	w0, 4048d4 <ferror@plt+0x21c4>
  404558:	mov	w0, #0xc                   	// #12
  40455c:	str	w0, [sp, #104]
  404560:	add	x4, sp, #0x68
  404564:	add	x3, sp, #0x70
  404568:	mov	w2, #0x11                  	// #17
  40456c:	mov	w1, #0x1                   	// #1
  404570:	mov	w0, w19
  404574:	bl	402560 <getsockopt@plt>
  404578:	cbnz	w0, 4048d4 <ferror@plt+0x21c4>
  40457c:	ldr	w0, [sp, #104]
  404580:	cmp	w0, #0xb
  404584:	b.ls	4048d4 <ferror@plt+0x21c4>  // b.plast
  404588:	ldr	w21, [sp, #116]
  40458c:	bl	402170 <getuid@plt>
  404590:	cmp	w21, w0
  404594:	b.eq	4045a0 <ferror@plt+0x1e90>  // b.none
  404598:	ldr	w0, [sp, #116]
  40459c:	cbnz	w0, 4048d4 <ferror@plt+0x21c4>
  4045a0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4045a4:	add	x1, x1, #0x620
  4045a8:	mov	w0, w19
  4045ac:	bl	4022e0 <fdopen@plt>
  4045b0:	mov	x21, x0
  4045b4:	cbz	x0, 4045e4 <ferror@plt+0x1ed4>
  4045b8:	mov	x0, x21
  4045bc:	bl	402e9c <ferror@plt+0x78c>
  4045c0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4045c4:	ldr	x0, [x0, #3600]
  4045c8:	cbz	x0, 4045d8 <ferror@plt+0x1ec8>
  4045cc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4045d0:	ldr	w0, [x0, #3588]
  4045d4:	cbnz	w0, 404618 <ferror@plt+0x1f08>
  4045d8:	mov	x0, x21
  4045dc:	bl	402210 <fclose@plt>
  4045e0:	b	4044c0 <ferror@plt+0x1db0>
  4045e4:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4045e8:	ldr	x21, [x0, #880]
  4045ec:	bl	402660 <__errno_location@plt>
  4045f0:	ldr	w0, [x0]
  4045f4:	bl	402390 <strerror@plt>
  4045f8:	mov	x2, x0
  4045fc:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404600:	add	x1, x1, #0x680
  404604:	mov	x0, x21
  404608:	bl	4026d0 <fprintf@plt>
  40460c:	mov	w0, w19
  404610:	bl	4023a0 <close@plt>
  404614:	b	4044c0 <ferror@plt+0x1db0>
  404618:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40461c:	ldr	x3, [x0, #880]
  404620:	mov	x2, #0x27                  	// #39
  404624:	mov	x1, #0x1                   	// #1
  404628:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  40462c:	add	x0, x0, #0x6a0
  404630:	bl	402500 <fwrite@plt>
  404634:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404638:	str	xzr, [x0, #3600]
  40463c:	b	4045d8 <ferror@plt+0x1ec8>
  404640:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  404644:	ldr	x3, [x0, #880]
  404648:	mov	x2, #0x27                  	// #39
  40464c:	mov	x1, #0x1                   	// #1
  404650:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  404654:	add	x0, x0, #0x6a0
  404658:	bl	402500 <fwrite@plt>
  40465c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404660:	str	xzr, [x0, #3600]
  404664:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404668:	strb	wzr, [x0, #3624]
  40466c:	b	4044b0 <ferror@plt+0x1da0>
  404670:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404674:	add	x0, x0, #0xe28
  404678:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40467c:	add	x1, x1, #0x6c8
  404680:	ldr	w2, [x1]
  404684:	str	w2, [x0]
  404688:	ldur	w1, [x1, #3]
  40468c:	stur	w1, [x0, #3]
  404690:	b	4044c0 <ferror@plt+0x1db0>
  404694:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  404698:	ldr	x21, [x0, #904]
  40469c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4046a0:	ldr	w0, [x0, #3596]
  4046a4:	cbnz	w0, 4046b8 <ferror@plt+0x1fa8>
  4046a8:	str	xzr, [sp, #112]
  4046ac:	mov	x0, x21
  4046b0:	bl	402874 <ferror@plt+0x164>
  4046b4:	b	4046fc <ferror@plt+0x1fec>
  4046b8:	mov	x0, x21
  4046bc:	bl	408444 <ferror@plt+0x5d34>
  4046c0:	str	x0, [sp, #112]
  4046c4:	cbz	x0, 4046ac <ferror@plt+0x1f9c>
  4046c8:	bl	408608 <ferror@plt+0x5ef8>
  4046cc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4046d0:	ldr	w0, [x0, #3788]
  4046d4:	cmp	w0, #0x0
  4046d8:	cset	w1, ne  // ne = any
  4046dc:	ldr	x0, [sp, #112]
  4046e0:	bl	4084e8 <ferror@plt+0x5dd8>
  4046e4:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4046e8:	add	x1, x1, #0xe28
  4046ec:	ldr	x0, [sp, #112]
  4046f0:	bl	4084f0 <ferror@plt+0x5de0>
  4046f4:	ldr	x0, [sp, #112]
  4046f8:	bl	408608 <ferror@plt+0x5ef8>
  4046fc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404700:	ldr	x19, [x0, #3568]
  404704:	b	40471c <ferror@plt+0x200c>
  404708:	add	x2, x19, #0x18
  40470c:	mov	x1, x19
  404710:	mov	x0, x21
  404714:	bl	4035e4 <ferror@plt+0xed4>
  404718:	ldr	x19, [x19]
  40471c:	cbz	x19, 404744 <ferror@plt+0x2034>
  404720:	ldr	x0, [x19, #8]
  404724:	bl	4034b4 <ferror@plt+0xda4>
  404728:	cbz	w0, 404718 <ferror@plt+0x2008>
  40472c:	ldr	x0, [sp, #112]
  404730:	cbz	x0, 404708 <ferror@plt+0x1ff8>
  404734:	add	x2, x19, #0x18
  404738:	mov	x1, x19
  40473c:	bl	403544 <ferror@plt+0xe34>
  404740:	b	404718 <ferror@plt+0x2008>
  404744:	ldr	x0, [sp, #112]
  404748:	cbz	x0, 404760 <ferror@plt+0x2050>
  40474c:	bl	408644 <ferror@plt+0x5f34>
  404750:	ldr	x0, [sp, #112]
  404754:	bl	408644 <ferror@plt+0x5f34>
  404758:	add	x0, sp, #0x70
  40475c:	bl	40847c <ferror@plt+0x5d6c>
  404760:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404764:	ldr	w0, [x0, #3560]
  404768:	cbz	w0, 404888 <ferror@plt+0x2178>
  40476c:	mov	w0, #0x0                   	// #0
  404770:	bl	4020c0 <exit@plt>
  404774:	mov	x0, x22
  404778:	bl	408444 <ferror@plt+0x5d34>
  40477c:	str	x0, [sp, #104]
  404780:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404784:	ldr	x24, [x1, #3600]
  404788:	cbz	x0, 4044fc <ferror@plt+0x1dec>
  40478c:	bl	408608 <ferror@plt+0x5ef8>
  404790:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  404794:	ldr	w0, [x0, #3788]
  404798:	cmp	w0, #0x0
  40479c:	cset	w1, ne  // ne = any
  4047a0:	ldr	x0, [sp, #104]
  4047a4:	bl	4084e8 <ferror@plt+0x5dd8>
  4047a8:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4047ac:	add	x1, x1, #0xe28
  4047b0:	ldr	x0, [sp, #104]
  4047b4:	bl	4084f0 <ferror@plt+0x5de0>
  4047b8:	ldr	x0, [sp, #104]
  4047bc:	bl	408608 <ferror@plt+0x5ef8>
  4047c0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4047c4:	ldr	x19, [x0, #3568]
  4047c8:	mov	x23, #0xc0                  	// #192
  4047cc:	b	40481c <ferror@plt+0x210c>
  4047d0:	add	x3, sp, #0x70
  4047d4:	add	x2, x1, #0x18
  4047d8:	add	x5, x1, #0xd8
  4047dc:	ldr	x0, [x3]
  4047e0:	ldr	x4, [x2], #8
  4047e4:	sub	x0, x0, x4
  4047e8:	str	x0, [x3], #8
  4047ec:	cmp	x2, x5
  4047f0:	b.ne	4047dc <ferror@plt+0x20cc>  // b.any
  4047f4:	ldr	x24, [x1]
  4047f8:	ldr	x0, [x19, #8]
  4047fc:	bl	4034b4 <ferror@plt+0xda4>
  404800:	cbz	w0, 404818 <ferror@plt+0x2108>
  404804:	ldr	x0, [sp, #104]
  404808:	cbz	x0, 404854 <ferror@plt+0x2144>
  40480c:	mov	x2, x21
  404810:	mov	x1, x19
  404814:	bl	403544 <ferror@plt+0xe34>
  404818:	ldr	x19, [x19]
  40481c:	cbz	x19, 404868 <ferror@plt+0x2158>
  404820:	add	x21, x19, #0x18
  404824:	mov	x2, x23
  404828:	mov	x1, x21
  40482c:	add	x0, sp, #0x70
  404830:	bl	402080 <memcpy@plt>
  404834:	mov	x1, x24
  404838:	cbz	x1, 4047f8 <ferror@plt+0x20e8>
  40483c:	ldr	w2, [x1, #16]
  404840:	ldr	w0, [x19, #16]
  404844:	cmp	w2, w0
  404848:	b.eq	4047d0 <ferror@plt+0x20c0>  // b.none
  40484c:	ldr	x1, [x1]
  404850:	b	404838 <ferror@plt+0x2128>
  404854:	add	x2, sp, #0x70
  404858:	mov	x1, x19
  40485c:	mov	x0, x22
  404860:	bl	4035e4 <ferror@plt+0xed4>
  404864:	b	404818 <ferror@plt+0x2108>
  404868:	ldr	x0, [sp, #104]
  40486c:	cbz	x0, 404760 <ferror@plt+0x2050>
  404870:	bl	408644 <ferror@plt+0x5f34>
  404874:	ldr	x0, [sp, #104]
  404878:	bl	408644 <ferror@plt+0x5f34>
  40487c:	add	x0, sp, #0x68
  404880:	bl	40847c <ferror@plt+0x5d6c>
  404884:	b	404760 <ferror@plt+0x2050>
  404888:	mov	x0, x20
  40488c:	bl	4021d0 <fileno@plt>
  404890:	mov	x1, #0x0                   	// #0
  404894:	bl	402200 <ftruncate64@plt>
  404898:	cbnz	w0, 4048c4 <ferror@plt+0x21b4>
  40489c:	mov	x0, x20
  4048a0:	bl	402360 <rewind@plt>
  4048a4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4048a8:	str	wzr, [x0, #3596]
  4048ac:	mov	w1, #0x1                   	// #1
  4048b0:	mov	x0, x20
  4048b4:	bl	4038a4 <ferror@plt+0x1194>
  4048b8:	mov	x0, x20
  4048bc:	bl	402210 <fclose@plt>
  4048c0:	b	40476c <ferror@plt+0x205c>
  4048c4:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4048c8:	add	x0, x0, #0x668
  4048cc:	bl	4020d0 <perror@plt>
  4048d0:	b	40489c <ferror@plt+0x218c>
  4048d4:	mov	w0, w19
  4048d8:	bl	4023a0 <close@plt>
  4048dc:	b	404480 <ferror@plt+0x1d70>
  4048e0:	ldrh	w1, [x0, #6]
  4048e4:	cmp	w1, #0x2
  4048e8:	b.eq	4048f8 <ferror@plt+0x21e8>  // b.none
  4048ec:	cmp	w1, #0xa
  4048f0:	b.eq	404948 <ferror@plt+0x2238>  // b.none
  4048f4:	ret
  4048f8:	ldr	w1, [x0, #8]
  4048fc:	cbnz	w1, 404910 <ferror@plt+0x2200>
  404900:	ldrh	w1, [x0]
  404904:	orr	w1, w1, #0x6
  404908:	strh	w1, [x0]
  40490c:	b	4048f4 <ferror@plt+0x21e4>
  404910:	rev	w1, w1
  404914:	and	w1, w1, #0xf0000000
  404918:	mov	w2, #0xe0000000            	// #-536870912
  40491c:	cmp	w1, w2
  404920:	b.eq	404934 <ferror@plt+0x2224>  // b.none
  404924:	ldrh	w1, [x0]
  404928:	orr	w1, w1, #0x2
  40492c:	strh	w1, [x0]
  404930:	b	4048f4 <ferror@plt+0x21e4>
  404934:	ldrh	w1, [x0]
  404938:	mov	w2, #0xa                   	// #10
  40493c:	orr	w1, w1, w2
  404940:	strh	w1, [x0]
  404944:	b	4048f4 <ferror@plt+0x21e4>
  404948:	ldr	w1, [x0, #8]
  40494c:	cbnz	w1, 404978 <ferror@plt+0x2268>
  404950:	ldr	w1, [x0, #12]
  404954:	cbnz	w1, 404978 <ferror@plt+0x2268>
  404958:	ldr	w1, [x0, #16]
  40495c:	cbnz	w1, 404978 <ferror@plt+0x2268>
  404960:	ldr	w1, [x0, #20]
  404964:	cbnz	w1, 404978 <ferror@plt+0x2268>
  404968:	ldrh	w1, [x0]
  40496c:	orr	w1, w1, #0x6
  404970:	strh	w1, [x0]
  404974:	b	4048f4 <ferror@plt+0x21e4>
  404978:	ldrb	w1, [x0, #8]
  40497c:	cmp	w1, #0xff
  404980:	b.eq	404994 <ferror@plt+0x2284>  // b.none
  404984:	ldrh	w1, [x0]
  404988:	orr	w1, w1, #0x2
  40498c:	strh	w1, [x0]
  404990:	b	4048f4 <ferror@plt+0x21e4>
  404994:	ldrh	w1, [x0]
  404998:	mov	w2, #0xa                   	// #10
  40499c:	orr	w1, w1, w2
  4049a0:	strh	w1, [x0]
  4049a4:	b	4048f4 <ferror@plt+0x21e4>
  4049a8:	stp	x29, x30, [sp, #-32]!
  4049ac:	mov	x29, sp
  4049b0:	stp	x19, x20, [sp, #16]
  4049b4:	mov	x20, x0
  4049b8:	ldrb	w19, [x0]
  4049bc:	cbz	w19, 4049ec <ferror@plt+0x22dc>
  4049c0:	cmp	w19, #0x2f
  4049c4:	b.eq	4049f4 <ferror@plt+0x22e4>  // b.none
  4049c8:	bl	402430 <__ctype_b_loc@plt>
  4049cc:	and	x19, x19, #0xff
  4049d0:	ldr	x0, [x0]
  4049d4:	ldrh	w0, [x0, x19, lsl #1]
  4049d8:	tbnz	w0, #13, 404a04 <ferror@plt+0x22f4>
  4049dc:	ldrb	w19, [x20, #1]!
  4049e0:	cbnz	w19, 4049c0 <ferror@plt+0x22b0>
  4049e4:	mov	w0, #0x0                   	// #0
  4049e8:	b	4049f8 <ferror@plt+0x22e8>
  4049ec:	mov	w0, #0xffffffff            	// #-1
  4049f0:	b	4049f8 <ferror@plt+0x22e8>
  4049f4:	mov	w0, #0xffffffff            	// #-1
  4049f8:	ldp	x19, x20, [sp, #16]
  4049fc:	ldp	x29, x30, [sp], #32
  404a00:	ret
  404a04:	mov	w0, #0xffffffff            	// #-1
  404a08:	b	4049f8 <ferror@plt+0x22e8>
  404a0c:	stp	x29, x30, [sp, #-272]!
  404a10:	mov	x29, sp
  404a14:	stp	x19, x20, [sp, #16]
  404a18:	str	x21, [sp, #32]
  404a1c:	mov	x20, x1
  404a20:	mov	x21, x2
  404a24:	mov	x4, x1
  404a28:	mov	x3, x0
  404a2c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404a30:	add	x2, x2, #0xb70
  404a34:	mov	x1, #0x80                  	// #128
  404a38:	add	x0, sp, #0x90
  404a3c:	bl	4021c0 <snprintf@plt>
  404a40:	sub	w0, w0, #0x1
  404a44:	cmp	w0, #0x7e
  404a48:	b.hi	404af8 <ferror@plt+0x23e8>  // b.pmore
  404a4c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404a50:	add	x1, x1, #0x620
  404a54:	add	x0, sp, #0x90
  404a58:	bl	402550 <fopen64@plt>
  404a5c:	mov	x19, x0
  404a60:	cbz	x0, 404b20 <ferror@plt+0x2410>
  404a64:	mov	x2, x0
  404a68:	mov	w1, #0x50                  	// #80
  404a6c:	add	x0, sp, #0x40
  404a70:	bl	4026e0 <fgets@plt>
  404a74:	cbz	x0, 404b58 <ferror@plt+0x2448>
  404a78:	mov	w1, #0xa                   	// #10
  404a7c:	add	x0, sp, #0x40
  404a80:	bl	4024e0 <strchr@plt>
  404a84:	cbz	x0, 404a8c <ferror@plt+0x237c>
  404a88:	strb	wzr, [x0]
  404a8c:	mov	x0, x19
  404a90:	bl	402210 <fclose@plt>
  404a94:	add	x19, sp, #0x40
  404a98:	mov	w2, #0x0                   	// #0
  404a9c:	add	x1, sp, #0x38
  404aa0:	mov	x0, x19
  404aa4:	bl	402440 <strtol@plt>
  404aa8:	mov	x20, x0
  404aac:	ldr	x0, [sp, #56]
  404ab0:	ldrb	w1, [x0]
  404ab4:	cmp	w1, #0x0
  404ab8:	ccmp	x19, x0, #0x4, eq  // eq = none
  404abc:	b.eq	404b84 <ferror@plt+0x2474>  // b.none
  404ac0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  404ac4:	add	x0, x20, x0
  404ac8:	cmn	x0, #0x3
  404acc:	b.ls	404ae0 <ferror@plt+0x23d0>  // b.plast
  404ad0:	bl	402660 <__errno_location@plt>
  404ad4:	ldr	w0, [x0]
  404ad8:	cmp	w0, #0x22
  404adc:	b.eq	404bc8 <ferror@plt+0x24b8>  // b.none
  404ae0:	str	x20, [x21]
  404ae4:	mov	w0, #0x0                   	// #0
  404ae8:	ldp	x19, x20, [sp, #16]
  404aec:	ldr	x21, [sp, #32]
  404af0:	ldp	x29, x30, [sp], #272
  404af4:	ret
  404af8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  404afc:	ldr	x0, [x0, #3992]
  404b00:	ldr	x3, [x0]
  404b04:	mov	x2, #0x26                  	// #38
  404b08:	mov	x1, #0x1                   	// #1
  404b0c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  404b10:	add	x0, x0, #0xb88
  404b14:	bl	402500 <fwrite@plt>
  404b18:	mov	w0, #0xffffffff            	// #-1
  404b1c:	b	404ae8 <ferror@plt+0x23d8>
  404b20:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  404b24:	ldr	x0, [x0, #3992]
  404b28:	ldr	x19, [x0]
  404b2c:	bl	402660 <__errno_location@plt>
  404b30:	ldr	w0, [x0]
  404b34:	bl	402390 <strerror@plt>
  404b38:	mov	x3, x0
  404b3c:	add	x2, sp, #0x90
  404b40:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404b44:	add	x1, x1, #0xbb0
  404b48:	mov	x0, x19
  404b4c:	bl	4026d0 <fprintf@plt>
  404b50:	mov	w0, #0xffffffff            	// #-1
  404b54:	b	404ae8 <ferror@plt+0x23d8>
  404b58:	add	x3, sp, #0x90
  404b5c:	mov	x2, x20
  404b60:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404b64:	add	x1, x1, #0xbc0
  404b68:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  404b6c:	ldr	x0, [x0, #3992]
  404b70:	ldr	x0, [x0]
  404b74:	bl	4026d0 <fprintf@plt>
  404b78:	mov	x0, x19
  404b7c:	bl	402210 <fclose@plt>
  404b80:	b	404ba4 <ferror@plt+0x2494>
  404b84:	add	x3, sp, #0x90
  404b88:	add	x2, sp, #0x40
  404b8c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404b90:	add	x1, x1, #0xbf0
  404b94:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  404b98:	ldr	x0, [x0, #3992]
  404b9c:	ldr	x0, [x0]
  404ba0:	bl	4026d0 <fprintf@plt>
  404ba4:	add	x2, sp, #0x90
  404ba8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404bac:	add	x1, x1, #0xc28
  404bb0:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  404bb4:	ldr	x0, [x0, #3992]
  404bb8:	ldr	x0, [x0]
  404bbc:	bl	4026d0 <fprintf@plt>
  404bc0:	mov	w0, #0xffffffff            	// #-1
  404bc4:	b	404ae8 <ferror@plt+0x23d8>
  404bc8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  404bcc:	ldr	x0, [x0, #3992]
  404bd0:	ldr	x19, [x0]
  404bd4:	mov	w0, #0x22                  	// #34
  404bd8:	bl	402390 <strerror@plt>
  404bdc:	mov	x3, x0
  404be0:	add	x2, sp, #0x90
  404be4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404be8:	add	x1, x1, #0xc18
  404bec:	mov	x0, x19
  404bf0:	bl	4026d0 <fprintf@plt>
  404bf4:	b	404ba4 <ferror@plt+0x2494>
  404bf8:	and	w0, w0, #0xff
  404bfc:	sub	w1, w0, #0x41
  404c00:	and	w1, w1, #0xff
  404c04:	cmp	w1, #0x5
  404c08:	b.ls	404c34 <ferror@plt+0x2524>  // b.plast
  404c0c:	sub	w1, w0, #0x61
  404c10:	and	w1, w1, #0xff
  404c14:	cmp	w1, #0x5
  404c18:	b.ls	404c3c <ferror@plt+0x252c>  // b.plast
  404c1c:	sub	w1, w0, #0x30
  404c20:	and	w1, w1, #0xff
  404c24:	sub	w0, w0, #0x30
  404c28:	cmp	w1, #0xa
  404c2c:	csinv	w0, w0, wzr, cc  // cc = lo, ul, last
  404c30:	ret
  404c34:	sub	w0, w0, #0x37
  404c38:	b	404c30 <ferror@plt+0x2520>
  404c3c:	sub	w0, w0, #0x57
  404c40:	b	404c30 <ferror@plt+0x2520>
  404c44:	cbz	x1, 404cb0 <ferror@plt+0x25a0>
  404c48:	stp	x29, x30, [sp, #-48]!
  404c4c:	mov	x29, sp
  404c50:	stp	x19, x20, [sp, #16]
  404c54:	mov	x20, x0
  404c58:	mov	x19, x1
  404c5c:	ldrb	w0, [x1]
  404c60:	cbz	w0, 404cb8 <ferror@plt+0x25a8>
  404c64:	add	x1, sp, #0x28
  404c68:	mov	x0, x19
  404c6c:	bl	402440 <strtol@plt>
  404c70:	ldr	x1, [sp, #40]
  404c74:	cmp	x1, #0x0
  404c78:	ccmp	x1, x19, #0x4, ne  // ne = any
  404c7c:	b.eq	404cc0 <ferror@plt+0x25b0>  // b.none
  404c80:	ldrb	w1, [x1]
  404c84:	cbnz	w1, 404cc8 <ferror@plt+0x25b8>
  404c88:	mov	x1, #0xffffffff80000000    	// #-2147483648
  404c8c:	add	x1, x0, x1
  404c90:	mov	x2, #0xfffffffeffffffff    	// #-4294967297
  404c94:	cmp	x1, x2
  404c98:	b.ls	404cd0 <ferror@plt+0x25c0>  // b.plast
  404c9c:	str	w0, [x20]
  404ca0:	mov	w0, #0x0                   	// #0
  404ca4:	ldp	x19, x20, [sp, #16]
  404ca8:	ldp	x29, x30, [sp], #48
  404cac:	ret
  404cb0:	mov	w0, #0xffffffff            	// #-1
  404cb4:	ret
  404cb8:	mov	w0, #0xffffffff            	// #-1
  404cbc:	b	404ca4 <ferror@plt+0x2594>
  404cc0:	mov	w0, #0xffffffff            	// #-1
  404cc4:	b	404ca4 <ferror@plt+0x2594>
  404cc8:	mov	w0, #0xffffffff            	// #-1
  404ccc:	b	404ca4 <ferror@plt+0x2594>
  404cd0:	mov	w0, #0xffffffff            	// #-1
  404cd4:	b	404ca4 <ferror@plt+0x2594>
  404cd8:	rev	w1, w0
  404cdc:	neg	w0, w1
  404ce0:	bics	w0, w0, w1
  404ce4:	b.ne	404d04 <ferror@plt+0x25f4>  // b.any
  404ce8:	cbz	w1, 404cfc <ferror@plt+0x25ec>
  404cec:	add	w0, w0, #0x1
  404cf0:	lsl	w1, w1, #1
  404cf4:	cbnz	w1, 404cec <ferror@plt+0x25dc>
  404cf8:	ret
  404cfc:	mov	w0, w1
  404d00:	b	404cf8 <ferror@plt+0x25e8>
  404d04:	mov	w0, #0xffffffff            	// #-1
  404d08:	b	404cf8 <ferror@plt+0x25e8>
  404d0c:	cbz	x1, 404d70 <ferror@plt+0x2660>
  404d10:	stp	x29, x30, [sp, #-48]!
  404d14:	mov	x29, sp
  404d18:	stp	x19, x20, [sp, #16]
  404d1c:	mov	x20, x0
  404d20:	mov	x19, x1
  404d24:	ldrb	w0, [x1]
  404d28:	cbz	w0, 404d78 <ferror@plt+0x2668>
  404d2c:	add	x1, sp, #0x28
  404d30:	mov	x0, x19
  404d34:	bl	4020a0 <strtoul@plt>
  404d38:	ldr	x1, [sp, #40]
  404d3c:	cmp	x1, #0x0
  404d40:	ccmp	x1, x19, #0x4, ne  // ne = any
  404d44:	b.eq	404d80 <ferror@plt+0x2670>  // b.none
  404d48:	ldrb	w1, [x1]
  404d4c:	cbnz	w1, 404d88 <ferror@plt+0x2678>
  404d50:	mov	x1, #0xffffffff            	// #4294967295
  404d54:	cmp	x0, x1
  404d58:	b.hi	404d90 <ferror@plt+0x2680>  // b.pmore
  404d5c:	str	w0, [x20]
  404d60:	mov	w0, #0x0                   	// #0
  404d64:	ldp	x19, x20, [sp, #16]
  404d68:	ldp	x29, x30, [sp], #48
  404d6c:	ret
  404d70:	mov	w0, #0xffffffff            	// #-1
  404d74:	ret
  404d78:	mov	w0, #0xffffffff            	// #-1
  404d7c:	b	404d64 <ferror@plt+0x2654>
  404d80:	mov	w0, #0xffffffff            	// #-1
  404d84:	b	404d64 <ferror@plt+0x2654>
  404d88:	mov	w0, #0xffffffff            	// #-1
  404d8c:	b	404d64 <ferror@plt+0x2654>
  404d90:	mov	w0, #0xffffffff            	// #-1
  404d94:	b	404d64 <ferror@plt+0x2654>
  404d98:	stp	x29, x30, [sp, #-80]!
  404d9c:	mov	x29, sp
  404da0:	stp	x19, x20, [sp, #16]
  404da4:	stp	x21, x22, [sp, #32]
  404da8:	str	d8, [sp, #48]
  404dac:	mov	x22, x0
  404db0:	mov	x20, x1
  404db4:	mov	x21, x2
  404db8:	mov	w1, #0x2e                  	// #46
  404dbc:	mov	x0, x20
  404dc0:	bl	4024e0 <strchr@plt>
  404dc4:	cbz	x0, 404e38 <ferror@plt+0x2728>
  404dc8:	add	x1, sp, #0x48
  404dcc:	mov	x0, x20
  404dd0:	bl	402110 <strtod@plt>
  404dd4:	fmov	d8, d0
  404dd8:	fcmpe	d0, #0.0
  404ddc:	b.mi	404f54 <ferror@plt+0x2844>  // b.first
  404de0:	ldr	x0, [sp, #72]
  404de4:	cmp	x0, #0x0
  404de8:	ccmp	x0, x20, #0x4, ne  // ne = any
  404dec:	b.eq	404f5c <ferror@plt+0x284c>  // b.none
  404df0:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  404df4:	fmov	d0, x0
  404df8:	fcmp	d8, d0
  404dfc:	b.ne	404e68 <ferror@plt+0x2758>  // b.any
  404e00:	bl	402660 <__errno_location@plt>
  404e04:	ldr	w0, [x0]
  404e08:	cmp	w0, #0x22
  404e0c:	b.eq	404f64 <ferror@plt+0x2854>  // b.none
  404e10:	ldr	x19, [sp, #72]
  404e14:	mov	w0, #0x1                   	// #1
  404e18:	str	w0, [x21]
  404e1c:	ldrb	w0, [x19]
  404e20:	cbnz	w0, 404e7c <ferror@plt+0x276c>
  404e24:	mov	w0, #0xffffffff            	// #-1
  404e28:	add	w0, w0, #0x1
  404e2c:	str	w0, [x22]
  404e30:	mov	w0, #0x0                   	// #0
  404e34:	b	404ee4 <ferror@plt+0x27d4>
  404e38:	mov	w2, #0x0                   	// #0
  404e3c:	add	x1, sp, #0x48
  404e40:	mov	x0, x20
  404e44:	bl	4020a0 <strtoul@plt>
  404e48:	mov	x19, x0
  404e4c:	ldr	x0, [sp, #72]
  404e50:	cmp	x0, #0x0
  404e54:	ccmp	x0, x20, #0x4, ne  // ne = any
  404e58:	b.eq	404f6c <ferror@plt+0x285c>  // b.none
  404e5c:	cmn	x19, #0x1
  404e60:	b.eq	404ef8 <ferror@plt+0x27e8>  // b.none
  404e64:	ucvtf	d8, x19
  404e68:	ldr	x19, [sp, #72]
  404e6c:	mov	w0, #0x1                   	// #1
  404e70:	str	w0, [x21]
  404e74:	ldrb	w0, [x19]
  404e78:	cbz	w0, 404ecc <ferror@plt+0x27bc>
  404e7c:	str	wzr, [x21]
  404e80:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  404e84:	add	x1, x1, #0x570
  404e88:	mov	x0, x19
  404e8c:	bl	402340 <strcasecmp@plt>
  404e90:	cbz	w0, 404ebc <ferror@plt+0x27ac>
  404e94:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404e98:	add	x1, x1, #0xc40
  404e9c:	mov	x0, x19
  404ea0:	bl	402340 <strcasecmp@plt>
  404ea4:	cbz	w0, 404ebc <ferror@plt+0x27ac>
  404ea8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404eac:	add	x1, x1, #0xc48
  404eb0:	mov	x0, x19
  404eb4:	bl	402340 <strcasecmp@plt>
  404eb8:	cbnz	w0, 404f10 <ferror@plt+0x2800>
  404ebc:	mov	x0, #0x400000000000        	// #70368744177664
  404ec0:	movk	x0, #0x408f, lsl #48
  404ec4:	fmov	d0, x0
  404ec8:	fmul	d8, d8, d0
  404ecc:	fcvtzu	w0, d8
  404ed0:	ucvtf	d0, w0
  404ed4:	fcmpe	d0, d8
  404ed8:	b.mi	404e28 <ferror@plt+0x2718>  // b.first
  404edc:	str	w0, [x22]
  404ee0:	mov	w0, #0x0                   	// #0
  404ee4:	ldp	x19, x20, [sp, #16]
  404ee8:	ldp	x21, x22, [sp, #32]
  404eec:	ldr	d8, [sp, #48]
  404ef0:	ldp	x29, x30, [sp], #80
  404ef4:	ret
  404ef8:	bl	402660 <__errno_location@plt>
  404efc:	ldr	w0, [x0]
  404f00:	cmp	w0, #0x22
  404f04:	b.ne	404e64 <ferror@plt+0x2754>  // b.any
  404f08:	mov	w0, #0xffffffff            	// #-1
  404f0c:	b	404ee4 <ferror@plt+0x27d4>
  404f10:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404f14:	add	x1, x1, #0xc50
  404f18:	mov	x0, x19
  404f1c:	bl	402340 <strcasecmp@plt>
  404f20:	cbz	w0, 404ecc <ferror@plt+0x27bc>
  404f24:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404f28:	add	x1, x1, #0xc58
  404f2c:	mov	x0, x19
  404f30:	bl	402340 <strcasecmp@plt>
  404f34:	cbz	w0, 404ecc <ferror@plt+0x27bc>
  404f38:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404f3c:	add	x1, x1, #0xc60
  404f40:	mov	x0, x19
  404f44:	bl	402340 <strcasecmp@plt>
  404f48:	cbz	w0, 404ecc <ferror@plt+0x27bc>
  404f4c:	mov	w0, #0xffffffff            	// #-1
  404f50:	b	404ee4 <ferror@plt+0x27d4>
  404f54:	mov	w0, #0xffffffff            	// #-1
  404f58:	b	404ee4 <ferror@plt+0x27d4>
  404f5c:	mov	w0, #0xffffffff            	// #-1
  404f60:	b	404ee4 <ferror@plt+0x27d4>
  404f64:	mov	w0, #0xffffffff            	// #-1
  404f68:	b	404ee4 <ferror@plt+0x27d4>
  404f6c:	mov	w0, #0xffffffff            	// #-1
  404f70:	b	404ee4 <ferror@plt+0x27d4>
  404f74:	cbz	x1, 404ff8 <ferror@plt+0x28e8>
  404f78:	stp	x29, x30, [sp, #-64]!
  404f7c:	mov	x29, sp
  404f80:	stp	x19, x20, [sp, #16]
  404f84:	str	x21, [sp, #32]
  404f88:	mov	x21, x0
  404f8c:	mov	x19, x1
  404f90:	ldrb	w0, [x1]
  404f94:	cbz	w0, 405000 <ferror@plt+0x28f0>
  404f98:	add	x1, sp, #0x38
  404f9c:	mov	x0, x19
  404fa0:	bl	4024f0 <strtoull@plt>
  404fa4:	mov	x20, x0
  404fa8:	ldr	x1, [sp, #56]
  404fac:	cmp	x1, #0x0
  404fb0:	ccmp	x1, x19, #0x4, ne  // ne = any
  404fb4:	b.eq	405008 <ferror@plt+0x28f8>  // b.none
  404fb8:	ldrb	w0, [x1]
  404fbc:	cbnz	w0, 405010 <ferror@plt+0x2900>
  404fc0:	cmn	x20, #0x1
  404fc4:	b.eq	404fe0 <ferror@plt+0x28d0>  // b.none
  404fc8:	str	x20, [x21]
  404fcc:	mov	w0, #0x0                   	// #0
  404fd0:	ldp	x19, x20, [sp, #16]
  404fd4:	ldr	x21, [sp, #32]
  404fd8:	ldp	x29, x30, [sp], #64
  404fdc:	ret
  404fe0:	bl	402660 <__errno_location@plt>
  404fe4:	ldr	w0, [x0]
  404fe8:	cmp	w0, #0x22
  404fec:	b.ne	404fc8 <ferror@plt+0x28b8>  // b.any
  404ff0:	mov	w0, #0xffffffff            	// #-1
  404ff4:	b	404fd0 <ferror@plt+0x28c0>
  404ff8:	mov	w0, #0xffffffff            	// #-1
  404ffc:	ret
  405000:	mov	w0, #0xffffffff            	// #-1
  405004:	b	404fd0 <ferror@plt+0x28c0>
  405008:	mov	w0, #0xffffffff            	// #-1
  40500c:	b	404fd0 <ferror@plt+0x28c0>
  405010:	mov	w0, #0xffffffff            	// #-1
  405014:	b	404fd0 <ferror@plt+0x28c0>
  405018:	cbz	x1, 40507c <ferror@plt+0x296c>
  40501c:	stp	x29, x30, [sp, #-48]!
  405020:	mov	x29, sp
  405024:	stp	x19, x20, [sp, #16]
  405028:	mov	x20, x0
  40502c:	mov	x19, x1
  405030:	ldrb	w0, [x1]
  405034:	cbz	w0, 405084 <ferror@plt+0x2974>
  405038:	add	x1, sp, #0x28
  40503c:	mov	x0, x19
  405040:	bl	4020a0 <strtoul@plt>
  405044:	ldr	x1, [sp, #40]
  405048:	cmp	x1, #0x0
  40504c:	ccmp	x1, x19, #0x4, ne  // ne = any
  405050:	b.eq	40508c <ferror@plt+0x297c>  // b.none
  405054:	ldrb	w1, [x1]
  405058:	cbnz	w1, 405094 <ferror@plt+0x2984>
  40505c:	mov	x1, #0xffffffff            	// #4294967295
  405060:	cmp	x0, x1
  405064:	b.hi	40509c <ferror@plt+0x298c>  // b.pmore
  405068:	str	w0, [x20]
  40506c:	mov	w0, #0x0                   	// #0
  405070:	ldp	x19, x20, [sp, #16]
  405074:	ldp	x29, x30, [sp], #48
  405078:	ret
  40507c:	mov	w0, #0xffffffff            	// #-1
  405080:	ret
  405084:	mov	w0, #0xffffffff            	// #-1
  405088:	b	405070 <ferror@plt+0x2960>
  40508c:	mov	w0, #0xffffffff            	// #-1
  405090:	b	405070 <ferror@plt+0x2960>
  405094:	mov	w0, #0xffffffff            	// #-1
  405098:	b	405070 <ferror@plt+0x2960>
  40509c:	mov	w0, #0xffffffff            	// #-1
  4050a0:	b	405070 <ferror@plt+0x2960>
  4050a4:	cbz	x1, 405108 <ferror@plt+0x29f8>
  4050a8:	stp	x29, x30, [sp, #-48]!
  4050ac:	mov	x29, sp
  4050b0:	stp	x19, x20, [sp, #16]
  4050b4:	mov	x20, x0
  4050b8:	mov	x19, x1
  4050bc:	ldrb	w0, [x1]
  4050c0:	cbz	w0, 405110 <ferror@plt+0x2a00>
  4050c4:	add	x1, sp, #0x28
  4050c8:	mov	x0, x19
  4050cc:	bl	4020a0 <strtoul@plt>
  4050d0:	ldr	x1, [sp, #40]
  4050d4:	cmp	x1, #0x0
  4050d8:	ccmp	x1, x19, #0x4, ne  // ne = any
  4050dc:	b.eq	405118 <ferror@plt+0x2a08>  // b.none
  4050e0:	ldrb	w1, [x1]
  4050e4:	cbnz	w1, 405120 <ferror@plt+0x2a10>
  4050e8:	mov	x1, #0xffff                	// #65535
  4050ec:	cmp	x0, x1
  4050f0:	b.hi	405128 <ferror@plt+0x2a18>  // b.pmore
  4050f4:	strh	w0, [x20]
  4050f8:	mov	w0, #0x0                   	// #0
  4050fc:	ldp	x19, x20, [sp, #16]
  405100:	ldp	x29, x30, [sp], #48
  405104:	ret
  405108:	mov	w0, #0xffffffff            	// #-1
  40510c:	ret
  405110:	mov	w0, #0xffffffff            	// #-1
  405114:	b	4050fc <ferror@plt+0x29ec>
  405118:	mov	w0, #0xffffffff            	// #-1
  40511c:	b	4050fc <ferror@plt+0x29ec>
  405120:	mov	w0, #0xffffffff            	// #-1
  405124:	b	4050fc <ferror@plt+0x29ec>
  405128:	mov	w0, #0xffffffff            	// #-1
  40512c:	b	4050fc <ferror@plt+0x29ec>
  405130:	cbz	x1, 405190 <ferror@plt+0x2a80>
  405134:	stp	x29, x30, [sp, #-48]!
  405138:	mov	x29, sp
  40513c:	stp	x19, x20, [sp, #16]
  405140:	mov	x20, x0
  405144:	mov	x19, x1
  405148:	ldrb	w0, [x1]
  40514c:	cbz	w0, 405198 <ferror@plt+0x2a88>
  405150:	add	x1, sp, #0x28
  405154:	mov	x0, x19
  405158:	bl	4020a0 <strtoul@plt>
  40515c:	ldr	x1, [sp, #40]
  405160:	cmp	x1, #0x0
  405164:	ccmp	x1, x19, #0x4, ne  // ne = any
  405168:	b.eq	4051a0 <ferror@plt+0x2a90>  // b.none
  40516c:	ldrb	w1, [x1]
  405170:	cbnz	w1, 4051a8 <ferror@plt+0x2a98>
  405174:	cmp	x0, #0xff
  405178:	b.hi	4051b0 <ferror@plt+0x2aa0>  // b.pmore
  40517c:	strb	w0, [x20]
  405180:	mov	w0, #0x0                   	// #0
  405184:	ldp	x19, x20, [sp, #16]
  405188:	ldp	x29, x30, [sp], #48
  40518c:	ret
  405190:	mov	w0, #0xffffffff            	// #-1
  405194:	ret
  405198:	mov	w0, #0xffffffff            	// #-1
  40519c:	b	405184 <ferror@plt+0x2a74>
  4051a0:	mov	w0, #0xffffffff            	// #-1
  4051a4:	b	405184 <ferror@plt+0x2a74>
  4051a8:	mov	w0, #0xffffffff            	// #-1
  4051ac:	b	405184 <ferror@plt+0x2a74>
  4051b0:	mov	w0, #0xffffffff            	// #-1
  4051b4:	b	405184 <ferror@plt+0x2a74>
  4051b8:	stp	x29, x30, [sp, #-64]!
  4051bc:	mov	x29, sp
  4051c0:	stp	x19, x20, [sp, #16]
  4051c4:	stp	x21, x22, [sp, #32]
  4051c8:	mov	x22, x0
  4051cc:	mov	x19, x1
  4051d0:	mov	w21, w2
  4051d4:	bl	402660 <__errno_location@plt>
  4051d8:	str	wzr, [x0]
  4051dc:	cbz	x19, 40524c <ferror@plt+0x2b3c>
  4051e0:	mov	x20, x0
  4051e4:	ldrb	w0, [x19]
  4051e8:	cbz	w0, 405254 <ferror@plt+0x2b44>
  4051ec:	mov	w2, w21
  4051f0:	add	x1, sp, #0x38
  4051f4:	mov	x0, x19
  4051f8:	bl	4020f0 <strtoll@plt>
  4051fc:	mov	x1, x0
  405200:	ldr	x0, [sp, #56]
  405204:	cmp	x0, #0x0
  405208:	ccmp	x0, x19, #0x4, ne  // ne = any
  40520c:	b.eq	40525c <ferror@plt+0x2b4c>  // b.none
  405210:	ldrb	w0, [x0]
  405214:	cbnz	w0, 405264 <ferror@plt+0x2b54>
  405218:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40521c:	add	x0, x1, x0
  405220:	cmn	x0, #0x3
  405224:	b.ls	405234 <ferror@plt+0x2b24>  // b.plast
  405228:	ldr	w0, [x20]
  40522c:	cmp	w0, #0x22
  405230:	b.eq	40526c <ferror@plt+0x2b5c>  // b.none
  405234:	str	x1, [x22]
  405238:	mov	w0, #0x0                   	// #0
  40523c:	ldp	x19, x20, [sp, #16]
  405240:	ldp	x21, x22, [sp, #32]
  405244:	ldp	x29, x30, [sp], #64
  405248:	ret
  40524c:	mov	w0, #0xffffffff            	// #-1
  405250:	b	40523c <ferror@plt+0x2b2c>
  405254:	mov	w0, #0xffffffff            	// #-1
  405258:	b	40523c <ferror@plt+0x2b2c>
  40525c:	mov	w0, #0xffffffff            	// #-1
  405260:	b	40523c <ferror@plt+0x2b2c>
  405264:	mov	w0, #0xffffffff            	// #-1
  405268:	b	40523c <ferror@plt+0x2b2c>
  40526c:	mov	w0, #0xffffffff            	// #-1
  405270:	b	40523c <ferror@plt+0x2b2c>
  405274:	stp	x29, x30, [sp, #-64]!
  405278:	mov	x29, sp
  40527c:	stp	x19, x20, [sp, #16]
  405280:	str	x21, [sp, #32]
  405284:	mov	x21, x0
  405288:	mov	x19, x1
  40528c:	mov	w20, w2
  405290:	bl	402660 <__errno_location@plt>
  405294:	str	wzr, [x0]
  405298:	cbz	x19, 4052f8 <ferror@plt+0x2be8>
  40529c:	ldrb	w0, [x19]
  4052a0:	cbz	w0, 405300 <ferror@plt+0x2bf0>
  4052a4:	mov	w2, w20
  4052a8:	add	x1, sp, #0x38
  4052ac:	mov	x0, x19
  4052b0:	bl	402440 <strtol@plt>
  4052b4:	ldr	x1, [sp, #56]
  4052b8:	cmp	x1, #0x0
  4052bc:	ccmp	x1, x19, #0x4, ne  // ne = any
  4052c0:	b.eq	405308 <ferror@plt+0x2bf8>  // b.none
  4052c4:	ldrb	w1, [x1]
  4052c8:	cbnz	w1, 405310 <ferror@plt+0x2c00>
  4052cc:	mov	x1, #0xffffffff80000000    	// #-2147483648
  4052d0:	add	x1, x0, x1
  4052d4:	mov	x2, #0xfffffffeffffffff    	// #-4294967297
  4052d8:	cmp	x1, x2
  4052dc:	b.ls	405318 <ferror@plt+0x2c08>  // b.plast
  4052e0:	str	w0, [x21]
  4052e4:	mov	w0, #0x0                   	// #0
  4052e8:	ldp	x19, x20, [sp, #16]
  4052ec:	ldr	x21, [sp, #32]
  4052f0:	ldp	x29, x30, [sp], #64
  4052f4:	ret
  4052f8:	mov	w0, #0xffffffff            	// #-1
  4052fc:	b	4052e8 <ferror@plt+0x2bd8>
  405300:	mov	w0, #0xffffffff            	// #-1
  405304:	b	4052e8 <ferror@plt+0x2bd8>
  405308:	mov	w0, #0xffffffff            	// #-1
  40530c:	b	4052e8 <ferror@plt+0x2bd8>
  405310:	mov	w0, #0xffffffff            	// #-1
  405314:	b	4052e8 <ferror@plt+0x2bd8>
  405318:	mov	w0, #0xffffffff            	// #-1
  40531c:	b	4052e8 <ferror@plt+0x2bd8>
  405320:	stp	x29, x30, [sp, #-48]!
  405324:	mov	x29, sp
  405328:	str	x19, [sp, #16]
  40532c:	mov	x19, x0
  405330:	add	x0, sp, #0x28
  405334:	bl	404f74 <ferror@plt+0x2864>
  405338:	cbnz	w0, 405354 <ferror@plt+0x2c44>
  40533c:	ldr	x1, [sp, #40]
  405340:	lsr	x2, x1, #32
  405344:	rev	w1, w1
  405348:	rev	w2, w2
  40534c:	orr	x1, x2, x1, lsl #32
  405350:	str	x1, [x19]
  405354:	ldr	x19, [sp, #16]
  405358:	ldp	x29, x30, [sp], #48
  40535c:	ret
  405360:	stp	x29, x30, [sp, #-48]!
  405364:	mov	x29, sp
  405368:	str	x19, [sp, #16]
  40536c:	mov	x19, x0
  405370:	add	x0, sp, #0x2c
  405374:	bl	405018 <ferror@plt+0x2908>
  405378:	cbnz	w0, 405388 <ferror@plt+0x2c78>
  40537c:	ldr	w1, [sp, #44]
  405380:	rev	w1, w1
  405384:	str	w1, [x19]
  405388:	ldr	x19, [sp, #16]
  40538c:	ldp	x29, x30, [sp], #48
  405390:	ret
  405394:	stp	x29, x30, [sp, #-48]!
  405398:	mov	x29, sp
  40539c:	str	x19, [sp, #16]
  4053a0:	mov	x19, x0
  4053a4:	add	x0, sp, #0x2e
  4053a8:	bl	4050a4 <ferror@plt+0x2994>
  4053ac:	cbnz	w0, 4053bc <ferror@plt+0x2cac>
  4053b0:	ldrh	w1, [sp, #46]
  4053b4:	rev16	w1, w1
  4053b8:	strh	w1, [x19]
  4053bc:	ldr	x19, [sp, #16]
  4053c0:	ldp	x29, x30, [sp], #48
  4053c4:	ret
  4053c8:	stp	x29, x30, [sp, #-96]!
  4053cc:	mov	x29, sp
  4053d0:	stp	x19, x20, [sp, #16]
  4053d4:	stp	x21, x22, [sp, #32]
  4053d8:	stp	x23, x24, [sp, #48]
  4053dc:	str	x25, [sp, #64]
  4053e0:	mov	x22, x0
  4053e4:	mov	x19, x1
  4053e8:	add	x21, sp, #0x58
  4053ec:	mov	w20, #0x0                   	// #0
  4053f0:	add	x25, sp, #0x50
  4053f4:	mov	w24, #0x10                  	// #16
  4053f8:	mov	x23, #0xffff                	// #65535
  4053fc:	mov	w2, w24
  405400:	mov	x1, x25
  405404:	mov	x0, x19
  405408:	bl	4020a0 <strtoul@plt>
  40540c:	cmp	x0, x23
  405410:	b.hi	405460 <ferror@plt+0x2d50>  // b.pmore
  405414:	ldr	x1, [sp, #80]
  405418:	cmp	x1, x19
  40541c:	b.eq	405460 <ferror@plt+0x2d50>  // b.none
  405420:	rev16	w0, w0
  405424:	strh	w0, [x21]
  405428:	ldrb	w0, [x1]
  40542c:	cbz	w0, 405450 <ferror@plt+0x2d40>
  405430:	cmp	w0, #0x3a
  405434:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  405438:	b.eq	405460 <ferror@plt+0x2d50>  // b.none
  40543c:	add	x19, x1, #0x1
  405440:	add	w20, w20, #0x1
  405444:	add	x21, x21, #0x2
  405448:	cmp	w20, #0x4
  40544c:	b.ne	4053fc <ferror@plt+0x2cec>  // b.any
  405450:	ldr	x0, [sp, #88]
  405454:	str	x0, [x22]
  405458:	mov	w0, #0x1                   	// #1
  40545c:	b	405464 <ferror@plt+0x2d54>
  405460:	mov	w0, #0xffffffff            	// #-1
  405464:	ldp	x19, x20, [sp, #16]
  405468:	ldp	x21, x22, [sp, #32]
  40546c:	ldp	x23, x24, [sp, #48]
  405470:	ldr	x25, [sp, #64]
  405474:	ldp	x29, x30, [sp], #96
  405478:	ret
  40547c:	mov	w1, w0
  405480:	cmp	w0, #0xa
  405484:	b.eq	4054c4 <ferror@plt+0x2db4>  // b.none
  405488:	b.le	4054a8 <ferror@plt+0x2d98>
  40548c:	mov	w0, #0x10                  	// #16
  405490:	cmp	w1, #0xc
  405494:	b.eq	4054c0 <ferror@plt+0x2db0>  // b.none
  405498:	cmp	w1, #0x1c
  40549c:	mov	w0, #0x14                  	// #20
  4054a0:	csel	w0, w0, wzr, eq  // eq = none
  4054a4:	b	4054c0 <ferror@plt+0x2db0>
  4054a8:	mov	w0, #0x20                  	// #32
  4054ac:	cmp	w1, #0x2
  4054b0:	b.eq	4054c0 <ferror@plt+0x2db0>  // b.none
  4054b4:	cmp	w1, #0x4
  4054b8:	mov	w0, #0x50                  	// #80
  4054bc:	csel	w0, w0, wzr, eq  // eq = none
  4054c0:	ret
  4054c4:	mov	w0, #0x80                  	// #128
  4054c8:	b	4054c0 <ferror@plt+0x2db0>
  4054cc:	stp	x29, x30, [sp, #-80]!
  4054d0:	mov	x29, sp
  4054d4:	stp	x19, x20, [sp, #16]
  4054d8:	stp	x21, x22, [sp, #32]
  4054dc:	mov	x19, x0
  4054e0:	mov	x21, x1
  4054e4:	mov	w20, w2
  4054e8:	mov	x2, #0x108                 	// #264
  4054ec:	mov	w1, #0x0                   	// #0
  4054f0:	bl	4022d0 <memset@plt>
  4054f4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4054f8:	add	x1, x1, #0xc68
  4054fc:	mov	x0, x21
  405500:	bl	402420 <strcmp@plt>
  405504:	cbnz	w0, 405564 <ferror@plt+0x2e54>
  405508:	and	w0, w20, #0xffffffef
  40550c:	cmp	w0, #0xc
  405510:	b.eq	405738 <ferror@plt+0x3028>  // b.none
  405514:	strh	w20, [x19, #6]
  405518:	and	w0, w20, #0xffff
  40551c:	bl	40547c <ferror@plt+0x2d6c>
  405520:	add	w1, w0, #0x7
  405524:	cmp	w0, #0x0
  405528:	csel	w0, w1, w0, lt  // lt = tstop
  40552c:	asr	w0, w0, #3
  405530:	strh	w0, [x19, #2]
  405534:	mov	w0, #0xfffffffe            	// #-2
  405538:	strh	w0, [x19, #4]
  40553c:	ldrh	w0, [x19]
  405540:	orr	w0, w0, #0x1
  405544:	strh	w0, [x19]
  405548:	mov	x0, x19
  40554c:	bl	4048e0 <ferror@plt+0x21d0>
  405550:	mov	w0, #0x0                   	// #0
  405554:	ldp	x19, x20, [sp, #16]
  405558:	ldp	x21, x22, [sp, #32]
  40555c:	ldp	x29, x30, [sp], #80
  405560:	ret
  405564:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405568:	add	x1, x1, #0xc70
  40556c:	mov	x0, x21
  405570:	bl	402420 <strcmp@plt>
  405574:	cbz	w0, 40558c <ferror@plt+0x2e7c>
  405578:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40557c:	add	x1, x1, #0xc78
  405580:	mov	x0, x21
  405584:	bl	402420 <strcmp@plt>
  405588:	cbnz	w0, 4055a8 <ferror@plt+0x2e98>
  40558c:	and	w0, w20, #0xffffffef
  405590:	cmp	w0, #0xc
  405594:	b.eq	405738 <ferror@plt+0x3028>  // b.none
  405598:	strh	w20, [x19, #6]
  40559c:	mov	w0, #0xfffffffe            	// #-2
  4055a0:	strh	w0, [x19, #4]
  4055a4:	b	405548 <ferror@plt+0x2e38>
  4055a8:	cmp	w20, #0x11
  4055ac:	b.eq	405600 <ferror@plt+0x2ef0>  // b.none
  4055b0:	mov	w1, #0x3a                  	// #58
  4055b4:	mov	x0, x21
  4055b8:	bl	4024e0 <strchr@plt>
  4055bc:	cbz	x0, 405630 <ferror@plt+0x2f20>
  4055c0:	mov	w0, #0xa                   	// #10
  4055c4:	strh	w0, [x19, #6]
  4055c8:	cmp	w20, #0x0
  4055cc:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  4055d0:	b.ne	405738 <ferror@plt+0x3028>  // b.any
  4055d4:	add	x2, x19, #0x8
  4055d8:	mov	x1, x21
  4055dc:	mov	w0, #0xa                   	// #10
  4055e0:	bl	402490 <inet_pton@plt>
  4055e4:	cmp	w0, #0x0
  4055e8:	b.le	405738 <ferror@plt+0x3028>
  4055ec:	mov	w0, #0x10                  	// #16
  4055f0:	strh	w0, [x19, #2]
  4055f4:	mov	w0, #0xffffffff            	// #-1
  4055f8:	strh	w0, [x19, #4]
  4055fc:	b	405548 <ferror@plt+0x2e38>
  405600:	mov	x2, x21
  405604:	mov	w1, #0x100                 	// #256
  405608:	add	x0, x19, #0x8
  40560c:	bl	407fe8 <ferror@plt+0x58d8>
  405610:	tbnz	w0, #31, 405738 <ferror@plt+0x3028>
  405614:	mov	w1, #0x11                  	// #17
  405618:	strh	w1, [x19, #6]
  40561c:	and	w0, w0, #0xffff
  405620:	strh	w0, [x19, #2]
  405624:	ubfiz	w0, w0, #3, #13
  405628:	strh	w0, [x19, #4]
  40562c:	b	405548 <ferror@plt+0x2e38>
  405630:	cmp	w20, #0x1c
  405634:	b.eq	4056bc <ferror@plt+0x2fac>  // b.none
  405638:	mov	w0, #0x2                   	// #2
  40563c:	strh	w0, [x19, #6]
  405640:	tst	w20, #0xfffffffd
  405644:	b.ne	405738 <ferror@plt+0x3028>  // b.any
  405648:	str	x23, [sp, #48]
  40564c:	mov	x20, #0x0                   	// #0
  405650:	add	x22, sp, #0x48
  405654:	add	x23, x19, #0x8
  405658:	mov	w2, #0x0                   	// #0
  40565c:	mov	x1, x22
  405660:	mov	x0, x21
  405664:	bl	4020a0 <strtoul@plt>
  405668:	cmp	x0, #0xff
  40566c:	b.hi	405724 <ferror@plt+0x3014>  // b.pmore
  405670:	ldr	x1, [sp, #72]
  405674:	cmp	x1, x21
  405678:	b.eq	40572c <ferror@plt+0x301c>  // b.none
  40567c:	strb	w0, [x23, x20]
  405680:	ldrb	w0, [x1]
  405684:	cbz	w0, 4056a4 <ferror@plt+0x2f94>
  405688:	cmp	w0, #0x2e
  40568c:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  405690:	b.eq	405734 <ferror@plt+0x3024>  // b.none
  405694:	add	x21, x1, #0x1
  405698:	add	x20, x20, #0x1
  40569c:	cmp	x20, #0x4
  4056a0:	b.ne	405658 <ferror@plt+0x2f48>  // b.any
  4056a4:	mov	w0, #0x4                   	// #4
  4056a8:	strh	w0, [x19, #2]
  4056ac:	mov	w0, #0xffffffff            	// #-1
  4056b0:	strh	w0, [x19, #4]
  4056b4:	ldr	x23, [sp, #48]
  4056b8:	b	405548 <ferror@plt+0x2e38>
  4056bc:	mov	w0, #0x1c                  	// #28
  4056c0:	strh	w0, [x19, #6]
  4056c4:	mov	x3, #0x100                 	// #256
  4056c8:	add	x2, x19, #0x8
  4056cc:	mov	x1, x21
  4056d0:	mov	w0, #0x1c                  	// #28
  4056d4:	bl	409a0c <ferror@plt+0x72fc>
  4056d8:	cmp	w0, #0x0
  4056dc:	b.le	405738 <ferror@plt+0x3028>
  4056e0:	mov	w0, #0x4                   	// #4
  4056e4:	strh	w0, [x19, #2]
  4056e8:	mov	w0, #0x14                  	// #20
  4056ec:	strh	w0, [x19, #4]
  4056f0:	mov	x0, #0x0                   	// #0
  4056f4:	add	x3, x19, #0x8
  4056f8:	ldr	w1, [x3, x0, lsl #2]
  4056fc:	rev	w1, w1
  405700:	tbnz	w1, #8, 405714 <ferror@plt+0x3004>
  405704:	add	x0, x0, #0x1
  405708:	cmp	x0, #0x40
  40570c:	b.ne	4056f8 <ferror@plt+0x2fe8>  // b.any
  405710:	b	405548 <ferror@plt+0x2e38>
  405714:	add	w0, w0, #0x1
  405718:	ubfiz	w0, w0, #2, #14
  40571c:	strh	w0, [x19, #2]
  405720:	b	405548 <ferror@plt+0x2e38>
  405724:	ldr	x23, [sp, #48]
  405728:	b	405738 <ferror@plt+0x3028>
  40572c:	ldr	x23, [sp, #48]
  405730:	b	405738 <ferror@plt+0x3028>
  405734:	ldr	x23, [sp, #48]
  405738:	mov	w0, #0xffffffff            	// #-1
  40573c:	b	405554 <ferror@plt+0x2e44>
  405740:	stp	x29, x30, [sp, #-320]!
  405744:	mov	x29, sp
  405748:	stp	x19, x20, [sp, #16]
  40574c:	str	x21, [sp, #32]
  405750:	mov	x21, x0
  405754:	mov	x20, x1
  405758:	bl	404d0c <ferror@plt+0x25fc>
  40575c:	mov	w19, w0
  405760:	cbnz	w0, 405778 <ferror@plt+0x3068>
  405764:	mov	w0, w19
  405768:	ldp	x19, x20, [sp, #16]
  40576c:	ldr	x21, [sp, #32]
  405770:	ldp	x29, x30, [sp], #320
  405774:	ret
  405778:	mov	w2, #0x2                   	// #2
  40577c:	mov	x1, x20
  405780:	add	x0, sp, #0x38
  405784:	bl	4054cc <ferror@plt+0x2dbc>
  405788:	mov	w19, w0
  40578c:	cbnz	w0, 4057b0 <ferror@plt+0x30a0>
  405790:	ldrh	w0, [sp, #62]
  405794:	cmp	w0, #0x2
  405798:	b.ne	4057b8 <ferror@plt+0x30a8>  // b.any
  40579c:	ldr	w0, [sp, #64]
  4057a0:	bl	404cd8 <ferror@plt+0x25c8>
  4057a4:	tbnz	w0, #31, 4057c0 <ferror@plt+0x30b0>
  4057a8:	str	w0, [x21]
  4057ac:	b	405764 <ferror@plt+0x3054>
  4057b0:	mov	w19, #0xffffffff            	// #-1
  4057b4:	b	405764 <ferror@plt+0x3054>
  4057b8:	mov	w19, #0xffffffff            	// #-1
  4057bc:	b	405764 <ferror@plt+0x3054>
  4057c0:	mov	w19, #0xffffffff            	// #-1
  4057c4:	b	405764 <ferror@plt+0x3054>
  4057c8:	stp	x29, x30, [sp, #-64]!
  4057cc:	mov	x29, sp
  4057d0:	stp	x19, x20, [sp, #16]
  4057d4:	stp	x21, x22, [sp, #32]
  4057d8:	mov	x20, x0
  4057dc:	mov	x19, x1
  4057e0:	mov	w22, w2
  4057e4:	mov	w1, #0x2f                  	// #47
  4057e8:	mov	x0, x19
  4057ec:	bl	4024e0 <strchr@plt>
  4057f0:	cbz	x0, 405888 <ferror@plt+0x3178>
  4057f4:	mov	x21, x0
  4057f8:	strb	wzr, [x0]
  4057fc:	mov	w2, w22
  405800:	mov	x1, x19
  405804:	mov	x0, x20
  405808:	bl	4054cc <ferror@plt+0x2dbc>
  40580c:	mov	w19, w0
  405810:	mov	w0, #0x2f                  	// #47
  405814:	strb	w0, [x21]
  405818:	cbnz	w19, 40586c <ferror@plt+0x315c>
  40581c:	ldrh	w0, [x20, #6]
  405820:	bl	40547c <ferror@plt+0x2d6c>
  405824:	mov	w19, w0
  405828:	ldrsh	w0, [x20, #4]
  40582c:	cmn	w0, #0x2
  405830:	b.eq	405880 <ferror@plt+0x3170>  // b.none
  405834:	mov	w2, #0x0                   	// #0
  405838:	add	x1, x21, #0x1
  40583c:	add	x0, sp, #0x3c
  405840:	bl	405740 <ferror@plt+0x3030>
  405844:	cbnz	w0, 405880 <ferror@plt+0x3170>
  405848:	ldr	w1, [sp, #60]
  40584c:	cmp	w1, w19
  405850:	b.hi	405880 <ferror@plt+0x3170>  // b.pmore
  405854:	mov	w19, #0x1                   	// #1
  405858:	ldrh	w0, [x20]
  40585c:	orr	w19, w19, w0
  405860:	strh	w19, [x20]
  405864:	strh	w1, [x20, #4]
  405868:	mov	w19, #0x0                   	// #0
  40586c:	mov	w0, w19
  405870:	ldp	x19, x20, [sp, #16]
  405874:	ldp	x21, x22, [sp, #32]
  405878:	ldp	x29, x30, [sp], #64
  40587c:	ret
  405880:	mov	w19, #0xffffffff            	// #-1
  405884:	b	40586c <ferror@plt+0x315c>
  405888:	mov	w2, w22
  40588c:	mov	x1, x19
  405890:	mov	x0, x20
  405894:	bl	4054cc <ferror@plt+0x2dbc>
  405898:	mov	w19, w0
  40589c:	cbnz	w0, 40586c <ferror@plt+0x315c>
  4058a0:	ldrh	w0, [x20, #6]
  4058a4:	bl	40547c <ferror@plt+0x2d6c>
  4058a8:	ldrsh	w1, [x20, #4]
  4058ac:	cmn	w1, #0x2
  4058b0:	csel	w1, w0, w19, ne  // ne = any
  4058b4:	b	405858 <ferror@plt+0x3148>
  4058b8:	ldrh	w4, [x1]
  4058bc:	cmp	w4, #0xe
  4058c0:	b.eq	405980 <ferror@plt+0x3270>  // b.none
  4058c4:	sub	w3, w4, #0x4
  4058c8:	cmp	w3, #0xa
  4058cc:	b.hi	405934 <ferror@plt+0x3224>  // b.pmore
  4058d0:	cmp	w3, #0x2
  4058d4:	b.eq	405964 <ferror@plt+0x3254>  // b.none
  4058d8:	cmp	w3, #0x4
  4058dc:	b.ne	40592c <ferror@plt+0x321c>  // b.any
  4058e0:	mov	w3, #0x2                   	// #2
  4058e4:	strh	w3, [x0, #6]
  4058e8:	mov	w3, #0x4                   	// #4
  4058ec:	strh	w3, [x0, #2]
  4058f0:	ldr	w1, [x1, #4]
  4058f4:	str	w1, [x0, #8]
  4058f8:	cbz	w2, 405908 <ferror@plt+0x31f8>
  4058fc:	ldrh	w1, [x0, #6]
  405900:	cmp	w1, w2
  405904:	b.ne	4059a4 <ferror@plt+0x3294>  // b.any
  405908:	stp	x29, x30, [sp, #-16]!
  40590c:	mov	x29, sp
  405910:	mov	w1, #0xffffffff            	// #-1
  405914:	strh	w1, [x0, #4]
  405918:	strh	wzr, [x0]
  40591c:	bl	4048e0 <ferror@plt+0x21d0>
  405920:	mov	w0, #0x0                   	// #0
  405924:	ldp	x29, x30, [sp], #16
  405928:	ret
  40592c:	mov	w0, #0xffffffff            	// #-1
  405930:	ret
  405934:	cmp	w3, #0x10
  405938:	b.ne	40595c <ferror@plt+0x324c>  // b.any
  40593c:	mov	w3, #0xa                   	// #10
  405940:	strh	w3, [x0, #6]
  405944:	mov	w3, #0x10                  	// #16
  405948:	strh	w3, [x0, #2]
  40594c:	add	x1, x1, #0x4
  405950:	ldp	x4, x5, [x1]
  405954:	stp	x4, x5, [x0, #8]
  405958:	b	4058f8 <ferror@plt+0x31e8>
  40595c:	mov	w0, #0xffffffff            	// #-1
  405960:	ret
  405964:	mov	w3, #0xc                   	// #12
  405968:	strh	w3, [x0, #6]
  40596c:	mov	w3, #0x2                   	// #2
  405970:	strh	w3, [x0, #2]
  405974:	ldrh	w1, [x1, #4]
  405978:	strh	w1, [x0, #8]
  40597c:	b	4058f8 <ferror@plt+0x31e8>
  405980:	mov	w3, #0x4                   	// #4
  405984:	strh	w3, [x0, #6]
  405988:	mov	w3, #0xa                   	// #10
  40598c:	strh	w3, [x0, #2]
  405990:	ldur	x3, [x1, #4]
  405994:	str	x3, [x0, #8]
  405998:	ldrh	w1, [x1, #12]
  40599c:	strh	w1, [x0, #16]
  4059a0:	b	4058f8 <ferror@plt+0x31e8>
  4059a4:	mov	w0, #0xfffffffe            	// #-2
  4059a8:	ret
  4059ac:	stp	x29, x30, [sp, #-304]!
  4059b0:	mov	x29, sp
  4059b4:	str	x19, [sp, #16]
  4059b8:	mov	x19, x0
  4059bc:	mov	w2, #0x2                   	// #2
  4059c0:	mov	x1, x0
  4059c4:	add	x0, sp, #0x28
  4059c8:	bl	4054cc <ferror@plt+0x2dbc>
  4059cc:	cbnz	w0, 4059e0 <ferror@plt+0x32d0>
  4059d0:	ldr	w0, [sp, #48]
  4059d4:	ldr	x19, [sp, #16]
  4059d8:	ldp	x29, x30, [sp], #304
  4059dc:	ret
  4059e0:	mov	x2, x19
  4059e4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4059e8:	add	x1, x1, #0xc80
  4059ec:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4059f0:	ldr	x0, [x0, #3992]
  4059f4:	ldr	x0, [x0]
  4059f8:	bl	4026d0 <fprintf@plt>
  4059fc:	mov	w0, #0x1                   	// #1
  405a00:	bl	4020c0 <exit@plt>
  405a04:	stp	x29, x30, [sp, #-16]!
  405a08:	mov	x29, sp
  405a0c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  405a10:	ldr	x0, [x0, #3992]
  405a14:	ldr	x3, [x0]
  405a18:	mov	x2, #0x30                  	// #48
  405a1c:	mov	x1, #0x1                   	// #1
  405a20:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405a24:	add	x0, x0, #0xcb8
  405a28:	bl	402500 <fwrite@plt>
  405a2c:	mov	w0, #0xffffffff            	// #-1
  405a30:	bl	4020c0 <exit@plt>
  405a34:	stp	x29, x30, [sp, #-16]!
  405a38:	mov	x29, sp
  405a3c:	mov	x2, x0
  405a40:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405a44:	add	x1, x1, #0xcf0
  405a48:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  405a4c:	ldr	x0, [x0, #3992]
  405a50:	ldr	x0, [x0]
  405a54:	bl	4026d0 <fprintf@plt>
  405a58:	mov	w0, #0xffffffff            	// #-1
  405a5c:	bl	4020c0 <exit@plt>
  405a60:	stp	x29, x30, [sp, #-16]!
  405a64:	mov	x29, sp
  405a68:	mov	x3, x0
  405a6c:	mov	x2, x1
  405a70:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405a74:	add	x1, x1, #0xd18
  405a78:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  405a7c:	ldr	x0, [x0, #3992]
  405a80:	ldr	x0, [x0]
  405a84:	bl	4026d0 <fprintf@plt>
  405a88:	mov	w0, #0xffffffff            	// #-1
  405a8c:	bl	4020c0 <exit@plt>
  405a90:	stp	x29, x30, [sp, #-16]!
  405a94:	mov	x29, sp
  405a98:	mov	x3, x1
  405a9c:	mov	x2, x0
  405aa0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405aa4:	add	x1, x1, #0xd40
  405aa8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  405aac:	ldr	x0, [x0, #3992]
  405ab0:	ldr	x0, [x0]
  405ab4:	bl	4026d0 <fprintf@plt>
  405ab8:	mov	w0, #0xffffffff            	// #-1
  405abc:	bl	4020c0 <exit@plt>
  405ac0:	stp	x29, x30, [sp, #-16]!
  405ac4:	mov	x29, sp
  405ac8:	mov	x3, x1
  405acc:	mov	x2, x0
  405ad0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405ad4:	add	x1, x1, #0xd78
  405ad8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  405adc:	ldr	x0, [x0, #3992]
  405ae0:	ldr	x0, [x0]
  405ae4:	bl	4026d0 <fprintf@plt>
  405ae8:	mov	w0, #0xffffffff            	// #-1
  405aec:	bl	4020c0 <exit@plt>
  405af0:	stp	x29, x30, [sp, #-16]!
  405af4:	mov	x29, sp
  405af8:	mov	x2, x0
  405afc:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405b00:	add	x1, x1, #0xdb0
  405b04:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  405b08:	ldr	x0, [x0, #3992]
  405b0c:	ldr	x0, [x0]
  405b10:	bl	4026d0 <fprintf@plt>
  405b14:	mov	w0, #0xffffffff            	// #-1
  405b18:	ldp	x29, x30, [sp], #16
  405b1c:	ret
  405b20:	stp	x29, x30, [sp, #-32]!
  405b24:	mov	x29, sp
  405b28:	str	x19, [sp, #16]
  405b2c:	mov	x19, x0
  405b30:	bl	4020b0 <strlen@plt>
  405b34:	cmp	x0, #0xf
  405b38:	b.hi	405b50 <ferror@plt+0x3440>  // b.pmore
  405b3c:	mov	x0, x19
  405b40:	bl	4049a8 <ferror@plt+0x2298>
  405b44:	ldr	x19, [sp, #16]
  405b48:	ldp	x29, x30, [sp], #32
  405b4c:	ret
  405b50:	mov	w0, #0xffffffff            	// #-1
  405b54:	b	405b44 <ferror@plt+0x3434>
  405b58:	stp	x29, x30, [sp, #-16]!
  405b5c:	mov	x29, sp
  405b60:	bl	4049a8 <ferror@plt+0x2298>
  405b64:	ldp	x29, x30, [sp], #16
  405b68:	ret
  405b6c:	stp	x29, x30, [sp, #-48]!
  405b70:	mov	x29, sp
  405b74:	stp	x19, x20, [sp, #16]
  405b78:	str	x21, [sp, #32]
  405b7c:	mov	x21, x0
  405b80:	mov	x20, x1
  405b84:	mov	x0, x1
  405b88:	bl	405b20 <ferror@plt+0x3410>
  405b8c:	mov	w19, w0
  405b90:	cbz	w0, 405ba8 <ferror@plt+0x3498>
  405b94:	mov	w0, w19
  405b98:	ldp	x19, x20, [sp, #16]
  405b9c:	ldr	x21, [sp, #32]
  405ba0:	ldp	x29, x30, [sp], #48
  405ba4:	ret
  405ba8:	mov	x2, #0x10                  	// #16
  405bac:	mov	x1, x20
  405bb0:	mov	x0, x21
  405bb4:	bl	402610 <strncpy@plt>
  405bb8:	b	405b94 <ferror@plt+0x3484>
  405bbc:	stp	x29, x30, [sp, #-32]!
  405bc0:	mov	x29, sp
  405bc4:	str	x19, [sp, #16]
  405bc8:	cbz	x1, 405bec <ferror@plt+0x34dc>
  405bcc:	add	x19, x1, #0x4
  405bd0:	mov	x0, x19
  405bd4:	bl	405b20 <ferror@plt+0x3410>
  405bd8:	cmp	w0, #0x0
  405bdc:	csel	x0, x19, xzr, eq  // eq = none
  405be0:	ldr	x19, [sp, #16]
  405be4:	ldp	x29, x30, [sp], #32
  405be8:	ret
  405bec:	mov	w19, w0
  405bf0:	mov	w2, w0
  405bf4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405bf8:	add	x1, x1, #0xdd0
  405bfc:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  405c00:	ldr	x0, [x0, #3992]
  405c04:	ldr	x0, [x0]
  405c08:	bl	4026d0 <fprintf@plt>
  405c0c:	mov	w0, w19
  405c10:	bl	407be0 <ferror@plt+0x54d0>
  405c14:	mov	x19, x0
  405c18:	b	405bd0 <ferror@plt+0x34c0>
  405c1c:	ldrb	w2, [x0]
  405c20:	cbz	w2, 405c54 <ferror@plt+0x3544>
  405c24:	ldrb	w2, [x1]
  405c28:	cbz	w2, 405c44 <ferror@plt+0x3534>
  405c2c:	ldrb	w3, [x0]
  405c30:	cmp	w3, w2
  405c34:	b.ne	405c44 <ferror@plt+0x3534>  // b.any
  405c38:	add	x0, x0, #0x1
  405c3c:	ldrb	w2, [x1, #1]!
  405c40:	cbnz	w2, 405c2c <ferror@plt+0x351c>
  405c44:	ldrb	w0, [x0]
  405c48:	cmp	w0, #0x0
  405c4c:	cset	w0, ne  // ne = any
  405c50:	ret
  405c54:	mov	w0, #0x1                   	// #1
  405c58:	b	405c50 <ferror@plt+0x3540>
  405c5c:	stp	x29, x30, [sp, #-48]!
  405c60:	mov	x29, sp
  405c64:	stp	x19, x20, [sp, #16]
  405c68:	stp	x21, x22, [sp, #32]
  405c6c:	add	x21, x0, #0x8
  405c70:	add	x22, x1, #0x8
  405c74:	asr	w20, w2, #5
  405c78:	and	w19, w2, #0x1f
  405c7c:	cmp	wzr, w2, asr #5
  405c80:	b.eq	405c9c <ferror@plt+0x358c>  // b.none
  405c84:	lsl	w2, w20, #2
  405c88:	sxtw	x2, w2
  405c8c:	mov	x1, x22
  405c90:	mov	x0, x21
  405c94:	bl	402400 <memcmp@plt>
  405c98:	cbnz	w0, 405cdc <ferror@plt+0x35cc>
  405c9c:	cbz	w19, 405cc8 <ferror@plt+0x35b8>
  405ca0:	sxtw	x20, w20
  405ca4:	neg	w19, w19
  405ca8:	mov	w2, #0xffffffff            	// #-1
  405cac:	lsl	w19, w2, w19
  405cb0:	rev	w19, w19
  405cb4:	ldr	w0, [x21, x20, lsl #2]
  405cb8:	ldr	w1, [x22, x20, lsl #2]
  405cbc:	eor	w0, w0, w1
  405cc0:	tst	w0, w19
  405cc4:	cset	w19, ne  // ne = any
  405cc8:	mov	w0, w19
  405ccc:	ldp	x19, x20, [sp, #16]
  405cd0:	ldp	x21, x22, [sp, #32]
  405cd4:	ldp	x29, x30, [sp], #48
  405cd8:	ret
  405cdc:	mov	w19, #0xffffffff            	// #-1
  405ce0:	b	405cc8 <ferror@plt+0x35b8>
  405ce4:	cbz	x1, 405d38 <ferror@plt+0x3628>
  405ce8:	stp	x29, x30, [sp, #-304]!
  405cec:	mov	x29, sp
  405cf0:	str	x19, [sp, #16]
  405cf4:	mov	x19, x0
  405cf8:	ldrh	w2, [x0, #6]
  405cfc:	mov	w0, #0x0                   	// #0
  405d00:	cbz	w2, 405d2c <ferror@plt+0x361c>
  405d04:	ldrsh	w3, [x19, #4]
  405d08:	cmp	w3, #0x0
  405d0c:	b.le	405d2c <ferror@plt+0x361c>
  405d10:	add	x0, sp, #0x28
  405d14:	bl	4058b8 <ferror@plt+0x31a8>
  405d18:	cbnz	w0, 405d40 <ferror@plt+0x3630>
  405d1c:	ldrsh	w2, [x19, #4]
  405d20:	mov	x1, x19
  405d24:	add	x0, sp, #0x28
  405d28:	bl	405c5c <ferror@plt+0x354c>
  405d2c:	ldr	x19, [sp, #16]
  405d30:	ldp	x29, x30, [sp], #304
  405d34:	ret
  405d38:	mov	w0, #0x0                   	// #0
  405d3c:	ret
  405d40:	mov	w0, #0xffffffff            	// #-1
  405d44:	b	405d2c <ferror@plt+0x361c>
  405d48:	sub	sp, sp, #0x430
  405d4c:	stp	x29, x30, [sp]
  405d50:	mov	x29, sp
  405d54:	stp	x19, x20, [sp, #16]
  405d58:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405d5c:	add	x0, x0, #0xe00
  405d60:	bl	402670 <getenv@plt>
  405d64:	cbz	x0, 405da0 <ferror@plt+0x3690>
  405d68:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405d6c:	add	x0, x0, #0xe00
  405d70:	bl	402670 <getenv@plt>
  405d74:	mov	w2, #0xa                   	// #10
  405d78:	mov	x1, #0x0                   	// #0
  405d7c:	bl	402440 <strtol@plt>
  405d80:	cmp	w0, #0x0
  405d84:	mov	w19, #0x64                  	// #100
  405d88:	csel	w19, w0, w19, ne  // ne = any
  405d8c:	mov	w0, w19
  405d90:	ldp	x19, x20, [sp, #16]
  405d94:	ldp	x29, x30, [sp]
  405d98:	add	sp, sp, #0x430
  405d9c:	ret
  405da0:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405da4:	add	x0, x0, #0xe08
  405da8:	bl	402670 <getenv@plt>
  405dac:	cbz	x0, 405e1c <ferror@plt+0x370c>
  405db0:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405db4:	add	x0, x0, #0xe08
  405db8:	bl	402670 <getenv@plt>
  405dbc:	mov	x3, x0
  405dc0:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  405dc4:	add	x2, x2, #0x510
  405dc8:	mov	x1, #0x3ff                 	// #1023
  405dcc:	add	x0, sp, #0x30
  405dd0:	bl	4021c0 <snprintf@plt>
  405dd4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405dd8:	add	x1, x1, #0x620
  405ddc:	add	x0, sp, #0x30
  405de0:	bl	402550 <fopen64@plt>
  405de4:	mov	x20, x0
  405de8:	mov	w19, #0x64                  	// #100
  405dec:	cbz	x0, 405d8c <ferror@plt+0x367c>
  405df0:	add	x3, sp, #0x2c
  405df4:	add	x2, sp, #0x28
  405df8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405dfc:	add	x1, x1, #0xe50
  405e00:	bl	402270 <__isoc99_fscanf@plt>
  405e04:	cmp	w0, #0x2
  405e08:	b.eq	405e70 <ferror@plt+0x3760>  // b.none
  405e0c:	mov	x0, x20
  405e10:	bl	402210 <fclose@plt>
  405e14:	mov	w19, #0x64                  	// #100
  405e18:	b	405d8c <ferror@plt+0x367c>
  405e1c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405e20:	add	x0, x0, #0xe18
  405e24:	bl	402670 <getenv@plt>
  405e28:	cbz	x0, 405e54 <ferror@plt+0x3744>
  405e2c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405e30:	add	x0, x0, #0xe18
  405e34:	bl	402670 <getenv@plt>
  405e38:	mov	x3, x0
  405e3c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  405e40:	add	x2, x2, #0xe28
  405e44:	mov	x1, #0x3ff                 	// #1023
  405e48:	add	x0, sp, #0x30
  405e4c:	bl	4021c0 <snprintf@plt>
  405e50:	b	405dd4 <ferror@plt+0x36c4>
  405e54:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405e58:	add	x0, x0, #0xe38
  405e5c:	ldp	x2, x3, [x0]
  405e60:	stp	x2, x3, [sp, #48]
  405e64:	ldrb	w0, [x0, #16]
  405e68:	strb	w0, [sp, #64]
  405e6c:	b	405dd4 <ferror@plt+0x36c4>
  405e70:	mov	w0, #0x4240                	// #16960
  405e74:	movk	w0, #0xf, lsl #16
  405e78:	ldr	w1, [sp, #40]
  405e7c:	cmp	w1, w0
  405e80:	b.ne	405e0c <ferror@plt+0x36fc>  // b.any
  405e84:	ldr	w19, [sp, #44]
  405e88:	mov	x0, x20
  405e8c:	bl	402210 <fclose@plt>
  405e90:	cmp	w19, #0x0
  405e94:	mov	w0, #0x64                  	// #100
  405e98:	csel	w19, w19, w0, ne  // ne = any
  405e9c:	b	405d8c <ferror@plt+0x367c>
  405ea0:	stp	x29, x30, [sp, #-16]!
  405ea4:	mov	x29, sp
  405ea8:	mov	w0, #0x2                   	// #2
  405eac:	bl	402590 <sysconf@plt>
  405eb0:	ldp	x29, x30, [sp], #16
  405eb4:	ret
  405eb8:	stp	x29, x30, [sp, #-16]!
  405ebc:	mov	x29, sp
  405ec0:	mov	x5, x2
  405ec4:	mov	x2, x3
  405ec8:	cmp	w0, #0x11
  405ecc:	b.eq	405f30 <ferror@plt+0x3820>  // b.none
  405ed0:	b.gt	405f04 <ferror@plt+0x37f4>
  405ed4:	cmp	w0, #0x7
  405ed8:	b.eq	405f40 <ferror@plt+0x3830>  // b.none
  405edc:	and	w1, w0, #0xfffffff7
  405ee0:	cmp	w1, #0x2
  405ee4:	b.ne	405ef8 <ferror@plt+0x37e8>  // b.any
  405ee8:	mov	w3, w4
  405eec:	mov	x1, x5
  405ef0:	bl	402700 <inet_ntop@plt>
  405ef4:	b	405f28 <ferror@plt+0x3818>
  405ef8:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405efc:	add	x0, x0, #0xe68
  405f00:	b	405f28 <ferror@plt+0x3818>
  405f04:	cmp	w0, #0x1c
  405f08:	b.ne	405f20 <ferror@plt+0x3810>  // b.any
  405f0c:	sxtw	x3, w4
  405f10:	mov	x1, x5
  405f14:	mov	w0, #0x1c                  	// #28
  405f18:	bl	40992c <ferror@plt+0x721c>
  405f1c:	b	405f28 <ferror@plt+0x3818>
  405f20:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405f24:	add	x0, x0, #0xe68
  405f28:	ldp	x29, x30, [sp], #16
  405f2c:	ret
  405f30:	mov	w2, #0xffff                	// #65535
  405f34:	mov	x0, x5
  405f38:	bl	407ebc <ferror@plt+0x57ac>
  405f3c:	b	405f28 <ferror@plt+0x3818>
  405f40:	ldrh	w0, [x5]
  405f44:	cmp	w0, #0x2
  405f48:	b.eq	405f60 <ferror@plt+0x3850>  // b.none
  405f4c:	cmp	w0, #0xa
  405f50:	b.eq	405f74 <ferror@plt+0x3864>  // b.none
  405f54:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  405f58:	add	x0, x0, #0xe68
  405f5c:	b	405f28 <ferror@plt+0x3818>
  405f60:	mov	w3, w4
  405f64:	add	x1, x5, #0x4
  405f68:	mov	w0, #0x2                   	// #2
  405f6c:	bl	402700 <inet_ntop@plt>
  405f70:	b	405f28 <ferror@plt+0x3818>
  405f74:	mov	w3, w4
  405f78:	add	x1, x5, #0x8
  405f7c:	mov	w0, #0xa                   	// #10
  405f80:	bl	402700 <inet_ntop@plt>
  405f84:	b	405f28 <ferror@plt+0x3818>
  405f88:	stp	x29, x30, [sp, #-16]!
  405f8c:	mov	x29, sp
  405f90:	mov	w4, #0x100                 	// #256
  405f94:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  405f98:	add	x3, x3, #0x398
  405f9c:	bl	405eb8 <ferror@plt+0x37a8>
  405fa0:	ldp	x29, x30, [sp], #16
  405fa4:	ret
  405fa8:	stp	x29, x30, [sp, #-32]!
  405fac:	mov	x29, sp
  405fb0:	str	x19, [sp, #16]
  405fb4:	mov	x19, x0
  405fb8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405fbc:	add	x1, x1, #0xe70
  405fc0:	bl	402420 <strcmp@plt>
  405fc4:	mov	w1, #0x2                   	// #2
  405fc8:	cbz	w0, 406048 <ferror@plt+0x3938>
  405fcc:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405fd0:	add	x1, x1, #0xe78
  405fd4:	mov	x0, x19
  405fd8:	bl	402420 <strcmp@plt>
  405fdc:	mov	w1, #0xa                   	// #10
  405fe0:	cbz	w0, 406048 <ferror@plt+0x3938>
  405fe4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  405fe8:	add	x1, x1, #0xe80
  405fec:	mov	x0, x19
  405ff0:	bl	402420 <strcmp@plt>
  405ff4:	mov	w1, #0x11                  	// #17
  405ff8:	cbz	w0, 406048 <ferror@plt+0x3938>
  405ffc:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  406000:	add	x1, x1, #0xe88
  406004:	mov	x0, x19
  406008:	bl	402420 <strcmp@plt>
  40600c:	mov	w1, #0x4                   	// #4
  406010:	cbz	w0, 406048 <ferror@plt+0x3938>
  406014:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  406018:	add	x1, x1, #0xe90
  40601c:	mov	x0, x19
  406020:	bl	402420 <strcmp@plt>
  406024:	mov	w1, #0x1c                  	// #28
  406028:	cbz	w0, 406048 <ferror@plt+0x3938>
  40602c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  406030:	add	x1, x1, #0xe98
  406034:	mov	x0, x19
  406038:	bl	402420 <strcmp@plt>
  40603c:	cmp	w0, #0x0
  406040:	mov	w1, #0x7                   	// #7
  406044:	csel	w1, w1, wzr, eq  // eq = none
  406048:	mov	w0, w1
  40604c:	ldr	x19, [sp, #16]
  406050:	ldp	x29, x30, [sp], #32
  406054:	ret
  406058:	cmp	w0, #0x2
  40605c:	b.eq	40609c <ferror@plt+0x398c>  // b.none
  406060:	cmp	w0, #0xa
  406064:	b.eq	4060a8 <ferror@plt+0x3998>  // b.none
  406068:	cmp	w0, #0x11
  40606c:	b.eq	4060b4 <ferror@plt+0x39a4>  // b.none
  406070:	cmp	w0, #0x4
  406074:	b.eq	4060c0 <ferror@plt+0x39b0>  // b.none
  406078:	cmp	w0, #0x1c
  40607c:	b.eq	4060cc <ferror@plt+0x39bc>  // b.none
  406080:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  406084:	add	x2, x2, #0xe98
  406088:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40608c:	add	x1, x1, #0xe68
  406090:	cmp	w0, #0x7
  406094:	csel	x0, x1, x2, ne  // ne = any
  406098:	ret
  40609c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4060a0:	add	x0, x0, #0xe70
  4060a4:	b	406098 <ferror@plt+0x3988>
  4060a8:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4060ac:	add	x0, x0, #0xe78
  4060b0:	b	406098 <ferror@plt+0x3988>
  4060b4:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4060b8:	add	x0, x0, #0xe80
  4060bc:	b	406098 <ferror@plt+0x3988>
  4060c0:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4060c4:	add	x0, x0, #0xe88
  4060c8:	b	406098 <ferror@plt+0x3988>
  4060cc:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4060d0:	add	x0, x0, #0xe90
  4060d4:	b	406098 <ferror@plt+0x3988>
  4060d8:	stp	x29, x30, [sp, #-48]!
  4060dc:	mov	x29, sp
  4060e0:	stp	x19, x20, [sp, #16]
  4060e4:	mov	x20, x1
  4060e8:	mov	w19, w2
  4060ec:	bl	4054cc <ferror@plt+0x2dbc>
  4060f0:	cbnz	w0, 406104 <ferror@plt+0x39f4>
  4060f4:	mov	w0, #0x0                   	// #0
  4060f8:	ldp	x19, x20, [sp, #16]
  4060fc:	ldp	x29, x30, [sp], #48
  406100:	ret
  406104:	str	x21, [sp, #32]
  406108:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40610c:	ldr	x0, [x0, #3992]
  406110:	ldr	x21, [x0]
  406114:	cbnz	w19, 40613c <ferror@plt+0x3a2c>
  406118:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  40611c:	add	x2, x2, #0xea0
  406120:	mov	x3, x20
  406124:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  406128:	add	x1, x1, #0xeb0
  40612c:	mov	x0, x21
  406130:	bl	4026d0 <fprintf@plt>
  406134:	mov	w0, #0x1                   	// #1
  406138:	bl	4020c0 <exit@plt>
  40613c:	mov	w0, w19
  406140:	bl	406058 <ferror@plt+0x3948>
  406144:	mov	x2, x0
  406148:	b	406120 <ferror@plt+0x3a10>
  40614c:	stp	x29, x30, [sp, #-48]!
  406150:	mov	x29, sp
  406154:	stp	x19, x20, [sp, #16]
  406158:	mov	x20, x1
  40615c:	cmp	w2, #0x11
  406160:	b.eq	406180 <ferror@plt+0x3a70>  // b.none
  406164:	mov	w19, w2
  406168:	bl	4057c8 <ferror@plt+0x30b8>
  40616c:	cbnz	w0, 4061a8 <ferror@plt+0x3a98>
  406170:	mov	w0, #0x0                   	// #0
  406174:	ldp	x19, x20, [sp, #16]
  406178:	ldp	x29, x30, [sp], #48
  40617c:	ret
  406180:	str	x21, [sp, #32]
  406184:	mov	x2, x1
  406188:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40618c:	add	x1, x1, #0xee8
  406190:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  406194:	ldr	x0, [x0, #3992]
  406198:	ldr	x0, [x0]
  40619c:	bl	4026d0 <fprintf@plt>
  4061a0:	mov	w0, #0x1                   	// #1
  4061a4:	bl	4020c0 <exit@plt>
  4061a8:	str	x21, [sp, #32]
  4061ac:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4061b0:	ldr	x0, [x0, #3992]
  4061b4:	ldr	x21, [x0]
  4061b8:	cbnz	w19, 4061e0 <ferror@plt+0x3ad0>
  4061bc:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4061c0:	add	x2, x2, #0xea0
  4061c4:	mov	x3, x20
  4061c8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4061cc:	add	x1, x1, #0xf30
  4061d0:	mov	x0, x21
  4061d4:	bl	4026d0 <fprintf@plt>
  4061d8:	mov	w0, #0x1                   	// #1
  4061dc:	bl	4020c0 <exit@plt>
  4061e0:	mov	w0, w19
  4061e4:	bl	406058 <ferror@plt+0x3948>
  4061e8:	mov	x2, x0
  4061ec:	b	4061c4 <ferror@plt+0x3ab4>
  4061f0:	stp	x29, x30, [sp, #-112]!
  4061f4:	mov	x29, sp
  4061f8:	stp	x19, x20, [sp, #16]
  4061fc:	stp	x21, x22, [sp, #32]
  406200:	stp	x23, x24, [sp, #48]
  406204:	mov	w21, w0
  406208:	mov	w19, w1
  40620c:	mov	x22, x2
  406210:	str	x3, [sp, #96]
  406214:	mov	w23, w4
  406218:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40621c:	ldr	x0, [x0, #4064]
  406220:	ldr	w0, [x0]
  406224:	cbz	w0, 4062b4 <ferror@plt+0x3ba4>
  406228:	cmp	w1, #0x0
  40622c:	b.le	406294 <ferror@plt+0x3b84>
  406230:	stp	x25, x26, [sp, #64]
  406234:	stp	x27, x28, [sp, #80]
  406238:	cmp	w21, #0xa
  40623c:	b.eq	4062e0 <ferror@plt+0x3bd0>  // b.none
  406240:	mov	w26, w21
  406244:	mov	w25, w19
  406248:	mov	x27, x22
  40624c:	sxtw	x28, w25
  406250:	add	x0, x27, x28
  406254:	ldur	w1, [x0, #-4]
  406258:	mov	w24, #0xff01                	// #65281
  40625c:	movk	w24, #0xff00, lsl #16
  406260:	umull	x24, w1, w24
  406264:	lsr	x24, x24, #40
  406268:	add	w2, w24, w24, lsl #8
  40626c:	sub	w24, w1, w2
  406270:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  406274:	add	x0, x0, #0x398
  406278:	sub	w1, w1, w2
  40627c:	add	x0, x0, #0x100
  406280:	ldr	x0, [x0, x1, lsl #3]
  406284:	str	x0, [sp, #104]
  406288:	cbz	x0, 406378 <ferror@plt+0x3c68>
  40628c:	mov	x20, x0
  406290:	b	406344 <ferror@plt+0x3c34>
  406294:	mov	w0, w21
  406298:	bl	40547c <ferror@plt+0x2d6c>
  40629c:	add	w19, w0, #0x7
  4062a0:	cmp	w0, #0x0
  4062a4:	csel	w19, w19, w0, lt  // lt = tstop
  4062a8:	asr	w19, w19, #3
  4062ac:	cmp	w0, #0x7
  4062b0:	b.gt	406230 <ferror@plt+0x3b20>
  4062b4:	mov	w4, w23
  4062b8:	ldr	x3, [sp, #96]
  4062bc:	mov	x2, x22
  4062c0:	mov	w1, w19
  4062c4:	mov	w0, w21
  4062c8:	bl	405eb8 <ferror@plt+0x37a8>
  4062cc:	ldp	x19, x20, [sp, #16]
  4062d0:	ldp	x21, x22, [sp, #32]
  4062d4:	ldp	x23, x24, [sp, #48]
  4062d8:	ldp	x29, x30, [sp], #112
  4062dc:	ret
  4062e0:	ldr	w0, [x22]
  4062e4:	cbnz	w0, 40631c <ferror@plt+0x3c0c>
  4062e8:	ldr	w0, [x22, #4]
  4062ec:	cbnz	w0, 40632c <ferror@plt+0x3c1c>
  4062f0:	ldr	w0, [x22, #8]
  4062f4:	cmn	w0, #0x10, lsl #12
  4062f8:	b.eq	40630c <ferror@plt+0x3bfc>  // b.none
  4062fc:	mov	w26, w21
  406300:	mov	w25, w19
  406304:	mov	x27, x22
  406308:	b	40624c <ferror@plt+0x3b3c>
  40630c:	add	x27, x22, #0xc
  406310:	mov	w26, #0x2                   	// #2
  406314:	mov	w25, #0x4                   	// #4
  406318:	b	40624c <ferror@plt+0x3b3c>
  40631c:	mov	w26, w21
  406320:	mov	w25, w19
  406324:	mov	x27, x22
  406328:	b	40624c <ferror@plt+0x3b3c>
  40632c:	mov	w26, w21
  406330:	mov	w25, w19
  406334:	mov	x27, x22
  406338:	b	40624c <ferror@plt+0x3b3c>
  40633c:	ldr	x20, [x20]
  406340:	cbz	x20, 406378 <ferror@plt+0x3c68>
  406344:	ldrh	w0, [x20, #22]
  406348:	cmp	w0, w26
  40634c:	b.ne	40633c <ferror@plt+0x3c2c>  // b.any
  406350:	ldrh	w0, [x20, #18]
  406354:	cmp	w25, w0
  406358:	b.ne	40633c <ferror@plt+0x3c2c>  // b.any
  40635c:	mov	x2, x28
  406360:	mov	x1, x27
  406364:	add	x0, x20, #0x18
  406368:	bl	402400 <memcmp@plt>
  40636c:	cbnz	w0, 40633c <ferror@plt+0x3c2c>
  406370:	ldr	x0, [x20, #8]
  406374:	b	406404 <ferror@plt+0x3cf4>
  406378:	mov	x0, #0x118                 	// #280
  40637c:	bl	402240 <malloc@plt>
  406380:	mov	x20, x0
  406384:	cbz	x0, 40642c <ferror@plt+0x3d1c>
  406388:	strh	w26, [x0, #22]
  40638c:	strh	w25, [x0, #18]
  406390:	str	xzr, [x0, #8]
  406394:	mov	x2, x28
  406398:	mov	x1, x27
  40639c:	add	x0, x0, #0x18
  4063a0:	bl	402080 <memcpy@plt>
  4063a4:	ldr	x0, [sp, #104]
  4063a8:	str	x0, [x20]
  4063ac:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4063b0:	add	x0, x0, #0x398
  4063b4:	add	x1, x0, #0x100
  4063b8:	str	x20, [x1, w24, uxtw #3]
  4063bc:	ldr	w1, [x0, #2312]
  4063c0:	add	w1, w1, #0x1
  4063c4:	str	w1, [x0, #2312]
  4063c8:	cmp	w1, #0x1
  4063cc:	b.eq	406414 <ferror@plt+0x3d04>  // b.none
  4063d0:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4063d4:	ldr	x0, [x0, #4016]
  4063d8:	ldr	x0, [x0]
  4063dc:	bl	402530 <fflush@plt>
  4063e0:	mov	w2, w26
  4063e4:	mov	w1, w25
  4063e8:	mov	x0, x27
  4063ec:	bl	402470 <gethostbyaddr@plt>
  4063f0:	cbz	x0, 406400 <ferror@plt+0x3cf0>
  4063f4:	ldr	x0, [x0]
  4063f8:	bl	402380 <strdup@plt>
  4063fc:	str	x0, [x20, #8]
  406400:	ldr	x0, [x20, #8]
  406404:	cbz	x0, 406420 <ferror@plt+0x3d10>
  406408:	ldp	x25, x26, [sp, #64]
  40640c:	ldp	x27, x28, [sp, #80]
  406410:	b	4062cc <ferror@plt+0x3bbc>
  406414:	mov	w0, #0x1                   	// #1
  406418:	bl	402130 <sethostent@plt>
  40641c:	b	4063d0 <ferror@plt+0x3cc0>
  406420:	ldp	x25, x26, [sp, #64]
  406424:	ldp	x27, x28, [sp, #80]
  406428:	b	4062b4 <ferror@plt+0x3ba4>
  40642c:	ldp	x25, x26, [sp, #64]
  406430:	ldp	x27, x28, [sp, #80]
  406434:	b	4062b4 <ferror@plt+0x3ba4>
  406438:	stp	x29, x30, [sp, #-16]!
  40643c:	mov	x29, sp
  406440:	mov	w4, #0x100                 	// #256
  406444:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  406448:	add	x3, x3, #0x398
  40644c:	add	x3, x3, #0x910
  406450:	bl	4061f0 <ferror@plt+0x3ae0>
  406454:	ldp	x29, x30, [sp], #16
  406458:	ret
  40645c:	stp	x29, x30, [sp, #-80]!
  406460:	mov	x29, sp
  406464:	str	x25, [sp, #64]
  406468:	mov	x25, x2
  40646c:	cmp	w1, #0x0
  406470:	ccmp	w3, #0x2, #0x4, gt
  406474:	b.le	4064e0 <ferror@plt+0x3dd0>
  406478:	stp	x19, x20, [sp, #16]
  40647c:	stp	x21, x22, [sp, #32]
  406480:	stp	x23, x24, [sp, #48]
  406484:	mov	w23, w1
  406488:	mov	x20, x2
  40648c:	mov	x19, #0x1                   	// #1
  406490:	sub	x22, x0, #0x1
  406494:	adrp	x24, 40c000 <ferror@plt+0x98f0>
  406498:	add	x24, x24, #0xf60
  40649c:	add	w21, w3, w2
  4064a0:	ldrb	w2, [x22, x19]
  4064a4:	mov	x1, x24
  4064a8:	mov	x0, x20
  4064ac:	bl	402160 <sprintf@plt>
  4064b0:	add	x20, x20, #0x2
  4064b4:	sub	w0, w21, w20
  4064b8:	cmp	w0, #0x2
  4064bc:	cset	w0, le
  4064c0:	cmp	w23, w19
  4064c4:	cset	w3, le
  4064c8:	orr	w0, w0, w3
  4064cc:	add	x19, x19, #0x1
  4064d0:	cbz	w0, 4064a0 <ferror@plt+0x3d90>
  4064d4:	ldp	x19, x20, [sp, #16]
  4064d8:	ldp	x21, x22, [sp, #32]
  4064dc:	ldp	x23, x24, [sp, #48]
  4064e0:	mov	x0, x25
  4064e4:	ldr	x25, [sp, #64]
  4064e8:	ldp	x29, x30, [sp], #80
  4064ec:	ret
  4064f0:	stp	x29, x30, [sp, #-128]!
  4064f4:	mov	x29, sp
  4064f8:	stp	x19, x20, [sp, #16]
  4064fc:	stp	x23, x24, [sp, #48]
  406500:	stp	x27, x28, [sp, #80]
  406504:	mov	x20, x0
  406508:	mov	x23, x1
  40650c:	str	x1, [sp, #104]
  406510:	mov	w19, w2
  406514:	mov	x28, x3
  406518:	bl	4020b0 <strlen@plt>
  40651c:	tbnz	w0, #0, 406600 <ferror@plt+0x3ef0>
  406520:	mov	w27, w19
  406524:	cbz	w19, 4065ec <ferror@plt+0x3edc>
  406528:	stp	x21, x22, [sp, #32]
  40652c:	stp	x25, x26, [sp, #64]
  406530:	mov	w21, #0x0                   	// #0
  406534:	add	x22, sp, #0x70
  406538:	mov	x26, #0x2                   	// #2
  40653c:	add	x25, sp, #0x78
  406540:	mov	w24, #0x10                  	// #16
  406544:	mov	x0, x20
  406548:	bl	4020b0 <strlen@plt>
  40654c:	cmp	x0, #0x1
  406550:	b.ls	4065e0 <ferror@plt+0x3ed0>  // b.plast
  406554:	mov	x2, x26
  406558:	mov	x1, x20
  40655c:	mov	x0, x22
  406560:	bl	402610 <strncpy@plt>
  406564:	strb	wzr, [sp, #114]
  406568:	bl	402660 <__errno_location@plt>
  40656c:	mov	x19, x0
  406570:	str	wzr, [x0]
  406574:	mov	w2, w24
  406578:	mov	x1, x25
  40657c:	mov	x0, x22
  406580:	bl	4020a0 <strtoul@plt>
  406584:	ldr	w1, [x19]
  406588:	cmp	w0, #0xff
  40658c:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  406590:	b.ne	4065c0 <ferror@plt+0x3eb0>  // b.any
  406594:	ldr	x1, [sp, #120]
  406598:	ldrb	w1, [x1]
  40659c:	cbnz	w1, 4065c0 <ferror@plt+0x3eb0>
  4065a0:	add	w21, w21, #0x1
  4065a4:	strb	w0, [x23], #1
  4065a8:	add	x20, x20, #0x2
  4065ac:	cmp	w21, w27
  4065b0:	b.ne	406544 <ferror@plt+0x3e34>  // b.any
  4065b4:	ldp	x21, x22, [sp, #32]
  4065b8:	ldp	x25, x26, [sp, #64]
  4065bc:	b	4065ec <ferror@plt+0x3edc>
  4065c0:	mov	x0, #0x0                   	// #0
  4065c4:	ldp	x21, x22, [sp, #32]
  4065c8:	ldp	x25, x26, [sp, #64]
  4065cc:	ldp	x19, x20, [sp, #16]
  4065d0:	ldp	x23, x24, [sp, #48]
  4065d4:	ldp	x27, x28, [sp, #80]
  4065d8:	ldp	x29, x30, [sp], #128
  4065dc:	ret
  4065e0:	mov	w27, w21
  4065e4:	ldp	x21, x22, [sp, #32]
  4065e8:	ldp	x25, x26, [sp, #64]
  4065ec:	ldr	x1, [sp, #104]
  4065f0:	mov	x0, x1
  4065f4:	cbz	x28, 4065cc <ferror@plt+0x3ebc>
  4065f8:	str	w27, [x28]
  4065fc:	b	4065cc <ferror@plt+0x3ebc>
  406600:	mov	x0, #0x0                   	// #0
  406604:	b	4065cc <ferror@plt+0x3ebc>
  406608:	cmp	w2, #0x0
  40660c:	b.le	406674 <ferror@plt+0x3f64>
  406610:	stp	x29, x30, [sp, #-48]!
  406614:	mov	x29, sp
  406618:	stp	x19, x20, [sp, #16]
  40661c:	str	x21, [sp, #32]
  406620:	mov	x19, x1
  406624:	add	x20, x0, #0x1
  406628:	add	x1, x1, #0x1
  40662c:	sub	w2, w2, #0x1
  406630:	add	x21, x1, x2
  406634:	ldurb	w0, [x20, #-1]
  406638:	bl	404bf8 <ferror@plt+0x24e8>
  40663c:	tbnz	w0, #31, 40667c <ferror@plt+0x3f6c>
  406640:	ubfiz	w0, w0, #4, #4
  406644:	strb	w0, [x19]
  406648:	ldrb	w0, [x20]
  40664c:	bl	404bf8 <ferror@plt+0x24e8>
  406650:	tbnz	w0, #31, 406690 <ferror@plt+0x3f80>
  406654:	ldrb	w1, [x19]
  406658:	orr	w0, w0, w1
  40665c:	strb	w0, [x19], #1
  406660:	add	x20, x20, #0x2
  406664:	cmp	x19, x21
  406668:	b.ne	406634 <ferror@plt+0x3f24>  // b.any
  40666c:	mov	w0, #0x0                   	// #0
  406670:	b	406680 <ferror@plt+0x3f70>
  406674:	mov	w0, #0x0                   	// #0
  406678:	ret
  40667c:	mov	w0, #0xffffffff            	// #-1
  406680:	ldp	x19, x20, [sp, #16]
  406684:	ldr	x21, [sp, #32]
  406688:	ldp	x29, x30, [sp], #48
  40668c:	ret
  406690:	mov	w0, #0xffffffff            	// #-1
  406694:	b	406680 <ferror@plt+0x3f70>
  406698:	stp	x29, x30, [sp, #-96]!
  40669c:	mov	x29, sp
  4066a0:	stp	x19, x20, [sp, #16]
  4066a4:	stp	x21, x22, [sp, #32]
  4066a8:	stp	x23, x24, [sp, #48]
  4066ac:	str	x25, [sp, #64]
  4066b0:	str	x0, [sp, #88]
  4066b4:	mov	x21, x1
  4066b8:	mov	x22, x2
  4066bc:	rev16	w3, w0
  4066c0:	and	w3, w3, #0xffff
  4066c4:	add	x20, sp, #0x58
  4066c8:	add	x25, x20, #0x6
  4066cc:	mov	x19, #0x0                   	// #0
  4066d0:	adrp	x24, 40c000 <ferror@plt+0x98f0>
  4066d4:	add	x24, x24, #0x3e8
  4066d8:	adrp	x23, 40c000 <ferror@plt+0x98f0>
  4066dc:	add	x23, x23, #0xf68
  4066e0:	mov	x4, x24
  4066e4:	mov	x2, x23
  4066e8:	sub	x1, x22, x19
  4066ec:	add	x0, x21, x19
  4066f0:	bl	4021c0 <snprintf@plt>
  4066f4:	tbnz	w0, #31, 406738 <ferror@plt+0x4028>
  4066f8:	add	x19, x19, w0, sxtw
  4066fc:	ldrh	w3, [x20, #2]!
  406700:	rev16	w3, w3
  406704:	and	w3, w3, #0xffff
  406708:	cmp	x25, x20
  40670c:	b.ne	4066e0 <ferror@plt+0x3fd0>  // b.any
  406710:	adrp	x4, 40c000 <ferror@plt+0x98f0>
  406714:	add	x4, x4, #0xce8
  406718:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  40671c:	add	x2, x2, #0xf68
  406720:	sub	x1, x22, x19
  406724:	add	x0, x21, x19
  406728:	bl	4021c0 <snprintf@plt>
  40672c:	add	x19, x19, w0, sxtw
  406730:	cmp	w0, #0x0
  406734:	csel	w0, w19, w0, ge  // ge = tcont
  406738:	ldp	x19, x20, [sp, #16]
  40673c:	ldp	x21, x22, [sp, #32]
  406740:	ldp	x23, x24, [sp, #48]
  406744:	ldr	x25, [sp, #64]
  406748:	ldp	x29, x30, [sp], #96
  40674c:	ret
  406750:	cbz	x1, 4067f8 <ferror@plt+0x40e8>
  406754:	stp	x29, x30, [sp, #-64]!
  406758:	mov	x29, sp
  40675c:	stp	x19, x20, [sp, #16]
  406760:	stp	x21, x22, [sp, #32]
  406764:	stp	x23, x24, [sp, #48]
  406768:	mov	x21, x0
  40676c:	mov	x19, x1
  406770:	mov	x24, x2
  406774:	bl	402430 <__ctype_b_loc@plt>
  406778:	mov	x22, x0
  40677c:	mov	x20, x21
  406780:	add	x21, x21, x19
  406784:	adrp	x23, 40c000 <ferror@plt+0x98f0>
  406788:	add	x23, x23, #0xf70
  40678c:	b	4067a8 <ferror@plt+0x4098>
  406790:	mov	w1, w19
  406794:	mov	x0, x23
  406798:	bl	402640 <printf@plt>
  40679c:	add	x20, x20, #0x1
  4067a0:	cmp	x20, x21
  4067a4:	b.eq	4067e4 <ferror@plt+0x40d4>  // b.none
  4067a8:	ldrb	w19, [x20]
  4067ac:	and	x3, x19, #0xff
  4067b0:	ldr	x1, [x22]
  4067b4:	ldrh	w1, [x1, x3, lsl #1]
  4067b8:	and	w1, w1, #0x4000
  4067bc:	cmp	w19, #0x5c
  4067c0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4067c4:	b.eq	406790 <ferror@plt+0x4080>  // b.none
  4067c8:	mov	w1, w19
  4067cc:	mov	x0, x24
  4067d0:	bl	4024e0 <strchr@plt>
  4067d4:	cbnz	x0, 406790 <ferror@plt+0x4080>
  4067d8:	mov	w0, w19
  4067dc:	bl	402680 <putchar@plt>
  4067e0:	b	40679c <ferror@plt+0x408c>
  4067e4:	ldp	x19, x20, [sp, #16]
  4067e8:	ldp	x21, x22, [sp, #32]
  4067ec:	ldp	x23, x24, [sp, #48]
  4067f0:	ldp	x29, x30, [sp], #64
  4067f4:	ret
  4067f8:	ret
  4067fc:	stp	x29, x30, [sp, #-96]!
  406800:	mov	x29, sp
  406804:	stp	x19, x20, [sp, #16]
  406808:	mov	x20, x0
  40680c:	add	x19, sp, #0x50
  406810:	mov	x1, #0x0                   	// #0
  406814:	mov	x0, x19
  406818:	bl	4022f0 <gettimeofday@plt>
  40681c:	mov	x0, x19
  406820:	bl	4021e0 <localtime@plt>
  406824:	adrp	x1, 420000 <ferror@plt+0x1d8f0>
  406828:	ldr	x1, [x1, #4032]
  40682c:	ldr	w1, [x1]
  406830:	cbz	w1, 406878 <ferror@plt+0x4168>
  406834:	add	x19, sp, #0x28
  406838:	mov	x3, x0
  40683c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  406840:	add	x2, x2, #0xf78
  406844:	mov	x1, #0x28                  	// #40
  406848:	mov	x0, x19
  40684c:	bl	402190 <strftime@plt>
  406850:	ldr	x3, [sp, #88]
  406854:	mov	x2, x19
  406858:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40685c:	add	x1, x1, #0xf90
  406860:	mov	x0, x20
  406864:	bl	4026d0 <fprintf@plt>
  406868:	mov	w0, #0x0                   	// #0
  40686c:	ldp	x19, x20, [sp, #16]
  406870:	ldp	x29, x30, [sp], #96
  406874:	ret
  406878:	bl	4025b0 <asctime@plt>
  40687c:	mov	x19, x0
  406880:	bl	4020b0 <strlen@plt>
  406884:	add	x0, x19, x0
  406888:	sturb	wzr, [x0, #-1]
  40688c:	ldr	x3, [sp, #88]
  406890:	mov	x2, x19
  406894:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  406898:	add	x1, x1, #0xfa0
  40689c:	mov	x0, x20
  4068a0:	bl	4026d0 <fprintf@plt>
  4068a4:	b	406868 <ferror@plt+0x4158>
  4068a8:	stp	x29, x30, [sp, #-128]!
  4068ac:	mov	x29, sp
  4068b0:	stp	x19, x20, [sp, #16]
  4068b4:	stp	x21, x22, [sp, #32]
  4068b8:	mov	x20, x0
  4068bc:	mov	x19, x1
  4068c0:	ldr	x0, [x2, #40]
  4068c4:	mov	w21, #0x0                   	// #0
  4068c8:	cbz	x0, 4069b8 <ferror@plt+0x42a8>
  4068cc:	ldr	w21, [x0, #4]
  4068d0:	cbz	w21, 406980 <ferror@plt+0x4270>
  4068d4:	str	x23, [sp, #48]
  4068d8:	ldr	x23, [x2, #296]
  4068dc:	cbz	x23, 406930 <ferror@plt+0x4220>
  4068e0:	bl	408c38 <ferror@plt+0x6528>
  4068e4:	and	w0, w0, #0xff
  4068e8:	cbz	w0, 406914 <ferror@plt+0x4204>
  4068ec:	mov	w4, w21
  4068f0:	mov	x3, #0x0                   	// #0
  4068f4:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4068f8:	add	x2, x2, #0xfc0
  4068fc:	mov	w1, #0x6                   	// #6
  406900:	mov	w0, #0x2                   	// #2
  406904:	bl	408d74 <ferror@plt+0x6664>
  406908:	mov	w21, #0x0                   	// #0
  40690c:	ldr	x23, [sp, #48]
  406910:	b	4069b8 <ferror@plt+0x42a8>
  406914:	mov	w0, w21
  406918:	bl	407be0 <ferror@plt+0x54d0>
  40691c:	mov	x22, x0
  406920:	mov	w21, #0x0                   	// #0
  406924:	cbnz	x22, 406a0c <ferror@plt+0x42fc>
  406928:	ldr	x23, [sp, #48]
  40692c:	b	4069b8 <ferror@plt+0x42a8>
  406930:	mov	w0, w21
  406934:	bl	407c1c <ferror@plt+0x550c>
  406938:	mov	x22, x0
  40693c:	bl	408c38 <ferror@plt+0x6528>
  406940:	and	w0, w0, #0xff
  406944:	cbnz	w0, 40695c <ferror@plt+0x424c>
  406948:	mov	w0, w21
  40694c:	bl	407d04 <ferror@plt+0x55f4>
  406950:	eor	w21, w0, #0x1
  406954:	and	w21, w21, #0x1
  406958:	b	406924 <ferror@plt+0x4214>
  40695c:	mov	x4, x22
  406960:	mov	x3, #0x0                   	// #0
  406964:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  406968:	add	x2, x2, #0xe80
  40696c:	mov	w1, #0x6                   	// #6
  406970:	mov	w0, #0x2                   	// #2
  406974:	bl	409248 <ferror@plt+0x6b38>
  406978:	mov	x22, x23
  40697c:	b	406948 <ferror@plt+0x4238>
  406980:	bl	408c38 <ferror@plt+0x6528>
  406984:	and	w0, w0, #0xff
  406988:	cbnz	w0, 4069e8 <ferror@plt+0x42d8>
  40698c:	mov	w21, #0x0                   	// #0
  406990:	adrp	x22, 40c000 <ferror@plt+0x98f0>
  406994:	add	x22, x22, #0xfb8
  406998:	add	x0, sp, #0x40
  40699c:	mov	x4, x22
  4069a0:	mov	x3, x19
  4069a4:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4069a8:	add	x2, x2, #0xfd0
  4069ac:	mov	x1, #0x40                  	// #64
  4069b0:	mov	x19, x0
  4069b4:	bl	4021c0 <snprintf@plt>
  4069b8:	mov	x4, x19
  4069bc:	mov	x3, x20
  4069c0:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4069c4:	add	x2, x2, #0xfd8
  4069c8:	mov	w1, #0x0                   	// #0
  4069cc:	mov	w0, #0x4                   	// #4
  4069d0:	bl	409248 <ferror@plt+0x6b38>
  4069d4:	mov	w0, w21
  4069d8:	ldp	x19, x20, [sp, #16]
  4069dc:	ldp	x21, x22, [sp, #32]
  4069e0:	ldp	x29, x30, [sp], #128
  4069e4:	ret
  4069e8:	mov	x4, #0x0                   	// #0
  4069ec:	mov	x3, #0x0                   	// #0
  4069f0:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4069f4:	add	x2, x2, #0xe80
  4069f8:	mov	w1, #0x6                   	// #6
  4069fc:	mov	w0, #0x2                   	// #2
  406a00:	bl	409528 <ferror@plt+0x6e18>
  406a04:	mov	w21, #0x0                   	// #0
  406a08:	b	4069b8 <ferror@plt+0x42a8>
  406a0c:	ldr	x23, [sp, #48]
  406a10:	b	406998 <ferror@plt+0x4288>
  406a14:	stp	x29, x30, [sp, #-112]!
  406a18:	mov	x29, sp
  406a1c:	stp	x19, x20, [sp, #16]
  406a20:	stp	x21, x22, [sp, #32]
  406a24:	stp	x23, x24, [sp, #48]
  406a28:	mov	x20, x0
  406a2c:	mov	x24, x1
  406a30:	mov	x23, x2
  406a34:	mov	x3, x2
  406a38:	mov	w2, #0xa                   	// #10
  406a3c:	bl	402690 <__getdelim@plt>
  406a40:	mov	x21, x0
  406a44:	tbnz	x0, #63, 406ba8 <ferror@plt+0x4498>
  406a48:	stp	x25, x26, [sp, #64]
  406a4c:	stp	x27, x28, [sp, #80]
  406a50:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  406a54:	ldr	x0, [x0, #4000]
  406a58:	ldr	w1, [x0]
  406a5c:	add	w1, w1, #0x1
  406a60:	str	w1, [x0]
  406a64:	mov	w1, #0x23                  	// #35
  406a68:	ldr	x0, [x20]
  406a6c:	bl	4024e0 <strchr@plt>
  406a70:	cbz	x0, 406a78 <ferror@plt+0x4368>
  406a74:	strb	wzr, [x0]
  406a78:	adrp	x25, 40d000 <ferror@plt+0xa8f0>
  406a7c:	add	x25, x25, #0x10
  406a80:	add	x27, sp, #0x68
  406a84:	add	x26, sp, #0x60
  406a88:	adrp	x22, 420000 <ferror@plt+0x1d8f0>
  406a8c:	ldr	x22, [x22, #4000]
  406a90:	b	406b0c <ferror@plt+0x43fc>
  406a94:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  406a98:	ldr	x0, [x0, #3992]
  406a9c:	ldr	x3, [x0]
  406aa0:	mov	x2, #0x1a                  	// #26
  406aa4:	mov	x1, #0x1                   	// #1
  406aa8:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  406aac:	add	x0, x0, #0xfe0
  406ab0:	bl	402500 <fwrite@plt>
  406ab4:	mov	x21, x19
  406ab8:	ldp	x25, x26, [sp, #64]
  406abc:	ldp	x27, x28, [sp, #80]
  406ac0:	b	406ba8 <ferror@plt+0x4498>
  406ac4:	ldr	x0, [x20]
  406ac8:	bl	4020b0 <strlen@plt>
  406acc:	mov	x28, x0
  406ad0:	ldr	x0, [sp, #96]
  406ad4:	bl	4020b0 <strlen@plt>
  406ad8:	add	x1, x28, x0
  406adc:	add	x1, x1, #0x1
  406ae0:	str	x1, [x24]
  406ae4:	ldr	x0, [x20]
  406ae8:	bl	402350 <realloc@plt>
  406aec:	str	x0, [x20]
  406af0:	cbz	x0, 406b6c <ferror@plt+0x445c>
  406af4:	sub	x19, x19, #0x2
  406af8:	add	x21, x21, x19
  406afc:	ldr	x1, [sp, #96]
  406b00:	bl	4022a0 <strcat@plt>
  406b04:	ldr	x0, [sp, #96]
  406b08:	bl	402480 <free@plt>
  406b0c:	mov	x1, x25
  406b10:	ldr	x0, [x20]
  406b14:	bl	4025f0 <strstr@plt>
  406b18:	mov	x28, x0
  406b1c:	cbz	x0, 406ba0 <ferror@plt+0x4490>
  406b20:	str	xzr, [sp, #96]
  406b24:	str	xzr, [sp, #104]
  406b28:	mov	x3, x23
  406b2c:	mov	w2, #0xa                   	// #10
  406b30:	mov	x1, x27
  406b34:	mov	x0, x26
  406b38:	bl	402690 <__getdelim@plt>
  406b3c:	mov	x19, x0
  406b40:	tbnz	x0, #63, 406a94 <ferror@plt+0x4384>
  406b44:	ldr	w0, [x22]
  406b48:	add	w0, w0, #0x1
  406b4c:	str	w0, [x22]
  406b50:	strb	wzr, [x28]
  406b54:	mov	w1, #0x23                  	// #35
  406b58:	ldr	x0, [sp, #96]
  406b5c:	bl	4024e0 <strchr@plt>
  406b60:	cbz	x0, 406ac4 <ferror@plt+0x43b4>
  406b64:	strb	wzr, [x0]
  406b68:	b	406ac4 <ferror@plt+0x43b4>
  406b6c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  406b70:	ldr	x0, [x0, #3992]
  406b74:	ldr	x3, [x0]
  406b78:	mov	x2, #0xe                   	// #14
  406b7c:	mov	x1, #0x1                   	// #1
  406b80:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406b84:	add	x0, x0, #0x0
  406b88:	bl	402500 <fwrite@plt>
  406b8c:	str	xzr, [x24]
  406b90:	mov	x21, #0xffffffffffffffff    	// #-1
  406b94:	ldp	x25, x26, [sp, #64]
  406b98:	ldp	x27, x28, [sp, #80]
  406b9c:	b	406ba8 <ferror@plt+0x4498>
  406ba0:	ldp	x25, x26, [sp, #64]
  406ba4:	ldp	x27, x28, [sp, #80]
  406ba8:	mov	x0, x21
  406bac:	ldp	x19, x20, [sp, #16]
  406bb0:	ldp	x21, x22, [sp, #32]
  406bb4:	ldp	x23, x24, [sp, #48]
  406bb8:	ldp	x29, x30, [sp], #112
  406bbc:	ret
  406bc0:	stp	x29, x30, [sp, #-96]!
  406bc4:	mov	x29, sp
  406bc8:	stp	x19, x20, [sp, #16]
  406bcc:	stp	x21, x22, [sp, #32]
  406bd0:	stp	x25, x26, [sp, #64]
  406bd4:	mov	x19, x0
  406bd8:	mov	x25, x1
  406bdc:	ldrb	w0, [x0]
  406be0:	cbz	w0, 406cdc <ferror@plt+0x45cc>
  406be4:	stp	x23, x24, [sp, #48]
  406be8:	str	x27, [sp, #80]
  406bec:	mov	x20, #0x0                   	// #0
  406bf0:	adrp	x23, 40d000 <ferror@plt+0xa8f0>
  406bf4:	add	x23, x23, #0xd0
  406bf8:	sub	w24, w2, #0x1
  406bfc:	mov	w26, #0x22                  	// #34
  406c00:	b	406c64 <ferror@plt+0x4554>
  406c04:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  406c08:	ldr	x0, [x0, #3992]
  406c0c:	ldr	x3, [x0]
  406c10:	mov	x2, #0x1e                  	// #30
  406c14:	mov	x1, #0x1                   	// #1
  406c18:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406c1c:	add	x0, x0, #0x18
  406c20:	bl	402500 <fwrite@plt>
  406c24:	mov	w0, #0x1                   	// #1
  406c28:	bl	4020c0 <exit@plt>
  406c2c:	add	w21, w20, #0x1
  406c30:	str	x27, [x25, x20, lsl #3]
  406c34:	mov	x1, x23
  406c38:	mov	x0, x27
  406c3c:	bl	402620 <strcspn@plt>
  406c40:	mov	x1, x0
  406c44:	add	x0, x27, x0
  406c48:	ldrb	w1, [x27, x1]
  406c4c:	cbz	w1, 406d08 <ferror@plt+0x45f8>
  406c50:	mov	x19, x0
  406c54:	strb	wzr, [x19], #1
  406c58:	add	x20, x20, #0x1
  406c5c:	ldrb	w0, [x0, #1]
  406c60:	cbz	w0, 406cd0 <ferror@plt+0x45c0>
  406c64:	mov	w21, w20
  406c68:	mov	x1, x23
  406c6c:	mov	x0, x19
  406c70:	bl	4024d0 <strspn@plt>
  406c74:	add	x27, x19, x0
  406c78:	ldrb	w1, [x19, x0]
  406c7c:	cbz	w1, 406ce4 <ferror@plt+0x45d4>
  406c80:	cmp	w24, w20
  406c84:	b.le	406c04 <ferror@plt+0x44f4>
  406c88:	cmp	w1, #0x27
  406c8c:	ccmp	w1, w26, #0x4, ne  // ne = any
  406c90:	b.ne	406c2c <ferror@plt+0x451c>  // b.any
  406c94:	add	x0, x27, #0x1
  406c98:	add	w21, w20, #0x1
  406c9c:	str	x0, [x25, x20, lsl #3]
  406ca0:	bl	4024e0 <strchr@plt>
  406ca4:	cbnz	x0, 406c50 <ferror@plt+0x4540>
  406ca8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  406cac:	ldr	x0, [x0, #3992]
  406cb0:	ldr	x3, [x0]
  406cb4:	mov	x2, #0x1b                  	// #27
  406cb8:	mov	x1, #0x1                   	// #1
  406cbc:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406cc0:	add	x0, x0, #0x38
  406cc4:	bl	402500 <fwrite@plt>
  406cc8:	mov	w0, #0x1                   	// #1
  406ccc:	bl	4020c0 <exit@plt>
  406cd0:	ldp	x23, x24, [sp, #48]
  406cd4:	ldr	x27, [sp, #80]
  406cd8:	b	406cec <ferror@plt+0x45dc>
  406cdc:	mov	w21, #0x0                   	// #0
  406ce0:	b	406cec <ferror@plt+0x45dc>
  406ce4:	ldp	x23, x24, [sp, #48]
  406ce8:	ldr	x27, [sp, #80]
  406cec:	str	xzr, [x25, w21, sxtw #3]
  406cf0:	mov	w0, w21
  406cf4:	ldp	x19, x20, [sp, #16]
  406cf8:	ldp	x21, x22, [sp, #32]
  406cfc:	ldp	x25, x26, [sp, #64]
  406d00:	ldp	x29, x30, [sp], #96
  406d04:	ret
  406d08:	ldp	x23, x24, [sp, #48]
  406d0c:	ldr	x27, [sp, #80]
  406d10:	b	406cec <ferror@plt+0x45dc>
  406d14:	stp	x29, x30, [sp, #-64]!
  406d18:	mov	x29, sp
  406d1c:	stp	x19, x20, [sp, #16]
  406d20:	str	x21, [sp, #32]
  406d24:	mov	x20, x0
  406d28:	ldr	w0, [x1, #16]
  406d2c:	str	x0, [sp, #56]
  406d30:	ldr	w21, [x1, #20]
  406d34:	add	x0, sp, #0x38
  406d38:	bl	4021e0 <localtime@plt>
  406d3c:	bl	4025b0 <asctime@plt>
  406d40:	mov	x19, x0
  406d44:	bl	4020b0 <strlen@plt>
  406d48:	add	x0, x19, x0
  406d4c:	sturb	wzr, [x0, #-1]
  406d50:	mov	x3, x21
  406d54:	mov	x2, x19
  406d58:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  406d5c:	add	x1, x1, #0x58
  406d60:	mov	x0, x20
  406d64:	bl	4026d0 <fprintf@plt>
  406d68:	ldp	x19, x20, [sp, #16]
  406d6c:	ldr	x21, [sp, #32]
  406d70:	ldp	x29, x30, [sp], #64
  406d74:	ret
  406d78:	stp	x29, x30, [sp, #-32]!
  406d7c:	mov	x29, sp
  406d80:	str	x19, [sp, #16]
  406d84:	mov	x19, x1
  406d88:	mov	w2, w0
  406d8c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  406d90:	add	x1, x1, #0x60
  406d94:	mov	x0, x19
  406d98:	bl	402160 <sprintf@plt>
  406d9c:	mov	x0, x19
  406da0:	ldr	x19, [sp, #16]
  406da4:	ldp	x29, x30, [sp], #32
  406da8:	ret
  406dac:	stp	x29, x30, [sp, #-80]!
  406db0:	mov	x29, sp
  406db4:	stp	x19, x20, [sp, #16]
  406db8:	stp	x21, x22, [sp, #32]
  406dbc:	mov	x21, x0
  406dc0:	mov	x20, x1
  406dc4:	mov	x0, x1
  406dc8:	bl	4020b0 <strlen@plt>
  406dcc:	cmp	x0, #0x17
  406dd0:	b.ne	406e64 <ferror@plt+0x4754>  // b.any
  406dd4:	add	x19, x20, #0x2
  406dd8:	add	x1, x20, #0x17
  406ddc:	mov	x2, x19
  406de0:	ldrb	w0, [x2]
  406de4:	cmp	w0, #0x3a
  406de8:	b.ne	406e6c <ferror@plt+0x475c>  // b.any
  406dec:	add	x2, x2, #0x3
  406df0:	cmp	x2, x1
  406df4:	b.ne	406de0 <ferror@plt+0x46d0>  // b.any
  406df8:	str	x23, [sp, #48]
  406dfc:	str	xzr, [x21]
  406e00:	mov	w20, #0x38                  	// #56
  406e04:	add	x23, sp, #0x48
  406e08:	mov	w22, #0x10                  	// #16
  406e0c:	mov	w2, w22
  406e10:	mov	x1, x23
  406e14:	sub	x0, x19, #0x2
  406e18:	bl	4020a0 <strtoul@plt>
  406e1c:	cmp	x0, #0xff
  406e20:	ldr	x1, [sp, #72]
  406e24:	ccmp	x1, x19, #0x0, ls  // ls = plast
  406e28:	b.ne	406e74 <ferror@plt+0x4764>  // b.any
  406e2c:	lsl	x0, x0, x20
  406e30:	ldr	x1, [x21]
  406e34:	orr	x0, x1, x0
  406e38:	str	x0, [x21]
  406e3c:	add	x19, x19, #0x3
  406e40:	sub	w20, w20, #0x8
  406e44:	cmn	w20, #0x8
  406e48:	b.ne	406e0c <ferror@plt+0x46fc>  // b.any
  406e4c:	mov	w0, #0x0                   	// #0
  406e50:	ldr	x23, [sp, #48]
  406e54:	ldp	x19, x20, [sp, #16]
  406e58:	ldp	x21, x22, [sp, #32]
  406e5c:	ldp	x29, x30, [sp], #80
  406e60:	ret
  406e64:	mov	w0, #0xffffffff            	// #-1
  406e68:	b	406e54 <ferror@plt+0x4744>
  406e6c:	mov	w0, #0xffffffff            	// #-1
  406e70:	b	406e54 <ferror@plt+0x4744>
  406e74:	mov	w0, #0xffffffff            	// #-1
  406e78:	ldr	x23, [sp, #48]
  406e7c:	b	406e54 <ferror@plt+0x4744>
  406e80:	cmp	w0, #0x5
  406e84:	b.ne	406e9c <ferror@plt+0x478c>  // b.any
  406e88:	cmp	w1, #0x80
  406e8c:	b.eq	406ea4 <ferror@plt+0x4794>  // b.none
  406e90:	cmp	w1, #0x81
  406e94:	mov	w0, #0xa                   	// #10
  406e98:	csel	w1, w1, w0, ne  // ne = any
  406e9c:	mov	w0, w1
  406ea0:	ret
  406ea4:	mov	w1, #0x2                   	// #2
  406ea8:	b	406e9c <ferror@plt+0x478c>
  406eac:	sub	sp, sp, #0x9f0
  406eb0:	stp	x29, x30, [sp]
  406eb4:	mov	x29, sp
  406eb8:	stp	x19, x20, [sp, #16]
  406ebc:	stp	x21, x22, [sp, #32]
  406ec0:	str	x23, [sp, #48]
  406ec4:	mov	x19, x0
  406ec8:	ldr	x21, [x1, #184]
  406ecc:	mov	x22, x0
  406ed0:	mov	w23, #0xc0                  	// #192
  406ed4:	cbz	x21, 406f38 <ferror@plt+0x4828>
  406ed8:	ldrh	w20, [x21]
  406edc:	sub	w20, w20, #0x4
  406ee0:	cmp	w23, w20
  406ee4:	b.gt	406fe4 <ferror@plt+0x48d4>
  406ee8:	mov	w20, w23
  406eec:	sxtw	x2, w20
  406ef0:	add	x1, x21, #0x4
  406ef4:	mov	x0, x22
  406ef8:	bl	402080 <memcpy@plt>
  406efc:	cmp	x22, x19
  406f00:	b.eq	406f1c <ferror@plt+0x480c>  // b.none
  406f04:	mov	x0, #0x0                   	// #0
  406f08:	ldr	w1, [x22, x0, lsl #2]
  406f0c:	str	x1, [x19, x0, lsl #3]
  406f10:	add	x0, x0, #0x1
  406f14:	cmp	x0, #0x18
  406f18:	b.ne	406f08 <ferror@plt+0x47f8>  // b.any
  406f1c:	mov	w0, w23
  406f20:	ldp	x19, x20, [sp, #16]
  406f24:	ldp	x21, x22, [sp, #32]
  406f28:	ldr	x23, [sp, #48]
  406f2c:	ldp	x29, x30, [sp]
  406f30:	add	sp, sp, #0x9f0
  406f34:	ret
  406f38:	ldr	x21, [x1, #56]
  406f3c:	mov	w23, #0x60                  	// #96
  406f40:	add	x22, sp, #0x990
  406f44:	cbnz	x21, 406ed8 <ferror@plt+0x47c8>
  406f48:	ldr	x2, [x1, #96]
  406f4c:	cbz	x2, 406ffc <ferror@plt+0x48ec>
  406f50:	ldrh	w3, [x2], #4
  406f54:	sub	w3, w3, #0x4
  406f58:	mov	w1, #0x128                 	// #296
  406f5c:	add	x0, sp, #0x48
  406f60:	bl	40bd80 <ferror@plt+0x9670>
  406f64:	ldr	x0, [sp, #96]
  406f68:	cbz	x0, 406fdc <ferror@plt+0x48cc>
  406f6c:	stp	xzr, xzr, [x19]
  406f70:	stp	xzr, xzr, [x19, #16]
  406f74:	stp	xzr, xzr, [x19, #32]
  406f78:	stp	xzr, xzr, [x19, #48]
  406f7c:	stp	xzr, xzr, [x19, #64]
  406f80:	stp	xzr, xzr, [x19, #80]
  406f84:	stp	xzr, xzr, [x19, #96]
  406f88:	stp	xzr, xzr, [x19, #112]
  406f8c:	stp	xzr, xzr, [x19, #128]
  406f90:	stp	xzr, xzr, [x19, #144]
  406f94:	stp	xzr, xzr, [x19, #160]
  406f98:	stp	xzr, xzr, [x19, #176]
  406f9c:	ldur	x1, [x0, #12]
  406fa0:	str	x1, [x19]
  406fa4:	ldur	x1, [x0, #20]
  406fa8:	str	x1, [x19, #16]
  406fac:	ldur	x1, [x0, #44]
  406fb0:	str	x1, [x19, #8]
  406fb4:	ldur	x1, [x0, #52]
  406fb8:	str	x1, [x19, #24]
  406fbc:	ldur	x1, [x0, #108]
  406fc0:	str	x1, [x19, #32]
  406fc4:	ldur	x1, [x0, #116]
  406fc8:	str	x1, [x19, #40]
  406fcc:	ldur	x1, [x0, #188]
  406fd0:	str	x1, [x19, #64]
  406fd4:	ldur	x0, [x0, #252]
  406fd8:	str	x0, [x19, #104]
  406fdc:	mov	w23, #0xc0                  	// #192
  406fe0:	b	406f1c <ferror@plt+0x480c>
  406fe4:	sub	w2, w23, w20
  406fe8:	sxtw	x2, w2
  406fec:	mov	w1, #0x0                   	// #0
  406ff0:	add	x0, x22, w20, sxtw
  406ff4:	bl	4022d0 <memset@plt>
  406ff8:	b	406eec <ferror@plt+0x47dc>
  406ffc:	mov	w23, #0xffffffff            	// #-1
  407000:	b	406f1c <ferror@plt+0x480c>
  407004:	stp	x29, x30, [sp, #-48]!
  407008:	mov	x29, sp
  40700c:	stp	x19, x20, [sp, #16]
  407010:	stp	x21, x22, [sp, #32]
  407014:	mov	x22, x0
  407018:	mov	x21, x1
  40701c:	mov	x19, x2
  407020:	mov	x0, x1
  407024:	bl	4020b0 <strlen@plt>
  407028:	mov	x20, x0
  40702c:	cbnz	x19, 407044 <ferror@plt+0x4934>
  407030:	mov	x0, x20
  407034:	ldp	x19, x20, [sp, #16]
  407038:	ldp	x21, x22, [sp, #32]
  40703c:	ldp	x29, x30, [sp], #48
  407040:	ret
  407044:	sub	x19, x19, #0x1
  407048:	cmp	x19, x0
  40704c:	csel	x19, x19, x0, ls  // ls = plast
  407050:	mov	x2, x19
  407054:	mov	x1, x21
  407058:	mov	x0, x22
  40705c:	bl	402080 <memcpy@plt>
  407060:	strb	wzr, [x22, x19]
  407064:	b	407030 <ferror@plt+0x4920>
  407068:	stp	x29, x30, [sp, #-48]!
  40706c:	mov	x29, sp
  407070:	stp	x19, x20, [sp, #16]
  407074:	stp	x21, x22, [sp, #32]
  407078:	mov	x22, x0
  40707c:	mov	x21, x1
  407080:	mov	x20, x2
  407084:	bl	4020b0 <strlen@plt>
  407088:	mov	x19, x0
  40708c:	cmp	x0, x20
  407090:	b.cc	4070b0 <ferror@plt+0x49a0>  // b.lo, b.ul, b.last
  407094:	mov	x0, x21
  407098:	bl	4020b0 <strlen@plt>
  40709c:	add	x0, x0, x19
  4070a0:	ldp	x19, x20, [sp, #16]
  4070a4:	ldp	x21, x22, [sp, #32]
  4070a8:	ldp	x29, x30, [sp], #48
  4070ac:	ret
  4070b0:	sub	x2, x20, x0
  4070b4:	mov	x1, x21
  4070b8:	add	x0, x22, x0
  4070bc:	bl	407004 <ferror@plt+0x48f4>
  4070c0:	add	x0, x0, x19
  4070c4:	b	4070a0 <ferror@plt+0x4990>
  4070c8:	stp	x29, x30, [sp, #-48]!
  4070cc:	mov	x29, sp
  4070d0:	bl	402170 <getuid@plt>
  4070d4:	cbnz	w0, 4070e0 <ferror@plt+0x49d0>
  4070d8:	ldp	x29, x30, [sp], #48
  4070dc:	ret
  4070e0:	bl	402120 <geteuid@plt>
  4070e4:	cbz	w0, 4070d8 <ferror@plt+0x49c8>
  4070e8:	str	x19, [sp, #16]
  4070ec:	bl	402450 <cap_get_proc@plt>
  4070f0:	mov	x19, x0
  4070f4:	cbz	x0, 40713c <ferror@plt+0x4a2c>
  4070f8:	add	x3, sp, #0x2c
  4070fc:	mov	w2, #0x2                   	// #2
  407100:	mov	w1, #0xc                   	// #12
  407104:	bl	402330 <cap_get_flag@plt>
  407108:	cbnz	w0, 407144 <ferror@plt+0x4a34>
  40710c:	ldr	w0, [sp, #44]
  407110:	cbnz	w0, 40712c <ferror@plt+0x4a1c>
  407114:	mov	x0, x19
  407118:	bl	402570 <cap_clear@plt>
  40711c:	cbnz	w0, 40714c <ferror@plt+0x4a3c>
  407120:	mov	x0, x19
  407124:	bl	402370 <cap_set_proc@plt>
  407128:	cbnz	w0, 407154 <ferror@plt+0x4a44>
  40712c:	mov	x0, x19
  407130:	bl	4025c0 <cap_free@plt>
  407134:	ldr	x19, [sp, #16]
  407138:	b	4070d8 <ferror@plt+0x49c8>
  40713c:	mov	w0, #0x1                   	// #1
  407140:	bl	4020c0 <exit@plt>
  407144:	mov	w0, #0x1                   	// #1
  407148:	bl	4020c0 <exit@plt>
  40714c:	mov	w0, #0x1                   	// #1
  407150:	bl	4020c0 <exit@plt>
  407154:	mov	w0, #0x1                   	// #1
  407158:	bl	4020c0 <exit@plt>
  40715c:	stp	x29, x30, [sp, #-64]!
  407160:	mov	x29, sp
  407164:	stp	x19, x20, [sp, #16]
  407168:	str	x21, [sp, #32]
  40716c:	mov	x21, x0
  407170:	mov	x19, x1
  407174:	add	x1, sp, #0x38
  407178:	mov	x0, x19
  40717c:	bl	402110 <strtod@plt>
  407180:	ldr	x20, [sp, #56]
  407184:	cmp	x20, x19
  407188:	b.eq	4072a0 <ferror@plt+0x4b90>  // b.none
  40718c:	str	d8, [sp, #40]
  407190:	fmov	d8, d0
  407194:	ldrb	w0, [x20]
  407198:	cbz	w0, 4071e8 <ferror@plt+0x4ad8>
  40719c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4071a0:	add	x1, x1, #0x570
  4071a4:	mov	x0, x20
  4071a8:	bl	402340 <strcasecmp@plt>
  4071ac:	cbz	w0, 4071d8 <ferror@plt+0x4ac8>
  4071b0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4071b4:	add	x1, x1, #0xc40
  4071b8:	mov	x0, x20
  4071bc:	bl	402340 <strcasecmp@plt>
  4071c0:	cbz	w0, 4071d8 <ferror@plt+0x4ac8>
  4071c4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4071c8:	add	x1, x1, #0xc48
  4071cc:	mov	x0, x20
  4071d0:	bl	402340 <strcasecmp@plt>
  4071d4:	cbnz	w0, 407208 <ferror@plt+0x4af8>
  4071d8:	mov	x0, #0x848000000000        	// #145685290680320
  4071dc:	movk	x0, #0x412e, lsl #48
  4071e0:	fmov	d0, x0
  4071e4:	fmul	d8, d8, d0
  4071e8:	fcvtzu	w1, d8
  4071ec:	str	w1, [x21]
  4071f0:	mov	w0, #0x0                   	// #0
  4071f4:	ldr	d8, [sp, #40]
  4071f8:	ldp	x19, x20, [sp, #16]
  4071fc:	ldr	x21, [sp, #32]
  407200:	ldp	x29, x30, [sp], #64
  407204:	ret
  407208:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40720c:	add	x1, x1, #0xc50
  407210:	mov	x0, x20
  407214:	bl	402340 <strcasecmp@plt>
  407218:	cbz	w0, 407244 <ferror@plt+0x4b34>
  40721c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  407220:	add	x1, x1, #0xc58
  407224:	mov	x0, x20
  407228:	bl	402340 <strcasecmp@plt>
  40722c:	cbz	w0, 407244 <ferror@plt+0x4b34>
  407230:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  407234:	add	x1, x1, #0xc60
  407238:	mov	x0, x20
  40723c:	bl	402340 <strcasecmp@plt>
  407240:	cbnz	w0, 407258 <ferror@plt+0x4b48>
  407244:	mov	x0, #0x400000000000        	// #70368744177664
  407248:	movk	x0, #0x408f, lsl #48
  40724c:	fmov	d0, x0
  407250:	fmul	d8, d8, d0
  407254:	b	4071e8 <ferror@plt+0x4ad8>
  407258:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40725c:	add	x1, x1, #0x70
  407260:	mov	x0, x20
  407264:	bl	402340 <strcasecmp@plt>
  407268:	cbz	w0, 4071e8 <ferror@plt+0x4ad8>
  40726c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407270:	add	x1, x1, #0x78
  407274:	mov	x0, x20
  407278:	bl	402340 <strcasecmp@plt>
  40727c:	cbz	w0, 4071e8 <ferror@plt+0x4ad8>
  407280:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407284:	add	x1, x1, #0x80
  407288:	mov	x0, x20
  40728c:	bl	402340 <strcasecmp@plt>
  407290:	cbz	w0, 4071e8 <ferror@plt+0x4ad8>
  407294:	mov	w0, #0xffffffff            	// #-1
  407298:	ldr	d8, [sp, #40]
  40729c:	b	4071f8 <ferror@plt+0x4ae8>
  4072a0:	mov	w0, #0xffffffff            	// #-1
  4072a4:	b	4071f8 <ferror@plt+0x4ae8>
  4072a8:	stp	x29, x30, [sp, #-32]!
  4072ac:	mov	x29, sp
  4072b0:	str	x19, [sp, #16]
  4072b4:	mov	w3, w0
  4072b8:	mov	x19, x1
  4072bc:	ucvtf	d0, w0
  4072c0:	mov	w0, #0x423f                	// #16959
  4072c4:	movk	w0, #0xf, lsl #16
  4072c8:	cmp	w3, w0
  4072cc:	b.hi	40730c <ferror@plt+0x4bfc>  // b.pmore
  4072d0:	cmp	w3, #0x3e7
  4072d4:	b.ls	407334 <ferror@plt+0x4c24>  // b.plast
  4072d8:	mov	x0, #0x400000000000        	// #70368744177664
  4072dc:	movk	x0, #0x408f, lsl #48
  4072e0:	fmov	d1, x0
  4072e4:	fdiv	d0, d0, d1
  4072e8:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  4072ec:	add	x2, x2, #0x90
  4072f0:	mov	x1, #0x3f                  	// #63
  4072f4:	mov	x0, x19
  4072f8:	bl	4021c0 <snprintf@plt>
  4072fc:	mov	x0, x19
  407300:	ldr	x19, [sp, #16]
  407304:	ldp	x29, x30, [sp], #32
  407308:	ret
  40730c:	mov	x0, #0x848000000000        	// #145685290680320
  407310:	movk	x0, #0x412e, lsl #48
  407314:	fmov	d1, x0
  407318:	fdiv	d0, d0, d1
  40731c:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407320:	add	x2, x2, #0x88
  407324:	mov	x1, #0x3f                  	// #63
  407328:	mov	x0, x19
  40732c:	bl	4021c0 <snprintf@plt>
  407330:	b	4072fc <ferror@plt+0x4bec>
  407334:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407338:	add	x2, x2, #0x98
  40733c:	mov	x1, #0x3f                  	// #63
  407340:	mov	x0, x19
  407344:	bl	4021c0 <snprintf@plt>
  407348:	b	4072fc <ferror@plt+0x4bec>
  40734c:	stp	x29, x30, [sp, #-64]!
  407350:	mov	x29, sp
  407354:	stp	x19, x20, [sp, #16]
  407358:	str	x21, [sp, #32]
  40735c:	mov	x21, x0
  407360:	mov	x19, x1
  407364:	add	x1, sp, #0x38
  407368:	mov	x0, x19
  40736c:	bl	402110 <strtod@plt>
  407370:	ldr	x20, [sp, #56]
  407374:	cmp	x20, x19
  407378:	b.eq	4074e0 <ferror@plt+0x4dd0>  // b.none
  40737c:	str	d8, [sp, #40]
  407380:	fmov	d8, d0
  407384:	ldrb	w0, [x20]
  407388:	cbz	w0, 4073d8 <ferror@plt+0x4cc8>
  40738c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407390:	add	x1, x1, #0x570
  407394:	mov	x0, x20
  407398:	bl	402340 <strcasecmp@plt>
  40739c:	cbz	w0, 4073c8 <ferror@plt+0x4cb8>
  4073a0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4073a4:	add	x1, x1, #0xc40
  4073a8:	mov	x0, x20
  4073ac:	bl	402340 <strcasecmp@plt>
  4073b0:	cbz	w0, 4073c8 <ferror@plt+0x4cb8>
  4073b4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4073b8:	add	x1, x1, #0xc48
  4073bc:	mov	x0, x20
  4073c0:	bl	402340 <strcasecmp@plt>
  4073c4:	cbnz	w0, 4073f8 <ferror@plt+0x4ce8>
  4073c8:	mov	x0, #0xcd6500000000        	// #225833675390976
  4073cc:	movk	x0, #0x41cd, lsl #48
  4073d0:	fmov	d0, x0
  4073d4:	fmul	d8, d8, d0
  4073d8:	fcvtzs	d8, d8
  4073dc:	str	d8, [x21]
  4073e0:	mov	w0, #0x0                   	// #0
  4073e4:	ldr	d8, [sp, #40]
  4073e8:	ldp	x19, x20, [sp, #16]
  4073ec:	ldr	x21, [sp, #32]
  4073f0:	ldp	x29, x30, [sp], #64
  4073f4:	ret
  4073f8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4073fc:	add	x1, x1, #0xc50
  407400:	mov	x0, x20
  407404:	bl	402340 <strcasecmp@plt>
  407408:	cbz	w0, 407434 <ferror@plt+0x4d24>
  40740c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  407410:	add	x1, x1, #0xc58
  407414:	mov	x0, x20
  407418:	bl	402340 <strcasecmp@plt>
  40741c:	cbz	w0, 407434 <ferror@plt+0x4d24>
  407420:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  407424:	add	x1, x1, #0xc60
  407428:	mov	x0, x20
  40742c:	bl	402340 <strcasecmp@plt>
  407430:	cbnz	w0, 407448 <ferror@plt+0x4d38>
  407434:	mov	x0, #0x848000000000        	// #145685290680320
  407438:	movk	x0, #0x412e, lsl #48
  40743c:	fmov	d0, x0
  407440:	fmul	d8, d8, d0
  407444:	b	4073d8 <ferror@plt+0x4cc8>
  407448:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40744c:	add	x1, x1, #0x70
  407450:	mov	x0, x20
  407454:	bl	402340 <strcasecmp@plt>
  407458:	cbz	w0, 407484 <ferror@plt+0x4d74>
  40745c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407460:	add	x1, x1, #0x78
  407464:	mov	x0, x20
  407468:	bl	402340 <strcasecmp@plt>
  40746c:	cbz	w0, 407484 <ferror@plt+0x4d74>
  407470:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407474:	add	x1, x1, #0x80
  407478:	mov	x0, x20
  40747c:	bl	402340 <strcasecmp@plt>
  407480:	cbnz	w0, 407498 <ferror@plt+0x4d88>
  407484:	mov	x0, #0x400000000000        	// #70368744177664
  407488:	movk	x0, #0x408f, lsl #48
  40748c:	fmov	d0, x0
  407490:	fmul	d8, d8, d0
  407494:	b	4073d8 <ferror@plt+0x4cc8>
  407498:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40749c:	add	x1, x1, #0x7d8
  4074a0:	mov	x0, x20
  4074a4:	bl	402340 <strcasecmp@plt>
  4074a8:	cbz	w0, 4073d8 <ferror@plt+0x4cc8>
  4074ac:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4074b0:	add	x1, x1, #0xa0
  4074b4:	mov	x0, x20
  4074b8:	bl	402340 <strcasecmp@plt>
  4074bc:	cbz	w0, 4073d8 <ferror@plt+0x4cc8>
  4074c0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4074c4:	add	x1, x1, #0xa8
  4074c8:	mov	x0, x20
  4074cc:	bl	402340 <strcasecmp@plt>
  4074d0:	cbz	w0, 4073d8 <ferror@plt+0x4cc8>
  4074d4:	mov	w0, #0xffffffff            	// #-1
  4074d8:	ldr	d8, [sp, #40]
  4074dc:	b	4073e8 <ferror@plt+0x4cd8>
  4074e0:	mov	w0, #0xffffffff            	// #-1
  4074e4:	b	4073e8 <ferror@plt+0x4cd8>
  4074e8:	stp	x29, x30, [sp, #-32]!
  4074ec:	mov	x29, sp
  4074f0:	str	x19, [sp, #16]
  4074f4:	mov	x3, x0
  4074f8:	mov	x19, x1
  4074fc:	scvtf	d0, x0
  407500:	mov	x0, #0xc9ff                	// #51711
  407504:	movk	x0, #0x3b9a, lsl #16
  407508:	cmp	x3, x0
  40750c:	b.gt	407550 <ferror@plt+0x4e40>
  407510:	mov	x0, #0x423f                	// #16959
  407514:	movk	x0, #0xf, lsl #16
  407518:	cmp	x3, x0
  40751c:	b.gt	407584 <ferror@plt+0x4e74>
  407520:	cmp	x3, #0x3e7
  407524:	b.le	4075ac <ferror@plt+0x4e9c>
  407528:	mov	x0, #0x400000000000        	// #70368744177664
  40752c:	movk	x0, #0x408f, lsl #48
  407530:	fmov	d1, x0
  407534:	fdiv	d0, d0, d1
  407538:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  40753c:	add	x2, x2, #0xc0
  407540:	mov	x1, #0x3f                  	// #63
  407544:	mov	x0, x19
  407548:	bl	4021c0 <snprintf@plt>
  40754c:	b	407574 <ferror@plt+0x4e64>
  407550:	mov	x0, #0xcd6500000000        	// #225833675390976
  407554:	movk	x0, #0x41cd, lsl #48
  407558:	fmov	d1, x0
  40755c:	fdiv	d0, d0, d1
  407560:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407564:	add	x2, x2, #0xb0
  407568:	mov	x1, #0x3f                  	// #63
  40756c:	mov	x0, x19
  407570:	bl	4021c0 <snprintf@plt>
  407574:	mov	x0, x19
  407578:	ldr	x19, [sp, #16]
  40757c:	ldp	x29, x30, [sp], #32
  407580:	ret
  407584:	mov	x0, #0x848000000000        	// #145685290680320
  407588:	movk	x0, #0x412e, lsl #48
  40758c:	fmov	d1, x0
  407590:	fdiv	d0, d0, d1
  407594:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407598:	add	x2, x2, #0xb8
  40759c:	mov	x1, #0x3f                  	// #63
  4075a0:	mov	x0, x19
  4075a4:	bl	4021c0 <snprintf@plt>
  4075a8:	b	407574 <ferror@plt+0x4e64>
  4075ac:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  4075b0:	add	x2, x2, #0xc8
  4075b4:	mov	x1, #0x3f                  	// #63
  4075b8:	mov	x0, x19
  4075bc:	bl	4021c0 <snprintf@plt>
  4075c0:	b	407574 <ferror@plt+0x4e64>
  4075c4:	mov	w2, w0
  4075c8:	and	x1, x2, #0x3ff
  4075cc:	adrp	x0, 423000 <stdout@@GLIBC_2.17+0x1c78>
  4075d0:	add	x0, x0, #0xdd0
  4075d4:	ldr	x0, [x0, x1, lsl #3]
  4075d8:	cbz	x0, 4075f0 <ferror@plt+0x4ee0>
  4075dc:	ldr	w1, [x0, #36]
  4075e0:	cmp	w1, w2
  4075e4:	b.eq	4075f0 <ferror@plt+0x4ee0>  // b.none
  4075e8:	ldr	x0, [x0]
  4075ec:	cbnz	x0, 4075dc <ferror@plt+0x4ecc>
  4075f0:	ret
  4075f4:	stp	x29, x30, [sp, #-32]!
  4075f8:	mov	x29, sp
  4075fc:	stp	x19, x20, [sp, #16]
  407600:	mov	x20, x0
  407604:	ldr	x0, [x0, #48]
  407608:	ldr	x19, [x0], #-48
  40760c:	sub	x19, x19, #0x30
  407610:	cmp	x20, x0
  407614:	b.ne	407650 <ferror@plt+0x4f40>  // b.any
  407618:	ldp	x19, x20, [sp, #16]
  40761c:	ldp	x29, x30, [sp], #32
  407620:	ret
  407624:	ldr	x1, [x0, #56]
  407628:	ldr	x2, [x0, #48]
  40762c:	str	x1, [x2, #8]
  407630:	str	x2, [x1]
  407634:	bl	402480 <free@plt>
  407638:	ldr	x1, [x19, #48]
  40763c:	sub	x1, x1, #0x30
  407640:	mov	x0, x19
  407644:	cmp	x20, x19
  407648:	b.eq	407618 <ferror@plt+0x4f08>  // b.none
  40764c:	mov	x19, x1
  407650:	ldr	x1, [x0, #16]
  407654:	ldr	x2, [x0, #24]
  407658:	str	x1, [x2]
  40765c:	cbz	x1, 407624 <ferror@plt+0x4f14>
  407660:	str	x2, [x1, #8]
  407664:	b	407624 <ferror@plt+0x4f14>
  407668:	mov	x2, x0
  40766c:	ldrb	w1, [x0]
  407670:	cbz	w1, 40768c <ferror@plt+0x4f7c>
  407674:	mov	w0, #0x1505                	// #5381
  407678:	add	w1, w1, w0, lsl #5
  40767c:	add	w0, w0, w1
  407680:	ldrb	w1, [x2, #1]!
  407684:	cbnz	w1, 407678 <ferror@plt+0x4f68>
  407688:	ret
  40768c:	mov	w0, #0x1505                	// #5381
  407690:	b	407688 <ferror@plt+0x4f78>
  407694:	stp	x29, x30, [sp, #-64]!
  407698:	mov	x29, sp
  40769c:	stp	x19, x20, [sp, #16]
  4076a0:	stp	x21, x22, [sp, #32]
  4076a4:	mov	x21, x0
  4076a8:	mov	x22, x1
  4076ac:	mov	x20, x2
  4076b0:	mov	x0, x1
  4076b4:	bl	4020b0 <strlen@plt>
  4076b8:	add	x0, x0, #0x41
  4076bc:	bl	402240 <malloc@plt>
  4076c0:	mov	x19, x0
  4076c4:	cbz	x0, 407758 <ferror@plt+0x5048>
  4076c8:	str	x23, [sp, #48]
  4076cc:	ldr	w23, [x21, #4]
  4076d0:	str	w23, [x0, #36]
  4076d4:	mov	x1, x22
  4076d8:	add	x0, x0, #0x40
  4076dc:	bl	402540 <strcpy@plt>
  4076e0:	ldrh	w0, [x21, #2]
  4076e4:	strh	w0, [x19, #40]
  4076e8:	ldr	w0, [x21, #8]
  4076ec:	str	w0, [x19, #32]
  4076f0:	cbz	x20, 40776c <ferror@plt+0x505c>
  4076f4:	add	x0, x19, #0x30
  4076f8:	ldr	x1, [x20, #56]
  4076fc:	str	x0, [x20, #56]
  407700:	add	x20, x20, #0x30
  407704:	str	x20, [x19, #48]
  407708:	str	x1, [x19, #56]
  40770c:	str	x0, [x1]
  407710:	mov	x0, x22
  407714:	bl	407668 <ferror@plt+0x4f58>
  407718:	and	w1, w0, #0x3ff
  40771c:	add	x3, x19, #0x10
  407720:	and	x0, x0, #0x3ff
  407724:	adrp	x2, 421000 <ferror@plt+0x1e8f0>
  407728:	add	x2, x2, #0xdd0
  40772c:	ldr	x0, [x2, x0, lsl #3]
  407730:	str	x0, [x19, #16]
  407734:	cbz	x0, 40773c <ferror@plt+0x502c>
  407738:	str	x3, [x0, #8]
  40773c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  407740:	add	x2, x0, #0xdd0
  407744:	mov	w0, w1
  407748:	str	x3, [x2, x0, lsl #3]
  40774c:	add	x0, x2, x0, lsl #3
  407750:	str	x0, [x19, #24]
  407754:	ldr	x23, [sp, #48]
  407758:	mov	x0, x19
  40775c:	ldp	x19, x20, [sp, #16]
  407760:	ldp	x21, x22, [sp, #32]
  407764:	ldp	x29, x30, [sp], #64
  407768:	ret
  40776c:	and	w1, w23, #0x3ff
  407770:	and	x23, x23, #0x3ff
  407774:	adrp	x0, 423000 <stdout@@GLIBC_2.17+0x1c78>
  407778:	add	x0, x0, #0xdd0
  40777c:	ldr	x0, [x0, x23, lsl #3]
  407780:	str	x0, [x19]
  407784:	cbz	x0, 40778c <ferror@plt+0x507c>
  407788:	str	x19, [x0, #8]
  40778c:	adrp	x0, 423000 <stdout@@GLIBC_2.17+0x1c78>
  407790:	add	x2, x0, #0xdd0
  407794:	mov	w0, w1
  407798:	str	x19, [x2, x0, lsl #3]
  40779c:	add	x0, x2, x0, lsl #3
  4077a0:	str	x0, [x19, #8]
  4077a4:	add	x0, x19, #0x30
  4077a8:	str	x0, [x19, #48]
  4077ac:	str	x0, [x19, #56]
  4077b0:	b	407710 <ferror@plt+0x5000>
  4077b4:	stp	x29, x30, [sp, #-48]!
  4077b8:	mov	x29, sp
  4077bc:	stp	x19, x20, [sp, #16]
  4077c0:	ldr	x19, [x2, #416]
  4077c4:	cbz	x19, 407850 <ferror@plt+0x5140>
  4077c8:	stp	x21, x22, [sp, #32]
  4077cc:	mov	x21, x0
  4077d0:	mov	x22, x1
  4077d4:	ldrh	w20, [x19], #4
  4077d8:	sub	w20, w20, #0x4
  4077dc:	cmp	w20, #0x3
  4077e0:	b.gt	407808 <ferror@plt+0x50f8>
  4077e4:	ldp	x21, x22, [sp, #32]
  4077e8:	b	407850 <ferror@plt+0x5140>
  4077ec:	ldrh	w2, [x19]
  4077f0:	add	w2, w2, #0x3
  4077f4:	and	w2, w2, #0xfffffffc
  4077f8:	sub	w20, w20, w2
  4077fc:	add	x19, x19, w2, uxtw
  407800:	cmp	w20, #0x3
  407804:	b.le	407844 <ferror@plt+0x5134>
  407808:	ldrh	w2, [x19]
  40780c:	cmp	w2, #0x3
  407810:	b.ls	40784c <ferror@plt+0x513c>  // b.plast
  407814:	cmp	w2, w20
  407818:	b.gt	40783c <ferror@plt+0x512c>
  40781c:	ldrh	w0, [x19, #2]
  407820:	cmp	w0, #0x35
  407824:	b.ne	4077ec <ferror@plt+0x50dc>  // b.any
  407828:	mov	x2, x21
  40782c:	add	x1, x19, #0x4
  407830:	mov	x0, x22
  407834:	bl	407694 <ferror@plt+0x4f84>
  407838:	b	4077ec <ferror@plt+0x50dc>
  40783c:	ldp	x21, x22, [sp, #32]
  407840:	b	407850 <ferror@plt+0x5140>
  407844:	ldp	x21, x22, [sp, #32]
  407848:	b	407850 <ferror@plt+0x5140>
  40784c:	ldp	x21, x22, [sp, #32]
  407850:	ldp	x19, x20, [sp, #16]
  407854:	ldp	x29, x30, [sp], #48
  407858:	ret
  40785c:	stp	x29, x30, [sp, #-496]!
  407860:	mov	x29, sp
  407864:	stp	x19, x20, [sp, #16]
  407868:	mov	x19, x0
  40786c:	ldrh	w20, [x0, #4]
  407870:	sub	w0, w20, #0x10
  407874:	and	w0, w0, #0xffff
  407878:	cmp	w0, #0x1
  40787c:	b.hi	407a90 <ferror@plt+0x5380>  // b.pmore
  407880:	stp	x21, x22, [sp, #32]
  407884:	ldr	w21, [x19]
  407888:	cmp	w21, #0x1f
  40788c:	b.ls	407aa0 <ferror@plt+0x5390>  // b.plast
  407890:	ldr	w0, [x19, #20]
  407894:	bl	4075c4 <ferror@plt+0x4eb4>
  407898:	mov	x22, x0
  40789c:	cmp	w20, #0x11
  4078a0:	b.eq	40798c <ferror@plt+0x527c>  // b.none
  4078a4:	stp	x23, x24, [sp, #48]
  4078a8:	add	x23, x19, #0x10
  4078ac:	mov	w4, #0xffff8000            	// #-32768
  4078b0:	sub	w3, w21, #0x20
  4078b4:	add	x2, x19, #0x20
  4078b8:	mov	w1, #0x35                  	// #53
  4078bc:	add	x0, sp, #0x40
  4078c0:	bl	40bca4 <ferror@plt+0x9594>
  4078c4:	cbz	x22, 407a48 <ferror@plt+0x5338>
  4078c8:	ldr	x0, [sp, #88]
  4078cc:	cbz	x0, 407944 <ferror@plt+0x5234>
  4078d0:	add	x20, x0, #0x4
  4078d4:	ldr	w0, [x19, #24]
  4078d8:	str	w0, [x22, #32]
  4078dc:	mov	x1, x20
  4078e0:	add	x0, x22, #0x40
  4078e4:	bl	402420 <strcmp@plt>
  4078e8:	cbz	w0, 407944 <ferror@plt+0x5234>
  4078ec:	ldr	x0, [x22, #16]
  4078f0:	ldr	x1, [x22, #24]
  4078f4:	str	x0, [x1]
  4078f8:	cbz	x0, 407900 <ferror@plt+0x51f0>
  4078fc:	str	x1, [x0, #8]
  407900:	mov	x0, x20
  407904:	bl	407668 <ferror@plt+0x4f58>
  407908:	and	w1, w0, #0x3ff
  40790c:	add	x3, x22, #0x10
  407910:	and	x0, x0, #0x3ff
  407914:	adrp	x2, 421000 <ferror@plt+0x1e8f0>
  407918:	add	x2, x2, #0xdd0
  40791c:	ldr	x0, [x2, x0, lsl #3]
  407920:	str	x0, [x22, #16]
  407924:	cbz	x0, 40792c <ferror@plt+0x521c>
  407928:	str	x3, [x0, #8]
  40792c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  407930:	add	x2, x0, #0xdd0
  407934:	mov	w0, w1
  407938:	str	x3, [x2, x0, lsl #3]
  40793c:	add	x0, x2, x0, lsl #3
  407940:	str	x0, [x22, #24]
  407944:	ldr	x21, [sp, #480]
  407948:	cbz	x21, 4079d8 <ferror@plt+0x52c8>
  40794c:	ldr	x20, [x22, #48]
  407950:	sub	x20, x20, #0x30
  407954:	ldrh	w24, [x21], #4
  407958:	sub	w24, w24, #0x4
  40795c:	cmp	w24, #0x3
  407960:	b.gt	407a08 <ferror@plt+0x52f8>
  407964:	mov	x0, x22
  407968:	bl	4075f4 <ferror@plt+0x4ee4>
  40796c:	add	x2, sp, #0x40
  407970:	mov	x1, x23
  407974:	mov	x0, x22
  407978:	bl	4077b4 <ferror@plt+0x50a4>
  40797c:	mov	w0, #0x0                   	// #0
  407980:	ldp	x21, x22, [sp, #32]
  407984:	ldp	x23, x24, [sp, #48]
  407988:	b	407a94 <ferror@plt+0x5384>
  40798c:	mov	w0, #0x0                   	// #0
  407990:	cbz	x22, 407aac <ferror@plt+0x539c>
  407994:	mov	x0, x22
  407998:	bl	4075f4 <ferror@plt+0x4ee4>
  40799c:	ldr	x0, [x22, #16]
  4079a0:	ldr	x1, [x22, #24]
  4079a4:	str	x0, [x1]
  4079a8:	cbz	x0, 4079b0 <ferror@plt+0x52a0>
  4079ac:	str	x1, [x0, #8]
  4079b0:	ldr	x0, [x22]
  4079b4:	ldr	x1, [x22, #8]
  4079b8:	str	x0, [x1]
  4079bc:	cbz	x0, 4079c4 <ferror@plt+0x52b4>
  4079c0:	str	x1, [x0, #8]
  4079c4:	mov	x0, x22
  4079c8:	bl	402480 <free@plt>
  4079cc:	mov	w0, #0x0                   	// #0
  4079d0:	ldp	x21, x22, [sp, #32]
  4079d4:	b	407a94 <ferror@plt+0x5384>
  4079d8:	mov	x0, x22
  4079dc:	bl	4075f4 <ferror@plt+0x4ee4>
  4079e0:	mov	w0, #0x0                   	// #0
  4079e4:	ldp	x21, x22, [sp, #32]
  4079e8:	ldp	x23, x24, [sp, #48]
  4079ec:	b	407a94 <ferror@plt+0x5384>
  4079f0:	add	w19, w19, #0x3
  4079f4:	and	w19, w19, #0xfffffffc
  4079f8:	sub	w24, w24, w19
  4079fc:	add	x21, x21, w19, uxtw
  407a00:	cmp	w24, #0x3
  407a04:	b.le	407964 <ferror@plt+0x5254>
  407a08:	ldrh	w19, [x21]
  407a0c:	cmp	w19, #0x3
  407a10:	b.ls	407964 <ferror@plt+0x5254>  // b.plast
  407a14:	cmp	w24, w19
  407a18:	b.lt	407964 <ferror@plt+0x5254>  // b.tstop
  407a1c:	ldrh	w0, [x21, #2]
  407a20:	cmp	w0, #0x35
  407a24:	b.ne	4079f0 <ferror@plt+0x52e0>  // b.any
  407a28:	cbz	x20, 407964 <ferror@plt+0x5254>
  407a2c:	add	x1, x20, #0x40
  407a30:	add	x0, x21, #0x4
  407a34:	bl	402420 <strcmp@plt>
  407a38:	cbnz	w0, 407964 <ferror@plt+0x5254>
  407a3c:	ldr	x20, [x20, #48]
  407a40:	sub	x20, x20, #0x30
  407a44:	b	4079f0 <ferror@plt+0x52e0>
  407a48:	ldr	x1, [sp, #88]
  407a4c:	mov	w0, #0x0                   	// #0
  407a50:	cbz	x1, 407ab4 <ferror@plt+0x53a4>
  407a54:	mov	x2, #0x0                   	// #0
  407a58:	add	x1, x1, #0x4
  407a5c:	mov	x0, x23
  407a60:	bl	407694 <ferror@plt+0x4f84>
  407a64:	mov	x3, x0
  407a68:	mov	w0, #0x0                   	// #0
  407a6c:	cbz	x3, 407ac0 <ferror@plt+0x53b0>
  407a70:	add	x2, sp, #0x40
  407a74:	mov	x1, x23
  407a78:	mov	x0, x3
  407a7c:	bl	4077b4 <ferror@plt+0x50a4>
  407a80:	mov	w0, #0x0                   	// #0
  407a84:	ldp	x21, x22, [sp, #32]
  407a88:	ldp	x23, x24, [sp, #48]
  407a8c:	b	407a94 <ferror@plt+0x5384>
  407a90:	mov	w0, #0x0                   	// #0
  407a94:	ldp	x19, x20, [sp, #16]
  407a98:	ldp	x29, x30, [sp], #496
  407a9c:	ret
  407aa0:	mov	w0, #0xffffffff            	// #-1
  407aa4:	ldp	x21, x22, [sp, #32]
  407aa8:	b	407a94 <ferror@plt+0x5384>
  407aac:	ldp	x21, x22, [sp, #32]
  407ab0:	b	407a94 <ferror@plt+0x5384>
  407ab4:	ldp	x21, x22, [sp, #32]
  407ab8:	ldp	x23, x24, [sp, #48]
  407abc:	b	407a94 <ferror@plt+0x5384>
  407ac0:	ldp	x21, x22, [sp, #32]
  407ac4:	ldp	x23, x24, [sp, #48]
  407ac8:	b	407a94 <ferror@plt+0x5384>
  407acc:	sub	sp, sp, #0x480
  407ad0:	stp	x29, x30, [sp]
  407ad4:	mov	x29, sp
  407ad8:	stp	x19, x20, [sp, #16]
  407adc:	mov	x19, x0
  407ae0:	mov	w20, w1
  407ae4:	mov	x2, #0x420                 	// #1056
  407ae8:	mov	w1, #0x0                   	// #0
  407aec:	add	x0, sp, #0x60
  407af0:	bl	4022d0 <memset@plt>
  407af4:	mov	w0, #0x20                  	// #32
  407af8:	str	w0, [sp, #96]
  407afc:	mov	w0, #0x12                  	// #18
  407b00:	strh	w0, [sp, #100]
  407b04:	mov	w0, #0x1                   	// #1
  407b08:	strh	w0, [sp, #102]
  407b0c:	str	w20, [sp, #116]
  407b10:	stp	xzr, xzr, [sp, #40]
  407b14:	stp	xzr, xzr, [sp, #56]
  407b18:	stp	xzr, xzr, [sp, #72]
  407b1c:	str	xzr, [sp, #88]
  407b20:	mov	w1, #0x0                   	// #0
  407b24:	add	x0, sp, #0x28
  407b28:	bl	40a3e0 <ferror@plt+0x7cd0>
  407b2c:	tbnz	w0, #31, 407bd8 <ferror@plt+0x54c8>
  407b30:	mov	w3, #0x9                   	// #9
  407b34:	mov	w2, #0x1d                  	// #29
  407b38:	mov	w1, #0x420                 	// #1056
  407b3c:	add	x0, sp, #0x60
  407b40:	bl	40b878 <ferror@plt+0x9168>
  407b44:	cbz	x19, 407b80 <ferror@plt+0x5470>
  407b48:	mov	x0, x19
  407b4c:	bl	405b20 <ferror@plt+0x3410>
  407b50:	cmp	w0, #0x0
  407b54:	mov	w20, #0x3                   	// #3
  407b58:	mov	w0, #0x35                  	// #53
  407b5c:	csel	w20, w20, w0, eq  // eq = none
  407b60:	mov	x0, x19
  407b64:	bl	4020b0 <strlen@plt>
  407b68:	add	w4, w0, #0x1
  407b6c:	mov	x3, x19
  407b70:	mov	w2, w20
  407b74:	mov	w1, #0x420                 	// #1056
  407b78:	add	x0, sp, #0x60
  407b7c:	bl	40b77c <ferror@plt+0x906c>
  407b80:	add	x2, sp, #0x20
  407b84:	add	x1, sp, #0x60
  407b88:	add	x0, sp, #0x28
  407b8c:	bl	40b1a4 <ferror@plt+0x8a94>
  407b90:	mov	w19, #0x0                   	// #0
  407b94:	tbnz	w0, #31, 407bbc <ferror@plt+0x54ac>
  407b98:	mov	x1, #0x0                   	// #0
  407b9c:	ldr	x0, [sp, #32]
  407ba0:	bl	40785c <ferror@plt+0x514c>
  407ba4:	mov	w19, w0
  407ba8:	cbnz	w0, 407bb4 <ferror@plt+0x54a4>
  407bac:	ldr	x0, [sp, #32]
  407bb0:	ldr	w19, [x0, #20]
  407bb4:	ldr	x0, [sp, #32]
  407bb8:	bl	402480 <free@plt>
  407bbc:	add	x0, sp, #0x28
  407bc0:	bl	40a1e4 <ferror@plt+0x7ad4>
  407bc4:	mov	w0, w19
  407bc8:	ldp	x19, x20, [sp, #16]
  407bcc:	ldp	x29, x30, [sp]
  407bd0:	add	sp, sp, #0x480
  407bd4:	ret
  407bd8:	mov	w19, #0x0                   	// #0
  407bdc:	b	407bc4 <ferror@plt+0x54b4>
  407be0:	stp	x29, x30, [sp, #-32]!
  407be4:	mov	x29, sp
  407be8:	str	x19, [sp, #16]
  407bec:	adrp	x19, 421000 <ferror@plt+0x1e8f0>
  407bf0:	add	x19, x19, #0xda8
  407bf4:	mov	w3, w0
  407bf8:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407bfc:	add	x2, x2, #0xd8
  407c00:	mov	x1, #0x10                  	// #16
  407c04:	mov	x0, x19
  407c08:	bl	4021c0 <snprintf@plt>
  407c0c:	mov	x0, x19
  407c10:	ldr	x19, [sp, #16]
  407c14:	ldp	x29, x30, [sp], #32
  407c18:	ret
  407c1c:	cbnz	w0, 407c2c <ferror@plt+0x551c>
  407c20:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  407c24:	add	x0, x0, #0xe0
  407c28:	ret
  407c2c:	stp	x29, x30, [sp, #-32]!
  407c30:	mov	x29, sp
  407c34:	stp	x19, x20, [sp, #16]
  407c38:	mov	w20, w0
  407c3c:	bl	4075c4 <ferror@plt+0x4eb4>
  407c40:	cbz	x0, 407c54 <ferror@plt+0x5544>
  407c44:	add	x0, x0, #0x40
  407c48:	ldp	x19, x20, [sp, #16]
  407c4c:	ldp	x29, x30, [sp], #32
  407c50:	ret
  407c54:	mov	w1, w20
  407c58:	mov	x0, #0x0                   	// #0
  407c5c:	bl	407acc <ferror@plt+0x53bc>
  407c60:	cmp	w0, w20
  407c64:	b.eq	407c90 <ferror@plt+0x5580>  // b.none
  407c68:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  407c6c:	add	x1, x1, #0xda8
  407c70:	add	x1, x1, #0x10
  407c74:	mov	w0, w20
  407c78:	bl	4022c0 <if_indextoname@plt>
  407c7c:	cbz	x0, 407ca8 <ferror@plt+0x5598>
  407c80:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  407c84:	add	x0, x0, #0xda8
  407c88:	add	x0, x0, #0x10
  407c8c:	b	407c48 <ferror@plt+0x5538>
  407c90:	mov	w0, w20
  407c94:	bl	4075c4 <ferror@plt+0x4eb4>
  407c98:	mov	x1, x0
  407c9c:	add	x0, x0, #0x40
  407ca0:	cbnz	x1, 407c48 <ferror@plt+0x5538>
  407ca4:	b	407c68 <ferror@plt+0x5558>
  407ca8:	adrp	x19, 421000 <ferror@plt+0x1e8f0>
  407cac:	add	x19, x19, #0xda8
  407cb0:	add	x19, x19, #0x10
  407cb4:	mov	w3, w20
  407cb8:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407cbc:	add	x2, x2, #0xd8
  407cc0:	mov	x1, #0x10                  	// #16
  407cc4:	mov	x0, x19
  407cc8:	bl	4021c0 <snprintf@plt>
  407ccc:	mov	x0, x19
  407cd0:	b	407c48 <ferror@plt+0x5538>
  407cd4:	cbz	w0, 407cf4 <ferror@plt+0x55e4>
  407cd8:	stp	x29, x30, [sp, #-16]!
  407cdc:	mov	x29, sp
  407ce0:	bl	4075c4 <ferror@plt+0x4eb4>
  407ce4:	cbz	x0, 407cfc <ferror@plt+0x55ec>
  407ce8:	ldrh	w0, [x0, #40]
  407cec:	ldp	x29, x30, [sp], #16
  407cf0:	ret
  407cf4:	mov	w0, #0xffffffff            	// #-1
  407cf8:	ret
  407cfc:	mov	w0, #0xffffffff            	// #-1
  407d00:	b	407cec <ferror@plt+0x55dc>
  407d04:	cbnz	w0, 407d10 <ferror@plt+0x5600>
  407d08:	mov	w0, #0x0                   	// #0
  407d0c:	ret
  407d10:	stp	x29, x30, [sp, #-16]!
  407d14:	mov	x29, sp
  407d18:	bl	4075c4 <ferror@plt+0x4eb4>
  407d1c:	cbz	x0, 407d2c <ferror@plt+0x561c>
  407d20:	ldr	w0, [x0, #32]
  407d24:	ldp	x29, x30, [sp], #16
  407d28:	ret
  407d2c:	mov	w0, #0xffffffff            	// #-1
  407d30:	b	407d24 <ferror@plt+0x5614>
  407d34:	stp	x29, x30, [sp, #-48]!
  407d38:	mov	x29, sp
  407d3c:	stp	x19, x20, [sp, #16]
  407d40:	mov	w20, #0x0                   	// #0
  407d44:	cbz	x0, 407dc8 <ferror@plt+0x56b8>
  407d48:	mov	x19, x0
  407d4c:	bl	407668 <ferror@plt+0x4f58>
  407d50:	and	x0, x0, #0x3ff
  407d54:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  407d58:	add	x1, x1, #0xdd0
  407d5c:	ldr	x20, [x1, x0, lsl #3]
  407d60:	cbz	x20, 407d7c <ferror@plt+0x566c>
  407d64:	mov	x1, x19
  407d68:	add	x0, x20, #0x30
  407d6c:	bl	402420 <strcmp@plt>
  407d70:	cbz	w0, 407dc4 <ferror@plt+0x56b4>
  407d74:	ldr	x20, [x20]
  407d78:	cbnz	x20, 407d64 <ferror@plt+0x5654>
  407d7c:	mov	w1, #0x0                   	// #0
  407d80:	mov	x0, x19
  407d84:	bl	407acc <ferror@plt+0x53bc>
  407d88:	mov	w20, w0
  407d8c:	cbnz	w0, 407dc8 <ferror@plt+0x56b8>
  407d90:	mov	x0, x19
  407d94:	bl	4025d0 <if_nametoindex@plt>
  407d98:	mov	w20, w0
  407d9c:	cbnz	w0, 407dc8 <ferror@plt+0x56b8>
  407da0:	add	x2, sp, #0x2c
  407da4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407da8:	add	x1, x1, #0xd8
  407dac:	mov	x0, x19
  407db0:	bl	402600 <__isoc99_sscanf@plt>
  407db4:	cmp	w0, #0x1
  407db8:	ldr	w0, [sp, #44]
  407dbc:	csel	w20, w0, w20, eq  // eq = none
  407dc0:	b	407dc8 <ferror@plt+0x56b8>
  407dc4:	ldr	w20, [x20, #20]
  407dc8:	mov	w0, w20
  407dcc:	ldp	x19, x20, [sp, #16]
  407dd0:	ldp	x29, x30, [sp], #48
  407dd4:	ret
  407dd8:	stp	x29, x30, [sp, #-16]!
  407ddc:	mov	x29, sp
  407de0:	bl	4075c4 <ferror@plt+0x4eb4>
  407de4:	cbz	x0, 407e14 <ferror@plt+0x5704>
  407de8:	ldr	x1, [x0]
  407dec:	ldr	x2, [x0, #8]
  407df0:	str	x1, [x2]
  407df4:	cbz	x1, 407dfc <ferror@plt+0x56ec>
  407df8:	str	x2, [x1, #8]
  407dfc:	ldr	x1, [x0, #16]
  407e00:	ldr	x2, [x0, #24]
  407e04:	str	x1, [x2]
  407e08:	cbz	x1, 407e10 <ferror@plt+0x5700>
  407e0c:	str	x2, [x1, #8]
  407e10:	bl	402480 <free@plt>
  407e14:	ldp	x29, x30, [sp], #16
  407e18:	ret
  407e1c:	stp	x29, x30, [sp, #-32]!
  407e20:	mov	x29, sp
  407e24:	str	x19, [sp, #16]
  407e28:	mov	x19, x0
  407e2c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  407e30:	ldr	w0, [x0, #3528]
  407e34:	cbz	w0, 407e44 <ferror@plt+0x5734>
  407e38:	ldr	x19, [sp, #16]
  407e3c:	ldp	x29, x30, [sp], #32
  407e40:	ret
  407e44:	mov	w1, #0x0                   	// #0
  407e48:	mov	x0, x19
  407e4c:	bl	40a944 <ferror@plt+0x8234>
  407e50:	tbnz	w0, #31, 407e80 <ferror@plt+0x5770>
  407e54:	mov	w3, #0x0                   	// #0
  407e58:	mov	x2, #0x0                   	// #0
  407e5c:	adrp	x1, 420000 <ferror@plt+0x1d8f0>
  407e60:	ldr	x1, [x1, #4008]
  407e64:	mov	x0, x19
  407e68:	bl	40ad8c <ferror@plt+0x867c>
  407e6c:	tbnz	w0, #31, 407e94 <ferror@plt+0x5784>
  407e70:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  407e74:	mov	w1, #0x1                   	// #1
  407e78:	str	w1, [x0, #3528]
  407e7c:	b	407e38 <ferror@plt+0x5728>
  407e80:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  407e84:	add	x0, x0, #0x78
  407e88:	bl	4020d0 <perror@plt>
  407e8c:	mov	w0, #0x1                   	// #1
  407e90:	bl	4020c0 <exit@plt>
  407e94:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  407e98:	ldr	x0, [x0, #3992]
  407e9c:	ldr	x3, [x0]
  407ea0:	mov	x2, #0x10                  	// #16
  407ea4:	mov	x1, #0x1                   	// #1
  407ea8:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  407eac:	add	x0, x0, #0x98
  407eb0:	bl	402500 <fwrite@plt>
  407eb4:	mov	w0, #0x1                   	// #1
  407eb8:	bl	4020c0 <exit@plt>
  407ebc:	stp	x29, x30, [sp, #-80]!
  407ec0:	mov	x29, sp
  407ec4:	stp	x21, x22, [sp, #32]
  407ec8:	stp	x23, x24, [sp, #48]
  407ecc:	stp	x25, x26, [sp, #64]
  407ed0:	mov	x22, x0
  407ed4:	mov	w21, w1
  407ed8:	mov	x26, x3
  407edc:	mov	w23, w4
  407ee0:	cmp	w1, #0x4
  407ee4:	b.eq	407f9c <ferror@plt+0x588c>  // b.none
  407ee8:	cmp	w1, #0x10
  407eec:	b.ne	407f00 <ferror@plt+0x57f0>  // b.any
  407ef0:	cmp	w2, #0x301
  407ef4:	mov	w0, #0x337                 	// #823
  407ef8:	ccmp	w2, w0, #0x4, ne  // ne = any
  407efc:	b.eq	407fcc <ferror@plt+0x58bc>  // b.none
  407f00:	sxtw	x24, w23
  407f04:	ldrb	w3, [x22]
  407f08:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  407f0c:	add	x2, x2, #0xf60
  407f10:	mov	x1, x24
  407f14:	mov	x0, x26
  407f18:	bl	4021c0 <snprintf@plt>
  407f1c:	cmp	w21, #0x1
  407f20:	ccmp	w23, #0x2, #0x4, gt
  407f24:	b.le	407f84 <ferror@plt+0x5874>
  407f28:	stp	x19, x20, [sp, #16]
  407f2c:	add	x20, x26, #0x2
  407f30:	mov	x19, #0x2                   	// #2
  407f34:	sub	x22, x22, #0x1
  407f38:	adrp	x25, 40d000 <ferror@plt+0xa8f0>
  407f3c:	add	x25, x25, #0xe8
  407f40:	add	x24, x26, x24
  407f44:	ldrb	w3, [x22, x19]
  407f48:	mov	x2, x25
  407f4c:	sub	x1, x24, x20
  407f50:	mov	x0, x20
  407f54:	bl	4021c0 <snprintf@plt>
  407f58:	add	w2, w19, w19, lsl #1
  407f5c:	sub	w2, w2, #0x1
  407f60:	cmp	w23, w2
  407f64:	cset	w1, gt
  407f68:	cmp	w21, w19
  407f6c:	cset	w0, gt
  407f70:	add	x19, x19, #0x1
  407f74:	add	x20, x20, #0x3
  407f78:	tst	w1, w0
  407f7c:	b.ne	407f44 <ferror@plt+0x5834>  // b.any
  407f80:	ldp	x19, x20, [sp, #16]
  407f84:	mov	x0, x26
  407f88:	ldp	x21, x22, [sp, #32]
  407f8c:	ldp	x23, x24, [sp, #48]
  407f90:	ldp	x25, x26, [sp, #64]
  407f94:	ldp	x29, x30, [sp], #80
  407f98:	ret
  407f9c:	and	w0, w2, #0xfffffff7
  407fa0:	cmp	w0, #0x300
  407fa4:	mov	w0, #0x30a                 	// #778
  407fa8:	ccmp	w2, w0, #0x4, ne  // ne = any
  407fac:	b.ne	407f00 <ferror@plt+0x57f0>  // b.any
  407fb0:	mov	w3, w4
  407fb4:	mov	x2, x26
  407fb8:	mov	x1, x22
  407fbc:	mov	w0, #0x2                   	// #2
  407fc0:	bl	402700 <inet_ntop@plt>
  407fc4:	mov	x26, x0
  407fc8:	b	407f84 <ferror@plt+0x5874>
  407fcc:	mov	w3, w4
  407fd0:	mov	x2, x26
  407fd4:	mov	x1, x22
  407fd8:	mov	w0, #0xa                   	// #10
  407fdc:	bl	402700 <inet_ntop@plt>
  407fe0:	mov	x26, x0
  407fe4:	b	407f84 <ferror@plt+0x5874>
  407fe8:	stp	x29, x30, [sp, #-368]!
  407fec:	mov	x29, sp
  407ff0:	stp	x21, x22, [sp, #32]
  407ff4:	stp	x23, x24, [sp, #48]
  407ff8:	stp	x25, x26, [sp, #64]
  407ffc:	mov	x25, x0
  408000:	mov	w23, w1
  408004:	mov	x21, x2
  408008:	mov	w1, #0x2e                  	// #46
  40800c:	mov	x0, x2
  408010:	bl	4024e0 <strchr@plt>
  408014:	cbz	x0, 40812c <ferror@plt+0x5a1c>
  408018:	mov	w2, #0x2                   	// #2
  40801c:	mov	x1, x21
  408020:	add	x0, sp, #0x68
  408024:	bl	4054cc <ferror@plt+0x2dbc>
  408028:	cbnz	w0, 408048 <ferror@plt+0x5938>
  40802c:	mov	w0, #0xffffffff            	// #-1
  408030:	cmp	w23, #0x3
  408034:	b.le	408168 <ferror@plt+0x5a58>
  408038:	ldr	w0, [sp, #112]
  40803c:	str	w0, [x25]
  408040:	mov	w0, #0x4                   	// #4
  408044:	b	408168 <ferror@plt+0x5a58>
  408048:	mov	x2, x21
  40804c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408050:	add	x1, x1, #0xf0
  408054:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  408058:	ldr	x0, [x0, #3992]
  40805c:	ldr	x0, [x0]
  408060:	bl	4026d0 <fprintf@plt>
  408064:	mov	w0, #0xffffffff            	// #-1
  408068:	b	408168 <ferror@plt+0x5a58>
  40806c:	mov	x2, x27
  408070:	mov	x1, x26
  408074:	mov	x0, x21
  408078:	bl	402600 <__isoc99_sscanf@plt>
  40807c:	cmp	w0, #0x1
  408080:	b.ne	4080d4 <ferror@plt+0x59c4>  // b.any
  408084:	ldr	w0, [sp, #104]
  408088:	cmp	w0, #0xff
  40808c:	b.hi	408100 <ferror@plt+0x59f0>  // b.pmore
  408090:	strb	w0, [x25, x20]
  408094:	cbz	x19, 40815c <ferror@plt+0x5a4c>
  408098:	add	w22, w24, #0x1
  40809c:	add	x0, x20, #0x1
  4080a0:	cmp	x20, x23
  4080a4:	b.eq	408120 <ferror@plt+0x5a10>  // b.none
  4080a8:	mov	x20, x0
  4080ac:	mov	x21, x19
  4080b0:	mov	w24, w20
  4080b4:	mov	w22, w20
  4080b8:	mov	w1, w28
  4080bc:	mov	x0, x21
  4080c0:	bl	4024e0 <strchr@plt>
  4080c4:	mov	x19, x0
  4080c8:	cbz	x0, 40806c <ferror@plt+0x595c>
  4080cc:	strb	wzr, [x19], #1
  4080d0:	b	40806c <ferror@plt+0x595c>
  4080d4:	mov	x2, x21
  4080d8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4080dc:	add	x1, x1, #0xf0
  4080e0:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4080e4:	ldr	x0, [x0, #3992]
  4080e8:	ldr	x0, [x0]
  4080ec:	bl	4026d0 <fprintf@plt>
  4080f0:	mov	w0, #0xffffffff            	// #-1
  4080f4:	ldp	x19, x20, [sp, #16]
  4080f8:	ldp	x27, x28, [sp, #80]
  4080fc:	b	408168 <ferror@plt+0x5a58>
  408100:	mov	x2, x21
  408104:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408108:	add	x1, x1, #0xf0
  40810c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  408110:	ldr	x0, [x0, #3992]
  408114:	ldr	x0, [x0]
  408118:	bl	4026d0 <fprintf@plt>
  40811c:	b	4080f0 <ferror@plt+0x59e0>
  408120:	ldp	x19, x20, [sp, #16]
  408124:	ldp	x27, x28, [sp, #80]
  408128:	b	408164 <ferror@plt+0x5a54>
  40812c:	mov	w22, #0x0                   	// #0
  408130:	cmp	w23, #0x0
  408134:	b.le	408164 <ferror@plt+0x5a54>
  408138:	stp	x19, x20, [sp, #16]
  40813c:	stp	x27, x28, [sp, #80]
  408140:	sub	w23, w23, #0x1
  408144:	mov	x20, #0x0                   	// #0
  408148:	mov	w28, #0x3a                  	// #58
  40814c:	add	x27, sp, #0x68
  408150:	adrp	x26, 40d000 <ferror@plt+0xa8f0>
  408154:	add	x26, x26, #0x110
  408158:	b	4080b0 <ferror@plt+0x59a0>
  40815c:	ldp	x19, x20, [sp, #16]
  408160:	ldp	x27, x28, [sp, #80]
  408164:	add	w0, w22, #0x1
  408168:	ldp	x21, x22, [sp, #32]
  40816c:	ldp	x23, x24, [sp, #48]
  408170:	ldp	x25, x26, [sp, #64]
  408174:	ldp	x29, x30, [sp], #368
  408178:	ret
  40817c:	stp	x29, x30, [sp, #-32]!
  408180:	mov	x29, sp
  408184:	str	x19, [sp, #16]
  408188:	mov	x19, x0
  40818c:	ldrb	w0, [x0, #13]
  408190:	cbnz	w0, 4081a8 <ferror@plt+0x5a98>
  408194:	mov	w0, #0x2c                  	// #44
  408198:	strb	w0, [x19, #13]
  40819c:	ldr	x19, [sp, #16]
  4081a0:	ldp	x29, x30, [sp], #32
  4081a4:	ret
  4081a8:	ldr	x1, [x19]
  4081ac:	bl	402180 <putc@plt>
  4081b0:	b	408194 <ferror@plt+0x5a84>
  4081b4:	stp	x29, x30, [sp, #-64]!
  4081b8:	mov	x29, sp
  4081bc:	stp	x19, x20, [sp, #16]
  4081c0:	mov	x20, x0
  4081c4:	ldr	w0, [x0, #8]
  4081c8:	cbz	w0, 408214 <ferror@plt+0x5b04>
  4081cc:	stp	x21, x22, [sp, #32]
  4081d0:	str	x23, [sp, #48]
  4081d4:	mov	w19, #0x0                   	// #0
  4081d8:	adrp	x21, 40d000 <ferror@plt+0xa8f0>
  4081dc:	add	x21, x21, #0x118
  4081e0:	mov	x23, #0x4                   	// #4
  4081e4:	mov	x22, #0x1                   	// #1
  4081e8:	ldr	x3, [x20]
  4081ec:	mov	x2, x23
  4081f0:	mov	x1, x22
  4081f4:	mov	x0, x21
  4081f8:	bl	402500 <fwrite@plt>
  4081fc:	add	w19, w19, #0x1
  408200:	ldr	w0, [x20, #8]
  408204:	cmp	w0, w19
  408208:	b.hi	4081e8 <ferror@plt+0x5ad8>  // b.pmore
  40820c:	ldp	x21, x22, [sp, #32]
  408210:	ldr	x23, [sp, #48]
  408214:	ldp	x19, x20, [sp, #16]
  408218:	ldp	x29, x30, [sp], #64
  40821c:	ret
  408220:	stp	x29, x30, [sp, #-32]!
  408224:	mov	x29, sp
  408228:	stp	x19, x20, [sp, #16]
  40822c:	mov	x19, x0
  408230:	ldr	w0, [x0, #8]
  408234:	cbz	w0, 40826c <ferror@plt+0x5b5c>
  408238:	mov	w20, w1
  40823c:	sub	w0, w0, #0x1
  408240:	str	w0, [x19, #8]
  408244:	ldrb	w0, [x19, #13]
  408248:	cbnz	w0, 40828c <ferror@plt+0x5b7c>
  40824c:	ldr	x1, [x19]
  408250:	mov	w0, w20
  408254:	bl	402180 <putc@plt>
  408258:	mov	w0, #0x2c                  	// #44
  40825c:	strb	w0, [x19, #13]
  408260:	ldp	x19, x20, [sp, #16]
  408264:	ldp	x29, x30, [sp], #32
  408268:	ret
  40826c:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  408270:	add	x3, x3, #0x1d8
  408274:	mov	w2, #0x85                  	// #133
  408278:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40827c:	add	x1, x1, #0x120
  408280:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408284:	add	x0, x0, #0x130
  408288:	bl	402650 <__assert_fail@plt>
  40828c:	ldrb	w0, [x19, #12]
  408290:	cbz	w0, 40824c <ferror@plt+0x5b3c>
  408294:	ldr	x1, [x19]
  408298:	mov	w0, #0xa                   	// #10
  40829c:	bl	402180 <putc@plt>
  4082a0:	mov	x0, x19
  4082a4:	bl	4081b4 <ferror@plt+0x5aa4>
  4082a8:	b	40824c <ferror@plt+0x5b3c>
  4082ac:	stp	x29, x30, [sp, #-64]!
  4082b0:	mov	x29, sp
  4082b4:	stp	x19, x20, [sp, #16]
  4082b8:	stp	x21, x22, [sp, #32]
  4082bc:	mov	x22, x0
  4082c0:	mov	x19, x1
  4082c4:	ldr	x1, [x0]
  4082c8:	mov	w0, #0x22                  	// #34
  4082cc:	bl	402180 <putc@plt>
  4082d0:	ldrb	w0, [x19]
  4082d4:	cbz	w0, 408428 <ferror@plt+0x5d18>
  4082d8:	str	x23, [sp, #48]
  4082dc:	adrp	x23, 40d000 <ferror@plt+0xa8f0>
  4082e0:	add	x23, x23, #0x150
  4082e4:	mov	x20, #0x2                   	// #2
  4082e8:	adrp	x21, 40d000 <ferror@plt+0xa8f0>
  4082ec:	add	x21, x21, #0x178
  4082f0:	b	408324 <ferror@plt+0x5c14>
  4082f4:	cmp	w0, #0x8
  4082f8:	b.eq	4083e4 <ferror@plt+0x5cd4>  // b.none
  4082fc:	cmp	w0, #0x9
  408300:	b.ne	408418 <ferror@plt+0x5d08>  // b.any
  408304:	ldr	x3, [x22]
  408308:	mov	x2, x20
  40830c:	mov	x1, #0x1                   	// #1
  408310:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408314:	add	x0, x0, #0x140
  408318:	bl	402500 <fwrite@plt>
  40831c:	ldrb	w0, [x19, #1]!
  408320:	cbz	w0, 408424 <ferror@plt+0x5d14>
  408324:	cmp	w0, #0xd
  408328:	b.eq	4083cc <ferror@plt+0x5cbc>  // b.none
  40832c:	b.hi	408360 <ferror@plt+0x5c50>  // b.pmore
  408330:	cmp	w0, #0xa
  408334:	b.eq	4083b0 <ferror@plt+0x5ca0>  // b.none
  408338:	b.ls	4082f4 <ferror@plt+0x5be4>  // b.plast
  40833c:	cmp	w0, #0xc
  408340:	b.ne	408418 <ferror@plt+0x5d08>  // b.any
  408344:	ldr	x3, [x22]
  408348:	mov	x2, x20
  40834c:	mov	x1, #0x1                   	// #1
  408350:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408354:	add	x0, x0, #0x158
  408358:	bl	402500 <fwrite@plt>
  40835c:	b	40831c <ferror@plt+0x5c0c>
  408360:	cmp	w0, #0x27
  408364:	b.eq	408400 <ferror@plt+0x5cf0>  // b.none
  408368:	cmp	w0, #0x5c
  40836c:	b.ne	40838c <ferror@plt+0x5c7c>  // b.any
  408370:	ldr	x3, [x22]
  408374:	mov	x2, x20
  408378:	mov	x1, #0x1                   	// #1
  40837c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408380:	add	x0, x0, #0x168
  408384:	bl	402500 <fwrite@plt>
  408388:	b	40831c <ferror@plt+0x5c0c>
  40838c:	cmp	w0, #0x22
  408390:	b.ne	408418 <ferror@plt+0x5d08>  // b.any
  408394:	ldr	x3, [x22]
  408398:	mov	x2, x20
  40839c:	mov	x1, #0x1                   	// #1
  4083a0:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4083a4:	add	x0, x0, #0x170
  4083a8:	bl	402500 <fwrite@plt>
  4083ac:	b	40831c <ferror@plt+0x5c0c>
  4083b0:	ldr	x3, [x22]
  4083b4:	mov	x2, x20
  4083b8:	mov	x1, #0x1                   	// #1
  4083bc:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4083c0:	add	x0, x0, #0x148
  4083c4:	bl	402500 <fwrite@plt>
  4083c8:	b	40831c <ferror@plt+0x5c0c>
  4083cc:	ldr	x3, [x22]
  4083d0:	mov	x2, x20
  4083d4:	mov	x1, #0x1                   	// #1
  4083d8:	mov	x0, x23
  4083dc:	bl	402500 <fwrite@plt>
  4083e0:	b	40831c <ferror@plt+0x5c0c>
  4083e4:	ldr	x3, [x22]
  4083e8:	mov	x2, x20
  4083ec:	mov	x1, #0x1                   	// #1
  4083f0:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4083f4:	add	x0, x0, #0x160
  4083f8:	bl	402500 <fwrite@plt>
  4083fc:	b	40831c <ferror@plt+0x5c0c>
  408400:	ldr	x3, [x22]
  408404:	mov	x2, x20
  408408:	mov	x1, #0x1                   	// #1
  40840c:	mov	x0, x21
  408410:	bl	402500 <fwrite@plt>
  408414:	b	40831c <ferror@plt+0x5c0c>
  408418:	ldr	x1, [x22]
  40841c:	bl	402180 <putc@plt>
  408420:	b	40831c <ferror@plt+0x5c0c>
  408424:	ldr	x23, [sp, #48]
  408428:	ldr	x1, [x22]
  40842c:	mov	w0, #0x22                  	// #34
  408430:	bl	402180 <putc@plt>
  408434:	ldp	x19, x20, [sp, #16]
  408438:	ldp	x21, x22, [sp, #32]
  40843c:	ldp	x29, x30, [sp], #64
  408440:	ret
  408444:	stp	x29, x30, [sp, #-32]!
  408448:	mov	x29, sp
  40844c:	str	x19, [sp, #16]
  408450:	mov	x19, x0
  408454:	mov	x0, #0x10                  	// #16
  408458:	bl	402240 <malloc@plt>
  40845c:	cbz	x0, 408470 <ferror@plt+0x5d60>
  408460:	str	x19, [x0]
  408464:	str	wzr, [x0, #8]
  408468:	strb	wzr, [x0, #12]
  40846c:	strb	wzr, [x0, #13]
  408470:	ldr	x19, [sp, #16]
  408474:	ldp	x29, x30, [sp], #32
  408478:	ret
  40847c:	stp	x29, x30, [sp, #-32]!
  408480:	mov	x29, sp
  408484:	stp	x19, x20, [sp, #16]
  408488:	mov	x19, x0
  40848c:	ldr	x20, [x0]
  408490:	ldr	w0, [x20, #8]
  408494:	cbnz	w0, 4084c4 <ferror@plt+0x5db4>
  408498:	ldr	x1, [x20]
  40849c:	mov	w0, #0xa                   	// #10
  4084a0:	bl	4021a0 <fputc@plt>
  4084a4:	ldr	x0, [x20]
  4084a8:	bl	402530 <fflush@plt>
  4084ac:	mov	x0, x20
  4084b0:	bl	402480 <free@plt>
  4084b4:	str	xzr, [x19]
  4084b8:	ldp	x19, x20, [sp, #16]
  4084bc:	ldp	x29, x30, [sp], #32
  4084c0:	ret
  4084c4:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  4084c8:	add	x3, x3, #0x1d8
  4084cc:	add	x3, x3, #0x10
  4084d0:	mov	w2, #0x6e                  	// #110
  4084d4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4084d8:	add	x1, x1, #0x120
  4084dc:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4084e0:	add	x0, x0, #0x180
  4084e4:	bl	402650 <__assert_fail@plt>
  4084e8:	strb	w1, [x0, #12]
  4084ec:	ret
  4084f0:	stp	x29, x30, [sp, #-32]!
  4084f4:	mov	x29, sp
  4084f8:	stp	x19, x20, [sp, #16]
  4084fc:	mov	x19, x0
  408500:	mov	x20, x1
  408504:	bl	40817c <ferror@plt+0x5a6c>
  408508:	ldrb	w0, [x19, #12]
  40850c:	cbnz	w0, 408540 <ferror@plt+0x5e30>
  408510:	strb	wzr, [x19, #13]
  408514:	mov	x1, x20
  408518:	mov	x0, x19
  40851c:	bl	4082ac <ferror@plt+0x5b9c>
  408520:	ldr	x1, [x19]
  408524:	mov	w0, #0x3a                  	// #58
  408528:	bl	402180 <putc@plt>
  40852c:	ldrb	w0, [x19, #12]
  408530:	cbnz	w0, 408558 <ferror@plt+0x5e48>
  408534:	ldp	x19, x20, [sp, #16]
  408538:	ldp	x29, x30, [sp], #32
  40853c:	ret
  408540:	ldr	x1, [x19]
  408544:	mov	w0, #0xa                   	// #10
  408548:	bl	402180 <putc@plt>
  40854c:	mov	x0, x19
  408550:	bl	4081b4 <ferror@plt+0x5aa4>
  408554:	b	408510 <ferror@plt+0x5e00>
  408558:	ldr	x1, [x19]
  40855c:	mov	w0, #0x20                  	// #32
  408560:	bl	402180 <putc@plt>
  408564:	b	408534 <ferror@plt+0x5e24>
  408568:	stp	x29, x30, [sp, #-272]!
  40856c:	mov	x29, sp
  408570:	stp	x19, x20, [sp, #16]
  408574:	mov	x19, x0
  408578:	mov	x20, x1
  40857c:	str	x2, [sp, #224]
  408580:	str	x3, [sp, #232]
  408584:	str	x4, [sp, #240]
  408588:	str	x5, [sp, #248]
  40858c:	str	x6, [sp, #256]
  408590:	str	x7, [sp, #264]
  408594:	str	q0, [sp, #96]
  408598:	str	q1, [sp, #112]
  40859c:	str	q2, [sp, #128]
  4085a0:	str	q3, [sp, #144]
  4085a4:	str	q4, [sp, #160]
  4085a8:	str	q5, [sp, #176]
  4085ac:	str	q6, [sp, #192]
  4085b0:	str	q7, [sp, #208]
  4085b4:	add	x1, sp, #0x110
  4085b8:	str	x1, [sp, #64]
  4085bc:	str	x1, [sp, #72]
  4085c0:	add	x1, sp, #0xe0
  4085c4:	str	x1, [sp, #80]
  4085c8:	mov	w1, #0xffffffd0            	// #-48
  4085cc:	str	w1, [sp, #88]
  4085d0:	mov	w1, #0xffffff80            	// #-128
  4085d4:	str	w1, [sp, #92]
  4085d8:	bl	40817c <ferror@plt+0x5a6c>
  4085dc:	ldp	x0, x1, [sp, #64]
  4085e0:	stp	x0, x1, [sp, #32]
  4085e4:	ldp	x0, x1, [sp, #80]
  4085e8:	stp	x0, x1, [sp, #48]
  4085ec:	add	x2, sp, #0x20
  4085f0:	mov	x1, x20
  4085f4:	ldr	x0, [x19]
  4085f8:	bl	402630 <vfprintf@plt>
  4085fc:	ldp	x19, x20, [sp, #16]
  408600:	ldp	x29, x30, [sp], #272
  408604:	ret
  408608:	stp	x29, x30, [sp, #-32]!
  40860c:	mov	x29, sp
  408610:	str	x19, [sp, #16]
  408614:	mov	x19, x0
  408618:	bl	40817c <ferror@plt+0x5a6c>
  40861c:	ldr	x1, [x19]
  408620:	mov	w0, #0x7b                  	// #123
  408624:	bl	402180 <putc@plt>
  408628:	ldr	w0, [x19, #8]
  40862c:	add	w0, w0, #0x1
  408630:	str	w0, [x19, #8]
  408634:	strb	wzr, [x19, #13]
  408638:	ldr	x19, [sp, #16]
  40863c:	ldp	x29, x30, [sp], #32
  408640:	ret
  408644:	stp	x29, x30, [sp, #-16]!
  408648:	mov	x29, sp
  40864c:	mov	w1, #0x7d                  	// #125
  408650:	bl	408220 <ferror@plt+0x5b10>
  408654:	ldp	x29, x30, [sp], #16
  408658:	ret
  40865c:	stp	x29, x30, [sp, #-32]!
  408660:	mov	x29, sp
  408664:	str	x19, [sp, #16]
  408668:	mov	x19, x0
  40866c:	bl	40817c <ferror@plt+0x5a6c>
  408670:	ldr	x1, [x19]
  408674:	mov	w0, #0x5b                  	// #91
  408678:	bl	402180 <putc@plt>
  40867c:	ldr	w0, [x19, #8]
  408680:	add	w0, w0, #0x1
  408684:	str	w0, [x19, #8]
  408688:	strb	wzr, [x19, #13]
  40868c:	ldrb	w0, [x19, #12]
  408690:	cbnz	w0, 4086a0 <ferror@plt+0x5f90>
  408694:	ldr	x19, [sp, #16]
  408698:	ldp	x29, x30, [sp], #32
  40869c:	ret
  4086a0:	ldr	x1, [x19]
  4086a4:	mov	w0, #0x20                  	// #32
  4086a8:	bl	402180 <putc@plt>
  4086ac:	b	408694 <ferror@plt+0x5f84>
  4086b0:	stp	x29, x30, [sp, #-32]!
  4086b4:	mov	x29, sp
  4086b8:	str	x19, [sp, #16]
  4086bc:	mov	x19, x0
  4086c0:	ldrb	w0, [x0, #12]
  4086c4:	cbz	w0, 4086d0 <ferror@plt+0x5fc0>
  4086c8:	ldrb	w0, [x19, #13]
  4086cc:	cbnz	w0, 4086ec <ferror@plt+0x5fdc>
  4086d0:	strb	wzr, [x19, #13]
  4086d4:	mov	w1, #0x5d                  	// #93
  4086d8:	mov	x0, x19
  4086dc:	bl	408220 <ferror@plt+0x5b10>
  4086e0:	ldr	x19, [sp, #16]
  4086e4:	ldp	x29, x30, [sp], #32
  4086e8:	ret
  4086ec:	ldr	x1, [x19]
  4086f0:	mov	w0, #0x20                  	// #32
  4086f4:	bl	402180 <putc@plt>
  4086f8:	b	4086d0 <ferror@plt+0x5fc0>
  4086fc:	stp	x29, x30, [sp, #-32]!
  408700:	mov	x29, sp
  408704:	stp	x19, x20, [sp, #16]
  408708:	mov	x19, x0
  40870c:	mov	x20, x1
  408710:	bl	40817c <ferror@plt+0x5a6c>
  408714:	mov	x1, x20
  408718:	mov	x0, x19
  40871c:	bl	4082ac <ferror@plt+0x5b9c>
  408720:	ldp	x19, x20, [sp, #16]
  408724:	ldp	x29, x30, [sp], #32
  408728:	ret
  40872c:	stp	x29, x30, [sp, #-16]!
  408730:	mov	x29, sp
  408734:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  408738:	add	x3, x3, #0x1a0
  40873c:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  408740:	add	x2, x2, #0x198
  408744:	tst	w1, #0xff
  408748:	csel	x2, x2, x3, ne  // ne = any
  40874c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  408750:	add	x1, x1, #0x510
  408754:	bl	408568 <ferror@plt+0x5e58>
  408758:	ldp	x29, x30, [sp], #16
  40875c:	ret
  408760:	stp	x29, x30, [sp, #-16]!
  408764:	mov	x29, sp
  408768:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40876c:	add	x1, x1, #0x1a8
  408770:	bl	408568 <ferror@plt+0x5e58>
  408774:	ldp	x29, x30, [sp], #16
  408778:	ret
  40877c:	stp	x29, x30, [sp, #-16]!
  408780:	mov	x29, sp
  408784:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408788:	add	x1, x1, #0x1b0
  40878c:	bl	408568 <ferror@plt+0x5e58>
  408790:	ldp	x29, x30, [sp], #16
  408794:	ret
  408798:	stp	x29, x30, [sp, #-16]!
  40879c:	mov	x29, sp
  4087a0:	and	w2, w1, #0xff
  4087a4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4087a8:	add	x1, x1, #0x1b8
  4087ac:	bl	408568 <ferror@plt+0x5e58>
  4087b0:	ldp	x29, x30, [sp], #16
  4087b4:	ret
  4087b8:	stp	x29, x30, [sp, #-16]!
  4087bc:	mov	x29, sp
  4087c0:	and	w2, w1, #0xffff
  4087c4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4087c8:	add	x1, x1, #0x1c0
  4087cc:	bl	408568 <ferror@plt+0x5e58>
  4087d0:	ldp	x29, x30, [sp], #16
  4087d4:	ret
  4087d8:	stp	x29, x30, [sp, #-16]!
  4087dc:	mov	x29, sp
  4087e0:	mov	w2, w1
  4087e4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4087e8:	add	x1, x1, #0x70
  4087ec:	bl	408568 <ferror@plt+0x5e58>
  4087f0:	ldp	x29, x30, [sp], #16
  4087f4:	ret
  4087f8:	stp	x29, x30, [sp, #-16]!
  4087fc:	mov	x29, sp
  408800:	mov	x2, x1
  408804:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408808:	add	x1, x1, #0x1c8
  40880c:	bl	408568 <ferror@plt+0x5e58>
  408810:	ldp	x29, x30, [sp], #16
  408814:	ret
  408818:	stp	x29, x30, [sp, #-16]!
  40881c:	mov	x29, sp
  408820:	mov	x2, x1
  408824:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408828:	add	x1, x1, #0x1d0
  40882c:	bl	408568 <ferror@plt+0x5e58>
  408830:	ldp	x29, x30, [sp], #16
  408834:	ret
  408838:	stp	x29, x30, [sp, #-16]!
  40883c:	mov	x29, sp
  408840:	mov	x2, x1
  408844:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408848:	add	x1, x1, #0x1c8
  40884c:	bl	408568 <ferror@plt+0x5e58>
  408850:	ldp	x29, x30, [sp], #16
  408854:	ret
  408858:	stp	x29, x30, [sp, #-16]!
  40885c:	mov	x29, sp
  408860:	mov	x2, x1
  408864:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  408868:	add	x1, x1, #0x68
  40886c:	bl	408568 <ferror@plt+0x5e58>
  408870:	ldp	x29, x30, [sp], #16
  408874:	ret
  408878:	stp	x29, x30, [sp, #-16]!
  40887c:	mov	x29, sp
  408880:	mov	w2, w1
  408884:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  408888:	add	x1, x1, #0x60
  40888c:	bl	408568 <ferror@plt+0x5e58>
  408890:	ldp	x29, x30, [sp], #16
  408894:	ret
  408898:	stp	x29, x30, [sp, #-16]!
  40889c:	mov	x29, sp
  4088a0:	mov	x2, x1
  4088a4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4088a8:	add	x1, x1, #0x638
  4088ac:	bl	408568 <ferror@plt+0x5e58>
  4088b0:	ldp	x29, x30, [sp], #16
  4088b4:	ret
  4088b8:	stp	x29, x30, [sp, #-32]!
  4088bc:	mov	x29, sp
  4088c0:	stp	x19, x20, [sp, #16]
  4088c4:	mov	x19, x0
  4088c8:	mov	x20, x2
  4088cc:	bl	4084f0 <ferror@plt+0x5de0>
  4088d0:	mov	x1, x20
  4088d4:	mov	x0, x19
  4088d8:	bl	4086fc <ferror@plt+0x5fec>
  4088dc:	ldp	x19, x20, [sp, #16]
  4088e0:	ldp	x29, x30, [sp], #32
  4088e4:	ret
  4088e8:	stp	x29, x30, [sp, #-32]!
  4088ec:	mov	x29, sp
  4088f0:	stp	x19, x20, [sp, #16]
  4088f4:	mov	x19, x0
  4088f8:	and	w20, w2, #0xff
  4088fc:	bl	4084f0 <ferror@plt+0x5de0>
  408900:	mov	w1, w20
  408904:	mov	x0, x19
  408908:	bl	40872c <ferror@plt+0x601c>
  40890c:	ldp	x19, x20, [sp, #16]
  408910:	ldp	x29, x30, [sp], #32
  408914:	ret
  408918:	stp	x29, x30, [sp, #-32]!
  40891c:	mov	x29, sp
  408920:	str	x19, [sp, #16]
  408924:	str	d8, [sp, #24]
  408928:	mov	x19, x0
  40892c:	fmov	d8, d0
  408930:	bl	4084f0 <ferror@plt+0x5de0>
  408934:	fmov	d0, d8
  408938:	mov	x0, x19
  40893c:	bl	40877c <ferror@plt+0x606c>
  408940:	ldr	x19, [sp, #16]
  408944:	ldr	d8, [sp, #24]
  408948:	ldp	x29, x30, [sp], #32
  40894c:	ret
  408950:	stp	x29, x30, [sp, #-32]!
  408954:	mov	x29, sp
  408958:	stp	x19, x20, [sp, #16]
  40895c:	mov	x19, x0
  408960:	mov	w20, w2
  408964:	bl	4084f0 <ferror@plt+0x5de0>
  408968:	mov	w1, w20
  40896c:	mov	x0, x19
  408970:	bl	4087d8 <ferror@plt+0x60c8>
  408974:	ldp	x19, x20, [sp, #16]
  408978:	ldp	x29, x30, [sp], #32
  40897c:	ret
  408980:	stp	x29, x30, [sp, #-32]!
  408984:	mov	x29, sp
  408988:	stp	x19, x20, [sp, #16]
  40898c:	mov	x19, x0
  408990:	mov	x20, x2
  408994:	bl	4084f0 <ferror@plt+0x5de0>
  408998:	mov	x1, x20
  40899c:	mov	x0, x19
  4089a0:	bl	4087f8 <ferror@plt+0x60e8>
  4089a4:	ldp	x19, x20, [sp, #16]
  4089a8:	ldp	x29, x30, [sp], #32
  4089ac:	ret
  4089b0:	stp	x29, x30, [sp, #-32]!
  4089b4:	mov	x29, sp
  4089b8:	stp	x19, x20, [sp, #16]
  4089bc:	mov	x19, x0
  4089c0:	mov	x20, x2
  4089c4:	bl	4084f0 <ferror@plt+0x5de0>
  4089c8:	mov	x1, x20
  4089cc:	mov	x0, x19
  4089d0:	bl	408818 <ferror@plt+0x6108>
  4089d4:	ldp	x19, x20, [sp, #16]
  4089d8:	ldp	x29, x30, [sp], #32
  4089dc:	ret
  4089e0:	stp	x29, x30, [sp, #-32]!
  4089e4:	mov	x29, sp
  4089e8:	stp	x19, x20, [sp, #16]
  4089ec:	mov	x19, x0
  4089f0:	and	w20, w2, #0xff
  4089f4:	bl	4084f0 <ferror@plt+0x5de0>
  4089f8:	mov	w1, w20
  4089fc:	mov	x0, x19
  408a00:	bl	408798 <ferror@plt+0x6088>
  408a04:	ldp	x19, x20, [sp, #16]
  408a08:	ldp	x29, x30, [sp], #32
  408a0c:	ret
  408a10:	stp	x29, x30, [sp, #-32]!
  408a14:	mov	x29, sp
  408a18:	stp	x19, x20, [sp, #16]
  408a1c:	mov	x19, x0
  408a20:	and	w20, w2, #0xffff
  408a24:	bl	4084f0 <ferror@plt+0x5de0>
  408a28:	mov	w1, w20
  408a2c:	mov	x0, x19
  408a30:	bl	4087b8 <ferror@plt+0x60a8>
  408a34:	ldp	x19, x20, [sp, #16]
  408a38:	ldp	x29, x30, [sp], #32
  408a3c:	ret
  408a40:	stp	x29, x30, [sp, #-32]!
  408a44:	mov	x29, sp
  408a48:	stp	x19, x20, [sp, #16]
  408a4c:	mov	x19, x0
  408a50:	mov	x20, x2
  408a54:	bl	4084f0 <ferror@plt+0x5de0>
  408a58:	mov	x1, x20
  408a5c:	mov	x0, x19
  408a60:	bl	408838 <ferror@plt+0x6128>
  408a64:	ldp	x19, x20, [sp, #16]
  408a68:	ldp	x29, x30, [sp], #32
  408a6c:	ret
  408a70:	stp	x29, x30, [sp, #-32]!
  408a74:	mov	x29, sp
  408a78:	stp	x19, x20, [sp, #16]
  408a7c:	mov	x19, x0
  408a80:	mov	x20, x2
  408a84:	bl	4084f0 <ferror@plt+0x5de0>
  408a88:	mov	x1, x20
  408a8c:	mov	x0, x19
  408a90:	bl	408858 <ferror@plt+0x6148>
  408a94:	ldp	x19, x20, [sp, #16]
  408a98:	ldp	x29, x30, [sp], #32
  408a9c:	ret
  408aa0:	stp	x29, x30, [sp, #-32]!
  408aa4:	mov	x29, sp
  408aa8:	stp	x19, x20, [sp, #16]
  408aac:	mov	x19, x0
  408ab0:	mov	w20, w2
  408ab4:	bl	4084f0 <ferror@plt+0x5de0>
  408ab8:	mov	w1, w20
  408abc:	mov	x0, x19
  408ac0:	bl	408878 <ferror@plt+0x6168>
  408ac4:	ldp	x19, x20, [sp, #16]
  408ac8:	ldp	x29, x30, [sp], #32
  408acc:	ret
  408ad0:	stp	x29, x30, [sp, #-32]!
  408ad4:	mov	x29, sp
  408ad8:	stp	x19, x20, [sp, #16]
  408adc:	mov	x19, x0
  408ae0:	mov	x20, x2
  408ae4:	bl	4084f0 <ferror@plt+0x5de0>
  408ae8:	mov	x1, x20
  408aec:	mov	x0, x19
  408af0:	bl	408898 <ferror@plt+0x6188>
  408af4:	ldp	x19, x20, [sp, #16]
  408af8:	ldp	x29, x30, [sp], #32
  408afc:	ret
  408b00:	stp	x29, x30, [sp, #-32]!
  408b04:	mov	x29, sp
  408b08:	str	x19, [sp, #16]
  408b0c:	mov	x19, x0
  408b10:	bl	4084f0 <ferror@plt+0x5de0>
  408b14:	mov	x0, x19
  408b18:	bl	408760 <ferror@plt+0x6050>
  408b1c:	ldr	x19, [sp, #16]
  408b20:	ldp	x29, x30, [sp], #32
  408b24:	ret
  408b28:	cbnz	w0, 408b30 <ferror@plt+0x6420>
  408b2c:	ret
  408b30:	stp	x29, x30, [sp, #-32]!
  408b34:	mov	x29, sp
  408b38:	str	x19, [sp, #16]
  408b3c:	and	w19, w1, #0xff
  408b40:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  408b44:	ldr	x0, [x0, #4016]
  408b48:	ldr	x0, [x0]
  408b4c:	bl	408444 <ferror@plt+0x5d34>
  408b50:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408b54:	str	x0, [x1, #3536]
  408b58:	cbz	x0, 408b7c <ferror@plt+0x646c>
  408b5c:	adrp	x1, 420000 <ferror@plt+0x1d8f0>
  408b60:	ldr	x1, [x1, #4056]
  408b64:	ldr	w1, [x1]
  408b68:	cbnz	w1, 408b90 <ferror@plt+0x6480>
  408b6c:	cbnz	w19, 408b9c <ferror@plt+0x648c>
  408b70:	ldr	x19, [sp, #16]
  408b74:	ldp	x29, x30, [sp], #32
  408b78:	ret
  408b7c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408b80:	add	x0, x0, #0x1f8
  408b84:	bl	4020d0 <perror@plt>
  408b88:	mov	w0, #0x1                   	// #1
  408b8c:	bl	4020c0 <exit@plt>
  408b90:	mov	w1, #0x1                   	// #1
  408b94:	bl	4084e8 <ferror@plt+0x5dd8>
  408b98:	b	408b6c <ferror@plt+0x645c>
  408b9c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408ba0:	ldr	x0, [x0, #3536]
  408ba4:	bl	40865c <ferror@plt+0x5f4c>
  408ba8:	b	408b70 <ferror@plt+0x6460>
  408bac:	stp	x29, x30, [sp, #-16]!
  408bb0:	mov	x29, sp
  408bb4:	mov	w1, #0x1                   	// #1
  408bb8:	bl	408b28 <ferror@plt+0x6418>
  408bbc:	ldp	x29, x30, [sp], #16
  408bc0:	ret
  408bc4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408bc8:	ldr	x0, [x0, #3536]
  408bcc:	cbz	x0, 408bf0 <ferror@plt+0x64e0>
  408bd0:	stp	x29, x30, [sp, #-16]!
  408bd4:	mov	x29, sp
  408bd8:	bl	4086b0 <ferror@plt+0x5fa0>
  408bdc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408be0:	add	x0, x0, #0xdd0
  408be4:	bl	40847c <ferror@plt+0x5d6c>
  408be8:	ldp	x29, x30, [sp], #16
  408bec:	ret
  408bf0:	ret
  408bf4:	stp	x29, x30, [sp, #-16]!
  408bf8:	mov	x29, sp
  408bfc:	mov	w1, #0x0                   	// #0
  408c00:	bl	408b28 <ferror@plt+0x6418>
  408c04:	ldp	x29, x30, [sp], #16
  408c08:	ret
  408c0c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408c10:	ldr	x0, [x0, #3536]
  408c14:	cbz	x0, 408c34 <ferror@plt+0x6524>
  408c18:	stp	x29, x30, [sp, #-16]!
  408c1c:	mov	x29, sp
  408c20:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408c24:	add	x0, x0, #0xdd0
  408c28:	bl	40847c <ferror@plt+0x5d6c>
  408c2c:	ldp	x29, x30, [sp], #16
  408c30:	ret
  408c34:	ret
  408c38:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408c3c:	ldr	x0, [x0, #3536]
  408c40:	cmp	x0, #0x0
  408c44:	cset	w0, ne  // ne = any
  408c48:	ret
  408c4c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408c50:	ldr	x0, [x0, #3536]
  408c54:	ret
  408c58:	mov	x1, x0
  408c5c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408c60:	ldr	x0, [x0, #3536]
  408c64:	cbz	x0, 408c8c <ferror@plt+0x657c>
  408c68:	stp	x29, x30, [sp, #-16]!
  408c6c:	mov	x29, sp
  408c70:	cbz	x1, 408c78 <ferror@plt+0x6568>
  408c74:	bl	4084f0 <ferror@plt+0x5de0>
  408c78:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408c7c:	ldr	x0, [x0, #3536]
  408c80:	bl	408608 <ferror@plt+0x5ef8>
  408c84:	ldp	x29, x30, [sp], #16
  408c88:	ret
  408c8c:	ret
  408c90:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408c94:	ldr	x0, [x0, #3536]
  408c98:	cbz	x0, 408cb0 <ferror@plt+0x65a0>
  408c9c:	stp	x29, x30, [sp, #-16]!
  408ca0:	mov	x29, sp
  408ca4:	bl	408644 <ferror@plt+0x5f34>
  408ca8:	ldp	x29, x30, [sp], #16
  408cac:	ret
  408cb0:	ret
  408cb4:	stp	x29, x30, [sp, #-16]!
  408cb8:	mov	x29, sp
  408cbc:	tst	w0, #0x6
  408cc0:	b.eq	408cec <ferror@plt+0x65dc>  // b.none
  408cc4:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408cc8:	ldr	x2, [x2, #3536]
  408ccc:	cbz	x2, 408d00 <ferror@plt+0x65f0>
  408cd0:	cbz	x1, 408cdc <ferror@plt+0x65cc>
  408cd4:	mov	x0, x2
  408cd8:	bl	4084f0 <ferror@plt+0x5de0>
  408cdc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408ce0:	ldr	x0, [x0, #3536]
  408ce4:	bl	40865c <ferror@plt+0x5f4c>
  408ce8:	b	408cf8 <ferror@plt+0x65e8>
  408cec:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408cf0:	ldr	x2, [x2, #3536]
  408cf4:	cbz	x2, 408d00 <ferror@plt+0x65f0>
  408cf8:	ldp	x29, x30, [sp], #16
  408cfc:	ret
  408d00:	mov	w2, #0x5                   	// #5
  408d04:	tst	w0, w2
  408d08:	b.eq	408cf8 <ferror@plt+0x65e8>  // b.none
  408d0c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  408d10:	add	x0, x0, #0x510
  408d14:	bl	402640 <printf@plt>
  408d18:	b	408cf8 <ferror@plt+0x65e8>
  408d1c:	stp	x29, x30, [sp, #-16]!
  408d20:	mov	x29, sp
  408d24:	mov	w2, w0
  408d28:	tst	w0, #0x6
  408d2c:	b.eq	408d44 <ferror@plt+0x6634>  // b.none
  408d30:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408d34:	ldr	x0, [x0, #3536]
  408d38:	cbz	x0, 408d58 <ferror@plt+0x6648>
  408d3c:	bl	4086b0 <ferror@plt+0x5fa0>
  408d40:	b	408d50 <ferror@plt+0x6640>
  408d44:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408d48:	ldr	x0, [x0, #3536]
  408d4c:	cbz	x0, 408d58 <ferror@plt+0x6648>
  408d50:	ldp	x29, x30, [sp], #16
  408d54:	ret
  408d58:	mov	w0, #0x5                   	// #5
  408d5c:	tst	w2, w0
  408d60:	b.eq	408d50 <ferror@plt+0x6640>  // b.none
  408d64:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  408d68:	add	x0, x0, #0x510
  408d6c:	bl	402640 <printf@plt>
  408d70:	b	408d50 <ferror@plt+0x6640>
  408d74:	stp	x29, x30, [sp, #-16]!
  408d78:	mov	x29, sp
  408d7c:	mov	w5, w0
  408d80:	mov	x6, x2
  408d84:	mov	x2, x3
  408d88:	tst	w0, #0x6
  408d8c:	b.eq	408dbc <ferror@plt+0x66ac>  // b.none
  408d90:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408d94:	ldr	x0, [x0, #3536]
  408d98:	cbz	x0, 408dd0 <ferror@plt+0x66c0>
  408d9c:	cbz	x6, 408db0 <ferror@plt+0x66a0>
  408da0:	mov	w2, w4
  408da4:	mov	x1, x6
  408da8:	bl	408aa0 <ferror@plt+0x6390>
  408dac:	b	408dc8 <ferror@plt+0x66b8>
  408db0:	mov	w1, w4
  408db4:	bl	408878 <ferror@plt+0x6168>
  408db8:	b	408dc8 <ferror@plt+0x66b8>
  408dbc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408dc0:	ldr	x0, [x0, #3536]
  408dc4:	cbz	x0, 408dd0 <ferror@plt+0x66c0>
  408dc8:	ldp	x29, x30, [sp], #16
  408dcc:	ret
  408dd0:	mov	w0, #0x5                   	// #5
  408dd4:	tst	w5, w0
  408dd8:	b.eq	408dc8 <ferror@plt+0x66b8>  // b.none
  408ddc:	mov	w3, w4
  408de0:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  408de4:	ldr	x0, [x0, #4016]
  408de8:	ldr	x0, [x0]
  408dec:	bl	409798 <ferror@plt+0x7088>
  408df0:	b	408dc8 <ferror@plt+0x66b8>
  408df4:	stp	x29, x30, [sp, #-16]!
  408df8:	mov	x29, sp
  408dfc:	mov	w5, w0
  408e00:	mov	x6, x2
  408e04:	mov	x2, x3
  408e08:	tst	w0, #0x6
  408e0c:	b.eq	408e3c <ferror@plt+0x672c>  // b.none
  408e10:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408e14:	ldr	x0, [x0, #3536]
  408e18:	cbz	x0, 408e50 <ferror@plt+0x6740>
  408e1c:	cbz	x6, 408e30 <ferror@plt+0x6720>
  408e20:	mov	x2, x4
  408e24:	mov	x1, x6
  408e28:	bl	408ad0 <ferror@plt+0x63c0>
  408e2c:	b	408e48 <ferror@plt+0x6738>
  408e30:	mov	x1, x4
  408e34:	bl	408898 <ferror@plt+0x6188>
  408e38:	b	408e48 <ferror@plt+0x6738>
  408e3c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408e40:	ldr	x0, [x0, #3536]
  408e44:	cbz	x0, 408e50 <ferror@plt+0x6740>
  408e48:	ldp	x29, x30, [sp], #16
  408e4c:	ret
  408e50:	mov	w0, #0x5                   	// #5
  408e54:	tst	w5, w0
  408e58:	b.eq	408e48 <ferror@plt+0x6738>  // b.none
  408e5c:	mov	x3, x4
  408e60:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  408e64:	ldr	x0, [x0, #4016]
  408e68:	ldr	x0, [x0]
  408e6c:	bl	409798 <ferror@plt+0x7088>
  408e70:	b	408e48 <ferror@plt+0x6738>
  408e74:	stp	x29, x30, [sp, #-16]!
  408e78:	mov	x29, sp
  408e7c:	mov	w5, w0
  408e80:	mov	w6, w1
  408e84:	mov	x1, x2
  408e88:	mov	x2, x3
  408e8c:	and	w3, w4, #0xff
  408e90:	tst	w0, #0x6
  408e94:	b.eq	408ec0 <ferror@plt+0x67b0>  // b.none
  408e98:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408e9c:	ldr	x0, [x0, #3536]
  408ea0:	cbz	x0, 408ed4 <ferror@plt+0x67c4>
  408ea4:	cbz	x1, 408eb4 <ferror@plt+0x67a4>
  408ea8:	mov	w2, w3
  408eac:	bl	4089e0 <ferror@plt+0x62d0>
  408eb0:	b	408ecc <ferror@plt+0x67bc>
  408eb4:	mov	w1, w3
  408eb8:	bl	408798 <ferror@plt+0x6088>
  408ebc:	b	408ecc <ferror@plt+0x67bc>
  408ec0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408ec4:	ldr	x0, [x0, #3536]
  408ec8:	cbz	x0, 408ed4 <ferror@plt+0x67c4>
  408ecc:	ldp	x29, x30, [sp], #16
  408ed0:	ret
  408ed4:	mov	w0, #0x5                   	// #5
  408ed8:	tst	w5, w0
  408edc:	b.eq	408ecc <ferror@plt+0x67bc>  // b.none
  408ee0:	mov	w1, w6
  408ee4:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  408ee8:	ldr	x0, [x0, #4016]
  408eec:	ldr	x0, [x0]
  408ef0:	bl	409798 <ferror@plt+0x7088>
  408ef4:	b	408ecc <ferror@plt+0x67bc>
  408ef8:	stp	x29, x30, [sp, #-16]!
  408efc:	mov	x29, sp
  408f00:	mov	w5, w0
  408f04:	mov	w6, w1
  408f08:	mov	x1, x2
  408f0c:	mov	x2, x3
  408f10:	and	w3, w4, #0xffff
  408f14:	tst	w0, #0x6
  408f18:	b.eq	408f44 <ferror@plt+0x6834>  // b.none
  408f1c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408f20:	ldr	x0, [x0, #3536]
  408f24:	cbz	x0, 408f58 <ferror@plt+0x6848>
  408f28:	cbz	x1, 408f38 <ferror@plt+0x6828>
  408f2c:	mov	w2, w3
  408f30:	bl	408a10 <ferror@plt+0x6300>
  408f34:	b	408f50 <ferror@plt+0x6840>
  408f38:	mov	w1, w3
  408f3c:	bl	4087b8 <ferror@plt+0x60a8>
  408f40:	b	408f50 <ferror@plt+0x6840>
  408f44:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408f48:	ldr	x0, [x0, #3536]
  408f4c:	cbz	x0, 408f58 <ferror@plt+0x6848>
  408f50:	ldp	x29, x30, [sp], #16
  408f54:	ret
  408f58:	mov	w0, #0x5                   	// #5
  408f5c:	tst	w5, w0
  408f60:	b.eq	408f50 <ferror@plt+0x6840>  // b.none
  408f64:	mov	w1, w6
  408f68:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  408f6c:	ldr	x0, [x0, #4016]
  408f70:	ldr	x0, [x0]
  408f74:	bl	409798 <ferror@plt+0x7088>
  408f78:	b	408f50 <ferror@plt+0x6840>
  408f7c:	stp	x29, x30, [sp, #-16]!
  408f80:	mov	x29, sp
  408f84:	mov	w5, w0
  408f88:	mov	x6, x2
  408f8c:	mov	x2, x3
  408f90:	tst	w0, #0x6
  408f94:	b.eq	408fc4 <ferror@plt+0x68b4>  // b.none
  408f98:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408f9c:	ldr	x0, [x0, #3536]
  408fa0:	cbz	x0, 408fd8 <ferror@plt+0x68c8>
  408fa4:	cbz	x6, 408fb8 <ferror@plt+0x68a8>
  408fa8:	mov	w2, w4
  408fac:	mov	x1, x6
  408fb0:	bl	408950 <ferror@plt+0x6240>
  408fb4:	b	408fd0 <ferror@plt+0x68c0>
  408fb8:	mov	w1, w4
  408fbc:	bl	4087d8 <ferror@plt+0x60c8>
  408fc0:	b	408fd0 <ferror@plt+0x68c0>
  408fc4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408fc8:	ldr	x0, [x0, #3536]
  408fcc:	cbz	x0, 408fd8 <ferror@plt+0x68c8>
  408fd0:	ldp	x29, x30, [sp], #16
  408fd4:	ret
  408fd8:	mov	w0, #0x5                   	// #5
  408fdc:	tst	w5, w0
  408fe0:	b.eq	408fd0 <ferror@plt+0x68c0>  // b.none
  408fe4:	mov	w3, w4
  408fe8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  408fec:	ldr	x0, [x0, #4016]
  408ff0:	ldr	x0, [x0]
  408ff4:	bl	409798 <ferror@plt+0x7088>
  408ff8:	b	408fd0 <ferror@plt+0x68c0>
  408ffc:	stp	x29, x30, [sp, #-16]!
  409000:	mov	x29, sp
  409004:	mov	w5, w0
  409008:	mov	x6, x2
  40900c:	mov	x2, x3
  409010:	tst	w0, #0x6
  409014:	b.eq	409044 <ferror@plt+0x6934>  // b.none
  409018:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40901c:	ldr	x0, [x0, #3536]
  409020:	cbz	x0, 409058 <ferror@plt+0x6948>
  409024:	cbz	x6, 409038 <ferror@plt+0x6928>
  409028:	mov	x2, x4
  40902c:	mov	x1, x6
  409030:	bl	408980 <ferror@plt+0x6270>
  409034:	b	409050 <ferror@plt+0x6940>
  409038:	mov	x1, x4
  40903c:	bl	4087f8 <ferror@plt+0x60e8>
  409040:	b	409050 <ferror@plt+0x6940>
  409044:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409048:	ldr	x0, [x0, #3536]
  40904c:	cbz	x0, 409058 <ferror@plt+0x6948>
  409050:	ldp	x29, x30, [sp], #16
  409054:	ret
  409058:	mov	w0, #0x5                   	// #5
  40905c:	tst	w5, w0
  409060:	b.eq	409050 <ferror@plt+0x6940>  // b.none
  409064:	mov	x3, x4
  409068:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40906c:	ldr	x0, [x0, #4016]
  409070:	ldr	x0, [x0]
  409074:	bl	409798 <ferror@plt+0x7088>
  409078:	b	409050 <ferror@plt+0x6940>
  40907c:	stp	x29, x30, [sp, #-16]!
  409080:	mov	x29, sp
  409084:	mov	w5, w0
  409088:	mov	x6, x2
  40908c:	mov	x2, x3
  409090:	tst	w0, #0x6
  409094:	b.eq	4090c4 <ferror@plt+0x69b4>  // b.none
  409098:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40909c:	ldr	x0, [x0, #3536]
  4090a0:	cbz	x0, 4090d8 <ferror@plt+0x69c8>
  4090a4:	cbz	x6, 4090b8 <ferror@plt+0x69a8>
  4090a8:	mov	x2, x4
  4090ac:	mov	x1, x6
  4090b0:	bl	408a40 <ferror@plt+0x6330>
  4090b4:	b	4090d0 <ferror@plt+0x69c0>
  4090b8:	mov	x1, x4
  4090bc:	bl	408838 <ferror@plt+0x6128>
  4090c0:	b	4090d0 <ferror@plt+0x69c0>
  4090c4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4090c8:	ldr	x0, [x0, #3536]
  4090cc:	cbz	x0, 4090d8 <ferror@plt+0x69c8>
  4090d0:	ldp	x29, x30, [sp], #16
  4090d4:	ret
  4090d8:	mov	w0, #0x5                   	// #5
  4090dc:	tst	w5, w0
  4090e0:	b.eq	4090d0 <ferror@plt+0x69c0>  // b.none
  4090e4:	mov	x3, x4
  4090e8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4090ec:	ldr	x0, [x0, #4016]
  4090f0:	ldr	x0, [x0]
  4090f4:	bl	409798 <ferror@plt+0x7088>
  4090f8:	b	4090d0 <ferror@plt+0x69c0>
  4090fc:	stp	x29, x30, [sp, #-16]!
  409100:	mov	x29, sp
  409104:	mov	w5, w0
  409108:	mov	x6, x2
  40910c:	mov	x2, x3
  409110:	tst	w0, #0x6
  409114:	b.eq	409144 <ferror@plt+0x6a34>  // b.none
  409118:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40911c:	ldr	x0, [x0, #3536]
  409120:	cbz	x0, 409158 <ferror@plt+0x6a48>
  409124:	cbz	x6, 409138 <ferror@plt+0x6a28>
  409128:	mov	x2, x4
  40912c:	mov	x1, x6
  409130:	bl	408a70 <ferror@plt+0x6360>
  409134:	b	409150 <ferror@plt+0x6a40>
  409138:	mov	x1, x4
  40913c:	bl	408858 <ferror@plt+0x6148>
  409140:	b	409150 <ferror@plt+0x6a40>
  409144:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409148:	ldr	x0, [x0, #3536]
  40914c:	cbz	x0, 409158 <ferror@plt+0x6a48>
  409150:	ldp	x29, x30, [sp], #16
  409154:	ret
  409158:	mov	w0, #0x5                   	// #5
  40915c:	tst	w5, w0
  409160:	b.eq	409150 <ferror@plt+0x6a40>  // b.none
  409164:	mov	x3, x4
  409168:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40916c:	ldr	x0, [x0, #4016]
  409170:	ldr	x0, [x0]
  409174:	bl	409798 <ferror@plt+0x7088>
  409178:	b	409150 <ferror@plt+0x6a40>
  40917c:	stp	x29, x30, [sp, #-16]!
  409180:	mov	x29, sp
  409184:	mov	w4, w0
  409188:	tst	w0, #0x6
  40918c:	b.eq	4091b4 <ferror@plt+0x6aa4>  // b.none
  409190:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409194:	ldr	x0, [x0, #3536]
  409198:	cbz	x0, 4091c8 <ferror@plt+0x6ab8>
  40919c:	cbz	x2, 4091ac <ferror@plt+0x6a9c>
  4091a0:	mov	x1, x2
  4091a4:	bl	408918 <ferror@plt+0x6208>
  4091a8:	b	4091c0 <ferror@plt+0x6ab0>
  4091ac:	bl	40877c <ferror@plt+0x606c>
  4091b0:	b	4091c0 <ferror@plt+0x6ab0>
  4091b4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4091b8:	ldr	x0, [x0, #3536]
  4091bc:	cbz	x0, 4091c8 <ferror@plt+0x6ab8>
  4091c0:	ldp	x29, x30, [sp], #16
  4091c4:	ret
  4091c8:	mov	w0, #0x5                   	// #5
  4091cc:	tst	w4, w0
  4091d0:	b.eq	4091c0 <ferror@plt+0x6ab0>  // b.none
  4091d4:	mov	x2, x3
  4091d8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4091dc:	ldr	x0, [x0, #4016]
  4091e0:	ldr	x0, [x0]
  4091e4:	bl	409798 <ferror@plt+0x7088>
  4091e8:	b	4091c0 <ferror@plt+0x6ab0>
  4091ec:	stp	x29, x30, [sp, #-112]!
  4091f0:	mov	x29, sp
  4091f4:	stp	x19, x20, [sp, #16]
  4091f8:	str	x21, [sp, #32]
  4091fc:	mov	x19, x0
  409200:	mov	w21, w1
  409204:	add	x20, sp, #0x30
  409208:	mov	x3, x0
  40920c:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409210:	add	x2, x2, #0x208
  409214:	mov	x1, #0x40                  	// #64
  409218:	mov	x0, x20
  40921c:	bl	4021c0 <snprintf@plt>
  409220:	mov	w4, w21
  409224:	mov	x3, x20
  409228:	mov	x2, x19
  40922c:	mov	w1, #0x6                   	// #6
  409230:	mov	w0, #0x4                   	// #4
  409234:	bl	408f7c <ferror@plt+0x686c>
  409238:	ldp	x19, x20, [sp, #16]
  40923c:	ldr	x21, [sp, #32]
  409240:	ldp	x29, x30, [sp], #112
  409244:	ret
  409248:	stp	x29, x30, [sp, #-16]!
  40924c:	mov	x29, sp
  409250:	mov	w5, w0
  409254:	mov	w6, w1
  409258:	mov	x1, x2
  40925c:	mov	x2, x3
  409260:	tst	w0, #0x6
  409264:	b.eq	4092ac <ferror@plt+0x6b9c>  // b.none
  409268:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40926c:	ldr	x0, [x0, #3536]
  409270:	cbz	x0, 4092c0 <ferror@plt+0x6bb0>
  409274:	cmp	x1, #0x0
  409278:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  40927c:	b.eq	409298 <ferror@plt+0x6b88>  // b.none
  409280:	cmp	x1, #0x0
  409284:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  409288:	b.eq	4092a0 <ferror@plt+0x6b90>  // b.none
  40928c:	mov	x1, x4
  409290:	bl	4086fc <ferror@plt+0x5fec>
  409294:	b	4092b8 <ferror@plt+0x6ba8>
  409298:	bl	4084f0 <ferror@plt+0x5de0>
  40929c:	b	4092b8 <ferror@plt+0x6ba8>
  4092a0:	mov	x2, x4
  4092a4:	bl	4088b8 <ferror@plt+0x61a8>
  4092a8:	b	4092b8 <ferror@plt+0x6ba8>
  4092ac:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4092b0:	ldr	x0, [x0, #3536]
  4092b4:	cbz	x0, 4092c0 <ferror@plt+0x6bb0>
  4092b8:	ldp	x29, x30, [sp], #16
  4092bc:	ret
  4092c0:	mov	w0, #0x5                   	// #5
  4092c4:	tst	w5, w0
  4092c8:	b.eq	4092b8 <ferror@plt+0x6ba8>  // b.none
  4092cc:	mov	x3, x4
  4092d0:	mov	w1, w6
  4092d4:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4092d8:	ldr	x0, [x0, #4016]
  4092dc:	ldr	x0, [x0]
  4092e0:	bl	409798 <ferror@plt+0x7088>
  4092e4:	b	4092b8 <ferror@plt+0x6ba8>
  4092e8:	stp	x29, x30, [sp, #-112]!
  4092ec:	mov	x29, sp
  4092f0:	stp	x19, x20, [sp, #16]
  4092f4:	str	x21, [sp, #32]
  4092f8:	mov	x19, x0
  4092fc:	mov	x21, x1
  409300:	add	x20, sp, #0x30
  409304:	mov	x3, x0
  409308:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  40930c:	add	x2, x2, #0x210
  409310:	mov	x1, #0x40                  	// #64
  409314:	mov	x0, x20
  409318:	bl	4021c0 <snprintf@plt>
  40931c:	mov	x4, x21
  409320:	mov	x3, x20
  409324:	mov	x2, x19
  409328:	mov	w1, #0x6                   	// #6
  40932c:	mov	w0, #0x4                   	// #4
  409330:	bl	409248 <ferror@plt+0x6b38>
  409334:	ldp	x19, x20, [sp, #16]
  409338:	ldr	x21, [sp, #32]
  40933c:	ldp	x29, x30, [sp], #112
  409340:	ret
  409344:	stp	x29, x30, [sp, #-16]!
  409348:	mov	x29, sp
  40934c:	mov	w5, w0
  409350:	mov	w6, w1
  409354:	mov	x1, x2
  409358:	mov	x2, x3
  40935c:	and	w4, w4, #0xff
  409360:	tst	w0, #0x6
  409364:	b.eq	409390 <ferror@plt+0x6c80>  // b.none
  409368:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40936c:	ldr	x0, [x0, #3536]
  409370:	cbz	x0, 4093a4 <ferror@plt+0x6c94>
  409374:	cbz	x1, 409384 <ferror@plt+0x6c74>
  409378:	mov	w2, w4
  40937c:	bl	4088e8 <ferror@plt+0x61d8>
  409380:	b	40939c <ferror@plt+0x6c8c>
  409384:	mov	w1, w4
  409388:	bl	40872c <ferror@plt+0x601c>
  40938c:	b	40939c <ferror@plt+0x6c8c>
  409390:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409394:	ldr	x0, [x0, #3536]
  409398:	cbz	x0, 4093a4 <ferror@plt+0x6c94>
  40939c:	ldp	x29, x30, [sp], #16
  4093a0:	ret
  4093a4:	mov	w0, #0x5                   	// #5
  4093a8:	tst	w5, w0
  4093ac:	b.eq	40939c <ferror@plt+0x6c8c>  // b.none
  4093b0:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4093b4:	add	x0, x0, #0x1a0
  4093b8:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  4093bc:	add	x3, x3, #0x198
  4093c0:	cmp	w4, #0x0
  4093c4:	csel	x3, x3, x0, ne  // ne = any
  4093c8:	mov	w1, w6
  4093cc:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4093d0:	ldr	x0, [x0, #4016]
  4093d4:	ldr	x0, [x0]
  4093d8:	bl	409798 <ferror@plt+0x7088>
  4093dc:	b	40939c <ferror@plt+0x6c8c>
  4093e0:	stp	x29, x30, [sp, #-96]!
  4093e4:	mov	x29, sp
  4093e8:	stp	x19, x20, [sp, #16]
  4093ec:	mov	x19, x2
  4093f0:	mov	x2, x3
  4093f4:	tst	w0, #0x6
  4093f8:	b.eq	409440 <ferror@plt+0x6d30>  // b.none
  4093fc:	adrp	x3, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409400:	ldr	x3, [x3, #3536]
  409404:	cbz	x3, 409458 <ferror@plt+0x6d48>
  409408:	add	x20, sp, #0x20
  40940c:	mov	x3, x4
  409410:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409414:	add	x2, x2, #0x218
  409418:	mov	x1, #0x40                  	// #64
  40941c:	mov	x0, x20
  409420:	bl	4021c0 <snprintf@plt>
  409424:	mov	x4, x20
  409428:	mov	x3, #0x0                   	// #0
  40942c:	mov	x2, x19
  409430:	mov	w1, #0x6                   	// #6
  409434:	mov	w0, #0x2                   	// #2
  409438:	bl	409248 <ferror@plt+0x6b38>
  40943c:	b	40944c <ferror@plt+0x6d3c>
  409440:	adrp	x3, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409444:	ldr	x3, [x3, #3536]
  409448:	cbz	x3, 409458 <ferror@plt+0x6d48>
  40944c:	ldp	x19, x20, [sp, #16]
  409450:	ldp	x29, x30, [sp], #96
  409454:	ret
  409458:	mov	w3, #0x5                   	// #5
  40945c:	tst	w0, w3
  409460:	b.eq	40944c <ferror@plt+0x6d3c>  // b.none
  409464:	mov	x3, x4
  409468:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40946c:	ldr	x0, [x0, #4016]
  409470:	ldr	x0, [x0]
  409474:	bl	409798 <ferror@plt+0x7088>
  409478:	b	40944c <ferror@plt+0x6d3c>
  40947c:	stp	x29, x30, [sp, #-96]!
  409480:	mov	x29, sp
  409484:	str	x19, [sp, #16]
  409488:	mov	x19, x2
  40948c:	mov	x2, x3
  409490:	tst	w0, #0x6
  409494:	b.eq	4094ec <ferror@plt+0x6ddc>  // b.none
  409498:	adrp	x3, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40949c:	ldr	x3, [x3, #3536]
  4094a0:	cbz	x3, 409504 <ferror@plt+0x6df4>
  4094a4:	mov	w3, w4
  4094a8:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  4094ac:	add	x2, x2, #0x110
  4094b0:	mov	x1, #0x40                  	// #64
  4094b4:	add	x0, sp, #0x20
  4094b8:	bl	4021c0 <snprintf@plt>
  4094bc:	cbz	x19, 4094d8 <ferror@plt+0x6dc8>
  4094c0:	add	x2, sp, #0x20
  4094c4:	mov	x1, x19
  4094c8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4094cc:	ldr	x0, [x0, #3536]
  4094d0:	bl	4088b8 <ferror@plt+0x61a8>
  4094d4:	b	4094f8 <ferror@plt+0x6de8>
  4094d8:	add	x1, sp, #0x20
  4094dc:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4094e0:	ldr	x0, [x0, #3536]
  4094e4:	bl	4086fc <ferror@plt+0x5fec>
  4094e8:	b	4094f8 <ferror@plt+0x6de8>
  4094ec:	adrp	x3, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4094f0:	ldr	x3, [x3, #3536]
  4094f4:	cbz	x3, 409504 <ferror@plt+0x6df4>
  4094f8:	ldr	x19, [sp, #16]
  4094fc:	ldp	x29, x30, [sp], #96
  409500:	ret
  409504:	mov	w3, #0x5                   	// #5
  409508:	tst	w0, w3
  40950c:	b.eq	4094f8 <ferror@plt+0x6de8>  // b.none
  409510:	mov	w3, w4
  409514:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409518:	ldr	x0, [x0, #4016]
  40951c:	ldr	x0, [x0]
  409520:	bl	409798 <ferror@plt+0x7088>
  409524:	b	4094f8 <ferror@plt+0x6de8>
  409528:	stp	x29, x30, [sp, #-16]!
  40952c:	mov	x29, sp
  409530:	mov	w5, w0
  409534:	mov	x6, x3
  409538:	tst	w0, #0x6
  40953c:	b.eq	409564 <ferror@plt+0x6e54>  // b.none
  409540:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409544:	ldr	x0, [x0, #3536]
  409548:	cbz	x0, 409578 <ferror@plt+0x6e68>
  40954c:	cbz	x2, 40955c <ferror@plt+0x6e4c>
  409550:	mov	x1, x2
  409554:	bl	408b00 <ferror@plt+0x63f0>
  409558:	b	409570 <ferror@plt+0x6e60>
  40955c:	bl	408760 <ferror@plt+0x6050>
  409560:	b	409570 <ferror@plt+0x6e60>
  409564:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409568:	ldr	x0, [x0, #3536]
  40956c:	cbz	x0, 409578 <ferror@plt+0x6e68>
  409570:	ldp	x29, x30, [sp], #16
  409574:	ret
  409578:	mov	w0, #0x5                   	// #5
  40957c:	tst	w5, w0
  409580:	b.eq	409570 <ferror@plt+0x6e60>  // b.none
  409584:	mov	x3, x4
  409588:	mov	x2, x6
  40958c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409590:	ldr	x0, [x0, #4016]
  409594:	ldr	x0, [x0]
  409598:	bl	409798 <ferror@plt+0x7088>
  40959c:	b	409570 <ferror@plt+0x6e60>
  4095a0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4095a4:	ldr	x0, [x0, #3536]
  4095a8:	cbz	x0, 4095b0 <ferror@plt+0x6ea0>
  4095ac:	ret
  4095b0:	stp	x29, x30, [sp, #-16]!
  4095b4:	mov	x29, sp
  4095b8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  4095bc:	ldr	x0, [x0, #4048]
  4095c0:	ldr	x1, [x0]
  4095c4:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4095c8:	add	x0, x0, #0x510
  4095cc:	bl	402640 <printf@plt>
  4095d0:	ldp	x29, x30, [sp], #16
  4095d4:	ret
  4095d8:	stp	x29, x30, [sp, #-32]!
  4095dc:	mov	x29, sp
  4095e0:	str	x19, [sp, #16]
  4095e4:	cmp	w1, #0x0
  4095e8:	cset	w19, ne  // ne = any
  4095ec:	cmp	w0, #0x0
  4095f0:	csinc	w19, w19, wzr, ne  // ne = any
  4095f4:	cbnz	w19, 40968c <ferror@plt+0x6f7c>
  4095f8:	cmp	w0, #0x2
  4095fc:	b.eq	409628 <ferror@plt+0x6f18>  // b.none
  409600:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409604:	ldr	x0, [x0, #4016]
  409608:	ldr	x0, [x0]
  40960c:	bl	4021d0 <fileno@plt>
  409610:	bl	402580 <isatty@plt>
  409614:	cbnz	w0, 409628 <ferror@plt+0x6f18>
  409618:	mov	w0, w19
  40961c:	ldr	x19, [sp, #16]
  409620:	ldp	x29, x30, [sp], #32
  409624:	ret
  409628:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40962c:	mov	w1, #0x1                   	// #1
  409630:	str	w1, [x0, #3544]
  409634:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409638:	add	x0, x0, #0x220
  40963c:	bl	402670 <getenv@plt>
  409640:	mov	w19, #0x1                   	// #1
  409644:	cbz	x0, 409618 <ferror@plt+0x6f08>
  409648:	mov	w1, #0x3b                  	// #59
  40964c:	bl	4023b0 <strrchr@plt>
  409650:	cbz	x0, 409618 <ferror@plt+0x6f08>
  409654:	ldrb	w2, [x0, #1]
  409658:	sub	w1, w2, #0x30
  40965c:	and	w1, w1, #0xff
  409660:	cmp	w1, #0x6
  409664:	cset	w19, ls  // ls = plast
  409668:	cmp	w2, #0x38
  40966c:	csinc	w19, w19, wzr, ne  // ne = any
  409670:	cbz	w19, 409694 <ferror@plt+0x6f84>
  409674:	ldrb	w0, [x0, #2]
  409678:	cbnz	w0, 409618 <ferror@plt+0x6f08>
  40967c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409680:	mov	w1, #0x1                   	// #1
  409684:	str	w1, [x0, #3548]
  409688:	b	409618 <ferror@plt+0x6f08>
  40968c:	mov	w19, #0x0                   	// #0
  409690:	b	409618 <ferror@plt+0x6f08>
  409694:	mov	w19, #0x1                   	// #1
  409698:	b	409618 <ferror@plt+0x6f08>
  40969c:	stp	x29, x30, [sp, #-48]!
  4096a0:	mov	x29, sp
  4096a4:	stp	x19, x20, [sp, #16]
  4096a8:	str	x21, [sp, #32]
  4096ac:	mov	w20, #0x0                   	// #0
  4096b0:	cbz	x1, 409738 <ferror@plt+0x7028>
  4096b4:	mov	x19, x0
  4096b8:	mov	x21, x1
  4096bc:	bl	4020b0 <strlen@plt>
  4096c0:	add	x1, x0, #0x10
  4096c4:	and	x1, x1, #0xfffffffffffffff0
  4096c8:	sub	sp, sp, x1
  4096cc:	add	x2, x0, #0x1
  4096d0:	mov	x1, x19
  4096d4:	mov	x0, sp
  4096d8:	bl	402080 <memcpy@plt>
  4096dc:	mov	x20, x0
  4096e0:	mov	w1, #0x3d                  	// #61
  4096e4:	bl	4025e0 <strchrnul@plt>
  4096e8:	mov	x19, x0
  4096ec:	ldrb	w0, [x0]
  4096f0:	cbz	w0, 4096f8 <ferror@plt+0x6fe8>
  4096f4:	strb	wzr, [x19], #1
  4096f8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4096fc:	add	x1, x1, #0x230
  409700:	mov	x0, x20
  409704:	bl	405c1c <ferror@plt+0x350c>
  409708:	ands	w20, w0, #0xff
  40970c:	b.ne	409790 <ferror@plt+0x7080>  // b.any
  409710:	ldrb	w0, [x19]
  409714:	cbz	w0, 40972c <ferror@plt+0x701c>
  409718:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40971c:	add	x1, x1, #0x238
  409720:	mov	x0, x19
  409724:	bl	402420 <strcmp@plt>
  409728:	cbnz	w0, 409750 <ferror@plt+0x7040>
  40972c:	mov	w0, #0x2                   	// #2
  409730:	str	w0, [x21]
  409734:	mov	w20, #0x1                   	// #1
  409738:	mov	w0, w20
  40973c:	mov	sp, x29
  409740:	ldp	x19, x20, [sp, #16]
  409744:	ldr	x21, [sp, #32]
  409748:	ldp	x29, x30, [sp], #48
  40974c:	ret
  409750:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409754:	add	x1, x1, #0x240
  409758:	mov	x0, x19
  40975c:	bl	402420 <strcmp@plt>
  409760:	cbnz	w0, 409770 <ferror@plt+0x7060>
  409764:	mov	w20, #0x1                   	// #1
  409768:	str	w20, [x21]
  40976c:	b	409738 <ferror@plt+0x7028>
  409770:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409774:	add	x1, x1, #0x248
  409778:	mov	x0, x19
  40977c:	bl	402420 <strcmp@plt>
  409780:	cbnz	w0, 409738 <ferror@plt+0x7028>
  409784:	str	wzr, [x21]
  409788:	mov	w20, #0x1                   	// #1
  40978c:	b	409738 <ferror@plt+0x7028>
  409790:	mov	w20, #0x0                   	// #0
  409794:	b	409738 <ferror@plt+0x7028>
  409798:	stp	x29, x30, [sp, #-288]!
  40979c:	mov	x29, sp
  4097a0:	stp	x19, x20, [sp, #16]
  4097a4:	stp	x21, x22, [sp, #32]
  4097a8:	mov	x20, x0
  4097ac:	mov	x21, x2
  4097b0:	str	x3, [sp, #248]
  4097b4:	str	x4, [sp, #256]
  4097b8:	str	x5, [sp, #264]
  4097bc:	str	x6, [sp, #272]
  4097c0:	str	x7, [sp, #280]
  4097c4:	str	q0, [sp, #112]
  4097c8:	str	q1, [sp, #128]
  4097cc:	str	q2, [sp, #144]
  4097d0:	str	q3, [sp, #160]
  4097d4:	str	q4, [sp, #176]
  4097d8:	str	q5, [sp, #192]
  4097dc:	str	q6, [sp, #208]
  4097e0:	str	q7, [sp, #224]
  4097e4:	add	x0, sp, #0x120
  4097e8:	str	x0, [sp, #80]
  4097ec:	str	x0, [sp, #88]
  4097f0:	add	x0, sp, #0xf0
  4097f4:	str	x0, [sp, #96]
  4097f8:	mov	w0, #0xffffffd8            	// #-40
  4097fc:	str	w0, [sp, #104]
  409800:	mov	w0, #0xffffff80            	// #-128
  409804:	str	w0, [sp, #108]
  409808:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40980c:	ldr	w0, [x0, #3544]
  409810:	cmp	w0, #0x0
  409814:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  409818:	b.eq	4098a4 <ferror@plt+0x7194>  // b.none
  40981c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409820:	ldr	w0, [x0, #3548]
  409824:	cbz	w0, 4098c8 <ferror@plt+0x71b8>
  409828:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40982c:	add	x0, x0, #0x2c8
  409830:	ldr	w1, [x0, w1, uxtw #2]
  409834:	adrp	x22, 40c000 <ferror@plt+0x98f0>
  409838:	add	x22, x22, #0x510
  40983c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409840:	add	x0, x0, #0xd00
  409844:	ldr	x2, [x0, w1, uxtw #3]
  409848:	mov	x1, x22
  40984c:	mov	x0, x20
  409850:	bl	4026d0 <fprintf@plt>
  409854:	mov	w19, w0
  409858:	ldp	x0, x1, [sp, #80]
  40985c:	stp	x0, x1, [sp, #48]
  409860:	ldp	x0, x1, [sp, #96]
  409864:	stp	x0, x1, [sp, #64]
  409868:	add	x2, sp, #0x30
  40986c:	mov	x1, x21
  409870:	mov	x0, x20
  409874:	bl	402630 <vfprintf@plt>
  409878:	add	w19, w19, w0
  40987c:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409880:	add	x2, x2, #0x250
  409884:	mov	x1, x22
  409888:	mov	x0, x20
  40988c:	bl	4026d0 <fprintf@plt>
  409890:	add	w0, w19, w0
  409894:	ldp	x19, x20, [sp, #16]
  409898:	ldp	x21, x22, [sp, #32]
  40989c:	ldp	x29, x30, [sp], #288
  4098a0:	ret
  4098a4:	ldp	x0, x1, [sp, #80]
  4098a8:	stp	x0, x1, [sp, #48]
  4098ac:	ldp	x0, x1, [sp, #96]
  4098b0:	stp	x0, x1, [sp, #64]
  4098b4:	add	x2, sp, #0x30
  4098b8:	mov	x1, x21
  4098bc:	mov	x0, x20
  4098c0:	bl	402630 <vfprintf@plt>
  4098c4:	b	409894 <ferror@plt+0x7184>
  4098c8:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4098cc:	add	x0, x0, #0x2c8
  4098d0:	add	x0, x0, #0x20
  4098d4:	ldr	w1, [x0, w1, uxtw #2]
  4098d8:	b	409834 <ferror@plt+0x7124>
  4098dc:	and	w0, w0, #0xff
  4098e0:	cmp	w0, #0x2
  4098e4:	b.eq	4098fc <ferror@plt+0x71ec>  // b.none
  4098e8:	cmp	w0, #0xa
  4098ec:	mov	w0, #0x6                   	// #6
  4098f0:	mov	w1, #0x3                   	// #3
  4098f4:	csel	w0, w0, w1, ne  // ne = any
  4098f8:	ret
  4098fc:	mov	w0, #0x2                   	// #2
  409900:	b	4098f8 <ferror@plt+0x71e8>
  409904:	and	w0, w0, #0xff
  409908:	cmp	w0, #0x2
  40990c:	b.eq	409924 <ferror@plt+0x7214>  // b.none
  409910:	cmp	w0, #0x6
  409914:	mov	w0, #0x6                   	// #6
  409918:	mov	w1, #0x4                   	// #4
  40991c:	csel	w0, w0, w1, ne  // ne = any
  409920:	ret
  409924:	mov	w0, #0x5                   	// #5
  409928:	b	409920 <ferror@plt+0x7210>
  40992c:	stp	x29, x30, [sp, #-80]!
  409930:	mov	x29, sp
  409934:	cmp	w0, #0x1c
  409938:	b.eq	409954 <ferror@plt+0x7244>  // b.none
  40993c:	bl	402660 <__errno_location@plt>
  409940:	mov	w1, #0x61                  	// #97
  409944:	str	w1, [x0]
  409948:	mov	x0, #0x0                   	// #0
  40994c:	ldp	x29, x30, [sp], #80
  409950:	ret
  409954:	stp	x19, x20, [sp, #16]
  409958:	stp	x21, x22, [sp, #32]
  40995c:	stp	x23, x24, [sp, #48]
  409960:	stp	x25, x26, [sp, #64]
  409964:	mov	x20, x1
  409968:	mov	x21, x2
  40996c:	mov	x19, x3
  409970:	bl	402660 <__errno_location@plt>
  409974:	mov	x25, x0
  409978:	str	wzr, [x0]
  40997c:	mov	x23, x21
  409980:	adrp	x24, 40c000 <ferror@plt+0x98f0>
  409984:	add	x24, x24, #0x70
  409988:	mov	w26, #0x2f                  	// #47
  40998c:	ldr	w22, [x20]
  409990:	rev	w22, w22
  409994:	lsr	w3, w22, #12
  409998:	mov	x2, x24
  40999c:	mov	x1, x19
  4099a0:	mov	x0, x23
  4099a4:	bl	4021c0 <snprintf@plt>
  4099a8:	sxtw	x1, w0
  4099ac:	cmp	x19, w0, sxtw
  4099b0:	b.ls	4099d4 <ferror@plt+0x72c4>  // b.plast
  4099b4:	add	x20, x20, #0x4
  4099b8:	tbnz	w22, #8, 4099f4 <ferror@plt+0x72e4>
  4099bc:	add	x2, x23, x1
  4099c0:	strb	w26, [x23, w0, sxtw]
  4099c4:	add	x23, x2, #0x1
  4099c8:	mvn	x1, x1
  4099cc:	add	x19, x19, x1
  4099d0:	b	40998c <ferror@plt+0x727c>
  4099d4:	mov	w0, #0xfffffff9            	// #-7
  4099d8:	str	w0, [x25]
  4099dc:	mov	x0, #0x0                   	// #0
  4099e0:	ldp	x19, x20, [sp, #16]
  4099e4:	ldp	x21, x22, [sp, #32]
  4099e8:	ldp	x23, x24, [sp, #48]
  4099ec:	ldp	x25, x26, [sp, #64]
  4099f0:	b	40994c <ferror@plt+0x723c>
  4099f4:	mov	x0, x21
  4099f8:	ldp	x19, x20, [sp, #16]
  4099fc:	ldp	x21, x22, [sp, #32]
  409a00:	ldp	x23, x24, [sp, #48]
  409a04:	ldp	x25, x26, [sp, #64]
  409a08:	b	40994c <ferror@plt+0x723c>
  409a0c:	stp	x29, x30, [sp, #-80]!
  409a10:	mov	x29, sp
  409a14:	cmp	w0, #0x1c
  409a18:	b.ne	409b34 <ferror@plt+0x7424>  // b.any
  409a1c:	stp	x19, x20, [sp, #16]
  409a20:	stp	x21, x22, [sp, #32]
  409a24:	mov	x21, x1
  409a28:	mov	x20, x2
  409a2c:	lsr	x19, x3, #2
  409a30:	bl	402660 <__errno_location@plt>
  409a34:	str	wzr, [x0]
  409a38:	cbz	w19, 409aa8 <ferror@plt+0x7398>
  409a3c:	str	x23, [sp, #48]
  409a40:	sub	w19, w19, #0x1
  409a44:	add	x19, x19, #0x1
  409a48:	add	x19, x20, x19, lsl #2
  409a4c:	add	x23, sp, #0x48
  409a50:	mov	x22, #0xfffff               	// #1048575
  409a54:	mov	w2, #0x0                   	// #0
  409a58:	mov	x1, x23
  409a5c:	mov	x0, x21
  409a60:	bl	4020a0 <strtoul@plt>
  409a64:	cmp	x0, x22
  409a68:	b.hi	409af8 <ferror@plt+0x73e8>  // b.pmore
  409a6c:	ldr	x1, [sp, #72]
  409a70:	cmp	x1, x21
  409a74:	b.eq	409b0c <ferror@plt+0x73fc>  // b.none
  409a78:	lsl	w0, w0, #12
  409a7c:	rev	w0, w0
  409a80:	str	w0, [x20]
  409a84:	ldrb	w2, [x1]
  409a88:	cbz	w2, 409adc <ferror@plt+0x73cc>
  409a8c:	cmp	w2, #0x2f
  409a90:	b.ne	409b20 <ferror@plt+0x7410>  // b.any
  409a94:	add	x21, x1, #0x1
  409a98:	add	x20, x20, #0x4
  409a9c:	cmp	x19, x20
  409aa0:	b.ne	409a54 <ferror@plt+0x7344>  // b.any
  409aa4:	ldr	x23, [sp, #48]
  409aa8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409aac:	ldr	x0, [x0, #3992]
  409ab0:	ldr	x3, [x0]
  409ab4:	mov	x2, #0x18                  	// #24
  409ab8:	mov	x1, #0x1                   	// #1
  409abc:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409ac0:	add	x0, x0, #0x308
  409ac4:	bl	402500 <fwrite@plt>
  409ac8:	mov	w0, #0x0                   	// #0
  409acc:	ldp	x19, x20, [sp, #16]
  409ad0:	ldp	x21, x22, [sp, #32]
  409ad4:	ldp	x29, x30, [sp], #80
  409ad8:	ret
  409adc:	orr	w0, w0, #0x10000
  409ae0:	str	w0, [x20]
  409ae4:	mov	w0, #0x1                   	// #1
  409ae8:	ldp	x19, x20, [sp, #16]
  409aec:	ldp	x21, x22, [sp, #32]
  409af0:	ldr	x23, [sp, #48]
  409af4:	b	409ad4 <ferror@plt+0x73c4>
  409af8:	mov	w0, #0x0                   	// #0
  409afc:	ldp	x19, x20, [sp, #16]
  409b00:	ldp	x21, x22, [sp, #32]
  409b04:	ldr	x23, [sp, #48]
  409b08:	b	409ad4 <ferror@plt+0x73c4>
  409b0c:	mov	w0, #0x0                   	// #0
  409b10:	ldp	x19, x20, [sp, #16]
  409b14:	ldp	x21, x22, [sp, #32]
  409b18:	ldr	x23, [sp, #48]
  409b1c:	b	409ad4 <ferror@plt+0x73c4>
  409b20:	mov	w0, #0x0                   	// #0
  409b24:	ldp	x19, x20, [sp, #16]
  409b28:	ldp	x21, x22, [sp, #32]
  409b2c:	ldr	x23, [sp, #48]
  409b30:	b	409ad4 <ferror@plt+0x73c4>
  409b34:	bl	402660 <__errno_location@plt>
  409b38:	mov	w1, #0x61                  	// #97
  409b3c:	str	w1, [x0]
  409b40:	mov	w0, #0xffffffff            	// #-1
  409b44:	b	409ad4 <ferror@plt+0x73c4>
  409b48:	stp	x29, x30, [sp, #-48]!
  409b4c:	mov	x29, sp
  409b50:	stp	xzr, xzr, [sp, #24]
  409b54:	str	xzr, [sp, #40]
  409b58:	mov	w2, #0x20                  	// #32
  409b5c:	str	w2, [sp, #16]
  409b60:	mov	w2, #0x12                  	// #18
  409b64:	strh	w2, [sp, #20]
  409b68:	mov	w2, #0x301                 	// #769
  409b6c:	strh	w2, [sp, #22]
  409b70:	ldr	w2, [x0, #28]
  409b74:	add	w2, w2, #0x1
  409b78:	str	w2, [x0, #28]
  409b7c:	str	w2, [x0, #32]
  409b80:	str	w2, [sp, #24]
  409b84:	strb	w1, [sp, #32]
  409b88:	mov	w3, #0x0                   	// #0
  409b8c:	mov	x2, #0x20                  	// #32
  409b90:	add	x1, sp, #0x10
  409b94:	ldr	w0, [x0]
  409b98:	bl	4024b0 <send@plt>
  409b9c:	ldp	x29, x30, [sp], #48
  409ba0:	ret
  409ba4:	stp	x29, x30, [sp, #-48]!
  409ba8:	mov	x29, sp
  409bac:	stp	x19, x20, [sp, #16]
  409bb0:	stp	x21, x22, [sp, #32]
  409bb4:	mov	w22, w0
  409bb8:	mov	x21, x1
  409bbc:	mov	w20, w2
  409bc0:	mov	w2, w20
  409bc4:	mov	x1, x21
  409bc8:	mov	w0, w22
  409bcc:	bl	402090 <recvmsg@plt>
  409bd0:	mov	w1, w0
  409bd4:	tbz	w0, #31, 409c24 <ferror@plt+0x7514>
  409bd8:	bl	402660 <__errno_location@plt>
  409bdc:	mov	x19, x0
  409be0:	ldr	w0, [x0]
  409be4:	cmp	w0, #0x4
  409be8:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  409bec:	b.eq	409bc0 <ferror@plt+0x74b0>  // b.none
  409bf0:	adrp	x1, 420000 <ferror@plt+0x1d8f0>
  409bf4:	ldr	x1, [x1, #3992]
  409bf8:	ldr	x20, [x1]
  409bfc:	bl	402390 <strerror@plt>
  409c00:	ldr	w3, [x19]
  409c04:	mov	x2, x0
  409c08:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409c0c:	add	x1, x1, #0x328
  409c10:	mov	x0, x20
  409c14:	bl	4026d0 <fprintf@plt>
  409c18:	ldr	w1, [x19]
  409c1c:	neg	w1, w1
  409c20:	b	409c28 <ferror@plt+0x7518>
  409c24:	cbz	w0, 409c3c <ferror@plt+0x752c>
  409c28:	mov	w0, w1
  409c2c:	ldp	x19, x20, [sp, #16]
  409c30:	ldp	x21, x22, [sp, #32]
  409c34:	ldp	x29, x30, [sp], #48
  409c38:	ret
  409c3c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409c40:	ldr	x0, [x0, #3992]
  409c44:	ldr	x3, [x0]
  409c48:	mov	x2, #0xf                   	// #15
  409c4c:	mov	x1, #0x1                   	// #1
  409c50:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409c54:	add	x0, x0, #0x348
  409c58:	bl	402500 <fwrite@plt>
  409c5c:	mov	w1, #0xffffffc3            	// #-61
  409c60:	b	409c28 <ferror@plt+0x7518>
  409c64:	stp	x29, x30, [sp, #-64]!
  409c68:	mov	x29, sp
  409c6c:	stp	x19, x20, [sp, #16]
  409c70:	stp	x21, x22, [sp, #32]
  409c74:	stp	x23, x24, [sp, #48]
  409c78:	mov	w23, w0
  409c7c:	mov	x20, x1
  409c80:	mov	x22, x2
  409c84:	ldr	x21, [x1, #16]
  409c88:	str	xzr, [x21]
  409c8c:	str	xzr, [x21, #8]
  409c90:	mov	w2, #0x22                  	// #34
  409c94:	bl	409ba4 <ferror@plt+0x7494>
  409c98:	mov	w19, w0
  409c9c:	tbnz	w0, #31, 409ce8 <ferror@plt+0x75d8>
  409ca0:	cmp	w0, #0x8, lsl #12
  409ca4:	mov	w0, #0x8000                	// #32768
  409ca8:	csel	w19, w19, w0, ge  // ge = tcont
  409cac:	sxtw	x19, w19
  409cb0:	mov	x0, x19
  409cb4:	bl	402240 <malloc@plt>
  409cb8:	mov	x24, x0
  409cbc:	cbz	x0, 409d00 <ferror@plt+0x75f0>
  409cc0:	str	x0, [x21]
  409cc4:	str	x19, [x21, #8]
  409cc8:	mov	w2, #0x0                   	// #0
  409ccc:	mov	x1, x20
  409cd0:	mov	w0, w23
  409cd4:	bl	409ba4 <ferror@plt+0x7494>
  409cd8:	mov	w19, w0
  409cdc:	tbnz	w0, #31, 409d28 <ferror@plt+0x7618>
  409ce0:	cbz	x22, 409d34 <ferror@plt+0x7624>
  409ce4:	str	x24, [x22]
  409ce8:	mov	w0, w19
  409cec:	ldp	x19, x20, [sp, #16]
  409cf0:	ldp	x21, x22, [sp, #32]
  409cf4:	ldp	x23, x24, [sp, #48]
  409cf8:	ldp	x29, x30, [sp], #64
  409cfc:	ret
  409d00:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409d04:	ldr	x0, [x0, #3992]
  409d08:	ldr	x3, [x0]
  409d0c:	mov	x2, #0x20                  	// #32
  409d10:	mov	x1, #0x1                   	// #1
  409d14:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409d18:	add	x0, x0, #0x358
  409d1c:	bl	402500 <fwrite@plt>
  409d20:	mov	w19, #0xfffffff4            	// #-12
  409d24:	b	409ce8 <ferror@plt+0x75d8>
  409d28:	mov	x0, x24
  409d2c:	bl	402480 <free@plt>
  409d30:	b	409ce8 <ferror@plt+0x75d8>
  409d34:	mov	x0, x24
  409d38:	bl	402480 <free@plt>
  409d3c:	b	409ce8 <ferror@plt+0x75d8>
  409d40:	mov	w0, #0x0                   	// #0
  409d44:	ret
  409d48:	stp	x29, x30, [sp, #-240]!
  409d4c:	mov	x29, sp
  409d50:	stp	x19, x20, [sp, #16]
  409d54:	stp	x23, x24, [sp, #48]
  409d58:	stp	x25, x26, [sp, #64]
  409d5c:	mov	x24, x0
  409d60:	str	x2, [sp, #120]
  409d64:	mov	x25, x3
  409d68:	and	w0, w4, #0xff
  409d6c:	str	w0, [sp, #132]
  409d70:	str	x5, [sp, #136]
  409d74:	str	xzr, [sp, #224]
  409d78:	str	wzr, [sp, #232]
  409d7c:	mov	w0, #0x10                  	// #16
  409d80:	strh	w0, [sp, #224]
  409d84:	stp	xzr, xzr, [sp, #160]
  409d88:	stp	xzr, xzr, [sp, #176]
  409d8c:	stp	xzr, xzr, [sp, #192]
  409d90:	add	x0, sp, #0xe0
  409d94:	str	x0, [sp, #152]
  409d98:	mov	w0, #0xc                   	// #12
  409d9c:	str	w0, [sp, #160]
  409da0:	str	x1, [sp, #168]
  409da4:	str	x2, [sp, #176]
  409da8:	cbz	x2, 409dec <ferror@plt+0x76dc>
  409dac:	mov	x0, x1
  409db0:	add	x2, x1, x2, lsl #4
  409db4:	b	409dc4 <ferror@plt+0x76b4>
  409db8:	add	x0, x0, #0x10
  409dbc:	cmp	x0, x2
  409dc0:	b.eq	409df0 <ferror@plt+0x76e0>  // b.none
  409dc4:	ldr	x1, [x0]
  409dc8:	ldr	w23, [x24, #28]
  409dcc:	add	w23, w23, #0x1
  409dd0:	str	w23, [x24, #28]
  409dd4:	str	w23, [x1, #8]
  409dd8:	cbnz	x25, 409db8 <ferror@plt+0x76a8>
  409ddc:	ldrh	w3, [x1, #6]
  409de0:	orr	w3, w3, #0x4
  409de4:	strh	w3, [x1, #6]
  409de8:	b	409db8 <ferror@plt+0x76a8>
  409dec:	mov	w23, #0x0                   	// #0
  409df0:	mov	w2, #0x0                   	// #0
  409df4:	add	x1, sp, #0x98
  409df8:	ldr	w0, [x24]
  409dfc:	bl	402320 <sendmsg@plt>
  409e00:	tbnz	w0, #31, 409e9c <ferror@plt+0x778c>
  409e04:	stp	x21, x22, [sp, #32]
  409e08:	stp	x27, x28, [sp, #80]
  409e0c:	add	x0, sp, #0xd0
  409e10:	str	x0, [sp, #168]
  409e14:	mov	x0, #0x1                   	// #1
  409e18:	str	x0, [sp, #176]
  409e1c:	str	xzr, [sp, #96]
  409e20:	add	x0, sp, #0x90
  409e24:	str	x0, [sp, #104]
  409e28:	add	x0, sp, #0x98
  409e2c:	str	x0, [sp, #112]
  409e30:	mov	w26, w23
  409e34:	ldr	x0, [sp, #120]
  409e38:	sub	x26, x26, x0
  409e3c:	ldr	w0, [sp, #96]
  409e40:	str	w0, [sp, #128]
  409e44:	ldr	x2, [sp, #104]
  409e48:	ldr	x1, [sp, #112]
  409e4c:	ldr	w0, [x24]
  409e50:	bl	409c64 <ferror@plt+0x7554>
  409e54:	mov	w20, w0
  409e58:	tbnz	w0, #31, 40a158 <ferror@plt+0x7a48>
  409e5c:	ldr	w2, [sp, #160]
  409e60:	cmp	w2, #0xc
  409e64:	b.ne	409eb0 <ferror@plt+0x77a0>  // b.any
  409e68:	ldr	x21, [sp, #144]
  409e6c:	mov	w22, w0
  409e70:	cmp	w0, #0xf
  409e74:	b.ls	40a0ec <ferror@plt+0x79dc>  // b.plast
  409e78:	ldr	w19, [x21]
  409e7c:	mov	w2, w19
  409e80:	subs	w3, w19, #0x10
  409e84:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  409e88:	b.lt	409ed0 <ferror@plt+0x77c0>  // b.tstop
  409e8c:	adrp	x27, 420000 <ferror@plt+0x1d8f0>
  409e90:	ldr	x27, [x27, #3992]
  409e94:	adrp	x28, 40d000 <ferror@plt+0xa8f0>
  409e98:	b	409f74 <ferror@plt+0x7864>
  409e9c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409ea0:	add	x0, x0, #0x380
  409ea4:	bl	4020d0 <perror@plt>
  409ea8:	mov	w20, #0xffffffff            	// #-1
  409eac:	b	409f0c <ferror@plt+0x77fc>
  409eb0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409eb4:	add	x1, x1, #0x3a0
  409eb8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409ebc:	ldr	x0, [x0, #3992]
  409ec0:	ldr	x0, [x0]
  409ec4:	bl	4026d0 <fprintf@plt>
  409ec8:	mov	w0, #0x1                   	// #1
  409ecc:	bl	4020c0 <exit@plt>
  409ed0:	ldr	w0, [sp, #200]
  409ed4:	tbz	w0, #5, 409f24 <ferror@plt+0x7814>
  409ed8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409edc:	ldr	x0, [x0, #3992]
  409ee0:	ldr	x3, [x0]
  409ee4:	mov	x2, #0x12                  	// #18
  409ee8:	mov	x1, #0x1                   	// #1
  409eec:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409ef0:	add	x0, x0, #0x3c0
  409ef4:	bl	402500 <fwrite@plt>
  409ef8:	ldr	x0, [sp, #144]
  409efc:	bl	402480 <free@plt>
  409f00:	mov	w20, #0xffffffff            	// #-1
  409f04:	ldp	x21, x22, [sp, #32]
  409f08:	ldp	x27, x28, [sp, #80]
  409f0c:	mov	w0, w20
  409f10:	ldp	x19, x20, [sp, #16]
  409f14:	ldp	x23, x24, [sp, #48]
  409f18:	ldp	x25, x26, [sp, #64]
  409f1c:	ldp	x29, x30, [sp], #240
  409f20:	ret
  409f24:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409f28:	add	x1, x1, #0x3d8
  409f2c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  409f30:	ldr	x0, [x0, #3992]
  409f34:	ldr	x0, [x0]
  409f38:	bl	4026d0 <fprintf@plt>
  409f3c:	mov	w0, #0x1                   	// #1
  409f40:	bl	4020c0 <exit@plt>
  409f44:	add	w19, w19, #0x3
  409f48:	and	w19, w19, #0xfffffffc
  409f4c:	sub	w20, w22, w19
  409f50:	add	x21, x21, w19, uxtw
  409f54:	mov	w22, w20
  409f58:	cmp	w20, #0xf
  409f5c:	b.ls	40a0ec <ferror@plt+0x79dc>  // b.plast
  409f60:	ldr	w19, [x21]
  409f64:	mov	w2, w19
  409f68:	subs	w3, w19, #0x10
  409f6c:	ccmp	w20, w19, #0x1, pl  // pl = nfrst
  409f70:	b.lt	409ed0 <ferror@plt+0x77c0>  // b.tstop
  409f74:	ldr	w0, [sp, #228]
  409f78:	cbnz	w0, 409f44 <ferror@plt+0x7834>
  409f7c:	ldr	w1, [x21, #12]
  409f80:	ldr	w0, [x24, #8]
  409f84:	cmp	w1, w0
  409f88:	b.ne	409f44 <ferror@plt+0x7834>  // b.any
  409f8c:	ldr	w0, [x21, #8]
  409f90:	cmp	w0, w23
  409f94:	b.hi	409f44 <ferror@plt+0x7834>  // b.pmore
  409f98:	cmp	x26, w0, uxtw
  409f9c:	b.hi	409f44 <ferror@plt+0x7834>  // b.pmore
  409fa0:	ldrh	w0, [x21, #4]
  409fa4:	cmp	w0, #0x2
  409fa8:	b.eq	409fd8 <ferror@plt+0x78c8>  // b.none
  409fac:	cbnz	x25, 40a0d4 <ferror@plt+0x79c4>
  409fb0:	ldr	x3, [x27]
  409fb4:	mov	x2, #0x14                  	// #20
  409fb8:	mov	x1, #0x1                   	// #1
  409fbc:	add	x0, x28, #0x428
  409fc0:	bl	402500 <fwrite@plt>
  409fc4:	add	w19, w19, #0x3
  409fc8:	and	w19, w19, #0xfffffffc
  409fcc:	sub	w20, w22, w19
  409fd0:	add	x21, x21, w19, uxtw
  409fd4:	b	409f54 <ferror@plt+0x7844>
  409fd8:	ldr	w20, [x21, #16]
  409fdc:	cmp	w3, #0x13
  409fe0:	b.ls	40a040 <ferror@plt+0x7930>  // b.plast
  409fe4:	cbz	w20, 40a078 <ferror@plt+0x7968>
  409fe8:	bl	402660 <__errno_location@plt>
  409fec:	neg	w1, w20
  409ff0:	str	w1, [x0]
  409ff4:	ldr	w0, [x24, #36]
  409ff8:	ldr	w1, [sp, #132]
  409ffc:	cmp	w1, #0x0
  40a000:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40a004:	b.ne	40a088 <ferror@plt+0x7978>  // b.any
  40a008:	cbz	x25, 40a0c8 <ferror@plt+0x79b8>
  40a00c:	ldr	x0, [sp, #144]
  40a010:	str	x0, [x25]
  40a014:	ldr	x0, [sp, #96]
  40a018:	add	x0, x0, #0x1
  40a01c:	ldr	x1, [sp, #120]
  40a020:	cmp	x1, x0
  40a024:	b.hi	40a100 <ferror@plt+0x79f0>  // b.pmore
  40a028:	cmp	w20, #0x0
  40a02c:	ldr	w0, [sp, #128]
  40a030:	csinv	w20, w20, w0, eq  // eq = none
  40a034:	ldp	x21, x22, [sp, #32]
  40a038:	ldp	x27, x28, [sp, #80]
  40a03c:	b	409f0c <ferror@plt+0x77fc>
  40a040:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40a044:	ldr	x0, [x0, #3992]
  40a048:	ldr	x3, [x0]
  40a04c:	mov	x2, #0x10                  	// #16
  40a050:	mov	x1, #0x1                   	// #1
  40a054:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40a058:	add	x0, x0, #0x3f8
  40a05c:	bl	402500 <fwrite@plt>
  40a060:	ldr	x0, [sp, #144]
  40a064:	bl	402480 <free@plt>
  40a068:	mov	w20, #0xffffffff            	// #-1
  40a06c:	ldp	x21, x22, [sp, #32]
  40a070:	ldp	x27, x28, [sp, #80]
  40a074:	b	409f0c <ferror@plt+0x77fc>
  40a078:	ldr	x1, [sp, #136]
  40a07c:	mov	x0, x21
  40a080:	bl	409d40 <ferror@plt+0x7630>
  40a084:	b	40a008 <ferror@plt+0x78f8>
  40a088:	ldr	x1, [sp, #136]
  40a08c:	mov	x0, x21
  40a090:	bl	409d40 <ferror@plt+0x7630>
  40a094:	cbnz	w0, 40a008 <ferror@plt+0x78f8>
  40a098:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40a09c:	ldr	x0, [x0, #3992]
  40a0a0:	ldr	x19, [x0]
  40a0a4:	ldr	w0, [x21, #16]
  40a0a8:	neg	w0, w0
  40a0ac:	bl	402390 <strerror@plt>
  40a0b0:	mov	x2, x0
  40a0b4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40a0b8:	add	x1, x1, #0x410
  40a0bc:	mov	x0, x19
  40a0c0:	bl	4026d0 <fprintf@plt>
  40a0c4:	b	40a008 <ferror@plt+0x78f8>
  40a0c8:	ldr	x0, [sp, #144]
  40a0cc:	bl	402480 <free@plt>
  40a0d0:	b	40a014 <ferror@plt+0x7904>
  40a0d4:	ldr	x0, [sp, #144]
  40a0d8:	str	x0, [x25]
  40a0dc:	mov	w20, #0x0                   	// #0
  40a0e0:	ldp	x21, x22, [sp, #32]
  40a0e4:	ldp	x27, x28, [sp, #80]
  40a0e8:	b	409f0c <ferror@plt+0x77fc>
  40a0ec:	ldr	x0, [sp, #144]
  40a0f0:	bl	402480 <free@plt>
  40a0f4:	ldr	w0, [sp, #200]
  40a0f8:	tbnz	w0, #5, 40a110 <ferror@plt+0x7a00>
  40a0fc:	cbnz	w20, 40a134 <ferror@plt+0x7a24>
  40a100:	ldr	x0, [sp, #96]
  40a104:	add	x0, x0, #0x1
  40a108:	str	x0, [sp, #96]
  40a10c:	b	409e3c <ferror@plt+0x772c>
  40a110:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40a114:	ldr	x0, [x0, #3992]
  40a118:	ldr	x3, [x0]
  40a11c:	mov	x2, #0x12                  	// #18
  40a120:	mov	x1, #0x1                   	// #1
  40a124:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40a128:	add	x0, x0, #0x440
  40a12c:	bl	402500 <fwrite@plt>
  40a130:	b	40a100 <ferror@plt+0x79f0>
  40a134:	mov	w2, w20
  40a138:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40a13c:	add	x1, x1, #0x458
  40a140:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40a144:	ldr	x0, [x0, #3992]
  40a148:	ldr	x0, [x0]
  40a14c:	bl	4026d0 <fprintf@plt>
  40a150:	mov	w0, #0x1                   	// #1
  40a154:	bl	4020c0 <exit@plt>
  40a158:	ldp	x21, x22, [sp, #32]
  40a15c:	ldp	x27, x28, [sp, #80]
  40a160:	b	409f0c <ferror@plt+0x77fc>
  40a164:	mov	w0, #0x0                   	// #0
  40a168:	ret
  40a16c:	stp	x29, x30, [sp, #-48]!
  40a170:	mov	x29, sp
  40a174:	str	x19, [sp, #16]
  40a178:	mov	x19, x0
  40a17c:	mov	w0, #0x1                   	// #1
  40a180:	str	w0, [sp, #44]
  40a184:	mov	w4, #0x4                   	// #4
  40a188:	add	x3, sp, #0x2c
  40a18c:	mov	w2, #0xc                   	// #12
  40a190:	mov	w1, #0x10e                 	// #270
  40a194:	ldr	w0, [x19]
  40a198:	bl	402250 <setsockopt@plt>
  40a19c:	tbnz	w0, #31, 40a1ac <ferror@plt+0x7a9c>
  40a1a0:	ldr	w0, [x19, #48]
  40a1a4:	orr	w0, w0, #0x4
  40a1a8:	str	w0, [x19, #48]
  40a1ac:	ldr	x19, [sp, #16]
  40a1b0:	ldp	x29, x30, [sp], #48
  40a1b4:	ret
  40a1b8:	stp	x29, x30, [sp, #-32]!
  40a1bc:	mov	x29, sp
  40a1c0:	str	w1, [sp, #28]
  40a1c4:	mov	w4, #0x4                   	// #4
  40a1c8:	add	x3, sp, #0x1c
  40a1cc:	mov	w2, #0x1                   	// #1
  40a1d0:	mov	w1, #0x10e                 	// #270
  40a1d4:	ldr	w0, [x0]
  40a1d8:	bl	402250 <setsockopt@plt>
  40a1dc:	ldp	x29, x30, [sp], #32
  40a1e0:	ret
  40a1e4:	stp	x29, x30, [sp, #-32]!
  40a1e8:	mov	x29, sp
  40a1ec:	str	x19, [sp, #16]
  40a1f0:	mov	x19, x0
  40a1f4:	ldr	w0, [x0]
  40a1f8:	tbz	w0, #31, 40a208 <ferror@plt+0x7af8>
  40a1fc:	ldr	x19, [sp, #16]
  40a200:	ldp	x29, x30, [sp], #32
  40a204:	ret
  40a208:	bl	4023a0 <close@plt>
  40a20c:	mov	w0, #0xffffffff            	// #-1
  40a210:	str	w0, [x19]
  40a214:	b	40a1fc <ferror@plt+0x7aec>
  40a218:	stp	x29, x30, [sp, #-64]!
  40a21c:	mov	x29, sp
  40a220:	stp	x19, x20, [sp, #16]
  40a224:	str	x21, [sp, #32]
  40a228:	mov	x19, x0
  40a22c:	mov	w21, w1
  40a230:	mov	w0, #0x8000                	// #32768
  40a234:	str	w0, [sp, #56]
  40a238:	mov	w0, #0x1                   	// #1
  40a23c:	str	w0, [sp, #52]
  40a240:	stp	xzr, xzr, [x19]
  40a244:	stp	xzr, xzr, [x19, #16]
  40a248:	stp	xzr, xzr, [x19, #32]
  40a24c:	str	xzr, [x19, #48]
  40a250:	str	w2, [x19, #36]
  40a254:	mov	w1, #0x3                   	// #3
  40a258:	movk	w1, #0x8, lsl #16
  40a25c:	mov	w0, #0x10                  	// #16
  40a260:	bl	402520 <socket@plt>
  40a264:	str	w0, [x19]
  40a268:	tbnz	w0, #31, 40a33c <ferror@plt+0x7c2c>
  40a26c:	mov	w4, #0x4                   	// #4
  40a270:	add	x3, sp, #0x38
  40a274:	mov	w2, #0x7                   	// #7
  40a278:	mov	w1, #0x1                   	// #1
  40a27c:	bl	402250 <setsockopt@plt>
  40a280:	tbnz	w0, #31, 40a350 <ferror@plt+0x7c40>
  40a284:	mov	w4, #0x4                   	// #4
  40a288:	adrp	x3, 420000 <ferror@plt+0x1d8f0>
  40a28c:	ldr	x3, [x3, #4024]
  40a290:	mov	w2, #0x8                   	// #8
  40a294:	mov	w1, #0x1                   	// #1
  40a298:	ldr	w0, [x19]
  40a29c:	bl	402250 <setsockopt@plt>
  40a2a0:	tbnz	w0, #31, 40a364 <ferror@plt+0x7c54>
  40a2a4:	mov	x20, x19
  40a2a8:	mov	w4, #0x4                   	// #4
  40a2ac:	add	x3, sp, #0x34
  40a2b0:	mov	w2, #0xb                   	// #11
  40a2b4:	mov	w1, #0x10e                 	// #270
  40a2b8:	ldr	w0, [x20], #4
  40a2bc:	bl	402250 <setsockopt@plt>
  40a2c0:	stur	wzr, [x19, #6]
  40a2c4:	strh	wzr, [x19, #10]
  40a2c8:	mov	w0, #0x10                  	// #16
  40a2cc:	strh	w0, [x19, #4]
  40a2d0:	str	w21, [x19, #12]
  40a2d4:	mov	w2, #0xc                   	// #12
  40a2d8:	mov	x1, x20
  40a2dc:	ldr	w0, [x19]
  40a2e0:	bl	402140 <bind@plt>
  40a2e4:	tbnz	w0, #31, 40a378 <ferror@plt+0x7c68>
  40a2e8:	mov	w0, #0xc                   	// #12
  40a2ec:	str	w0, [sp, #60]
  40a2f0:	add	x2, sp, #0x3c
  40a2f4:	mov	x1, x20
  40a2f8:	ldr	w0, [x19]
  40a2fc:	bl	4026a0 <getsockname@plt>
  40a300:	tbnz	w0, #31, 40a38c <ferror@plt+0x7c7c>
  40a304:	ldr	w2, [sp, #60]
  40a308:	cmp	w2, #0xc
  40a30c:	b.ne	40a3a0 <ferror@plt+0x7c90>  // b.any
  40a310:	ldrh	w2, [x19, #4]
  40a314:	cmp	w2, #0x10
  40a318:	b.ne	40a3c0 <ferror@plt+0x7cb0>  // b.any
  40a31c:	mov	x0, #0x0                   	// #0
  40a320:	bl	402230 <time@plt>
  40a324:	str	w0, [x19, #28]
  40a328:	mov	w0, #0x0                   	// #0
  40a32c:	ldp	x19, x20, [sp, #16]
  40a330:	ldr	x21, [sp, #32]
  40a334:	ldp	x29, x30, [sp], #64
  40a338:	ret
  40a33c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40a340:	add	x0, x0, #0x470
  40a344:	bl	4020d0 <perror@plt>
  40a348:	mov	w0, #0xffffffff            	// #-1
  40a34c:	b	40a32c <ferror@plt+0x7c1c>
  40a350:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40a354:	add	x0, x0, #0x490
  40a358:	bl	4020d0 <perror@plt>
  40a35c:	mov	w0, #0xffffffff            	// #-1
  40a360:	b	40a32c <ferror@plt+0x7c1c>
  40a364:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40a368:	add	x0, x0, #0x4a0
  40a36c:	bl	4020d0 <perror@plt>
  40a370:	mov	w0, #0xffffffff            	// #-1
  40a374:	b	40a32c <ferror@plt+0x7c1c>
  40a378:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40a37c:	add	x0, x0, #0x4b0
  40a380:	bl	4020d0 <perror@plt>
  40a384:	mov	w0, #0xffffffff            	// #-1
  40a388:	b	40a32c <ferror@plt+0x7c1c>
  40a38c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40a390:	add	x0, x0, #0x4d0
  40a394:	bl	4020d0 <perror@plt>
  40a398:	mov	w0, #0xffffffff            	// #-1
  40a39c:	b	40a32c <ferror@plt+0x7c1c>
  40a3a0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40a3a4:	add	x1, x1, #0x4e8
  40a3a8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40a3ac:	ldr	x0, [x0, #3992]
  40a3b0:	ldr	x0, [x0]
  40a3b4:	bl	4026d0 <fprintf@plt>
  40a3b8:	mov	w0, #0xffffffff            	// #-1
  40a3bc:	b	40a32c <ferror@plt+0x7c1c>
  40a3c0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40a3c4:	add	x1, x1, #0x508
  40a3c8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40a3cc:	ldr	x0, [x0, #3992]
  40a3d0:	ldr	x0, [x0]
  40a3d4:	bl	4026d0 <fprintf@plt>
  40a3d8:	mov	w0, #0xffffffff            	// #-1
  40a3dc:	b	40a32c <ferror@plt+0x7c1c>
  40a3e0:	stp	x29, x30, [sp, #-16]!
  40a3e4:	mov	x29, sp
  40a3e8:	mov	w2, #0x0                   	// #0
  40a3ec:	bl	40a218 <ferror@plt+0x7b08>
  40a3f0:	ldp	x29, x30, [sp], #16
  40a3f4:	ret
  40a3f8:	stp	x29, x30, [sp, #-192]!
  40a3fc:	mov	x29, sp
  40a400:	str	x19, [sp, #16]
  40a404:	mov	x19, x0
  40a408:	stp	xzr, xzr, [sp, #48]
  40a40c:	stp	xzr, xzr, [sp, #64]
  40a410:	stp	xzr, xzr, [sp, #80]
  40a414:	stp	xzr, xzr, [sp, #96]
  40a418:	stp	xzr, xzr, [sp, #112]
  40a41c:	stp	xzr, xzr, [sp, #128]
  40a420:	stp	xzr, xzr, [sp, #144]
  40a424:	stp	xzr, xzr, [sp, #160]
  40a428:	stp	xzr, xzr, [sp, #176]
  40a42c:	mov	w0, #0x18                  	// #24
  40a430:	str	w0, [sp, #40]
  40a434:	mov	w0, #0x6a                  	// #106
  40a438:	strh	w0, [sp, #44]
  40a43c:	mov	w0, #0x301                 	// #769
  40a440:	strh	w0, [sp, #46]
  40a444:	ldr	w0, [x19, #28]
  40a448:	add	w0, w0, #0x1
  40a44c:	str	w0, [x19, #28]
  40a450:	str	w0, [x19, #32]
  40a454:	str	w0, [sp, #48]
  40a458:	strb	w1, [sp, #56]
  40a45c:	cbz	x2, 40a470 <ferror@plt+0x7d60>
  40a460:	mov	w1, #0x98                  	// #152
  40a464:	add	x0, sp, #0x28
  40a468:	blr	x2
  40a46c:	cbnz	w0, 40a484 <ferror@plt+0x7d74>
  40a470:	mov	w3, #0x0                   	// #0
  40a474:	mov	x2, #0x98                  	// #152
  40a478:	add	x1, sp, #0x28
  40a47c:	ldr	w0, [x19]
  40a480:	bl	4024b0 <send@plt>
  40a484:	ldr	x19, [sp, #16]
  40a488:	ldp	x29, x30, [sp], #192
  40a48c:	ret
  40a490:	stp	x29, x30, [sp, #-192]!
  40a494:	mov	x29, sp
  40a498:	str	x19, [sp, #16]
  40a49c:	mov	x19, x0
  40a4a0:	stp	xzr, xzr, [sp, #48]
  40a4a4:	stp	xzr, xzr, [sp, #64]
  40a4a8:	stp	xzr, xzr, [sp, #80]
  40a4ac:	stp	xzr, xzr, [sp, #96]
  40a4b0:	stp	xzr, xzr, [sp, #112]
  40a4b4:	stp	xzr, xzr, [sp, #128]
  40a4b8:	stp	xzr, xzr, [sp, #144]
  40a4bc:	stp	xzr, xzr, [sp, #160]
  40a4c0:	stp	xzr, xzr, [sp, #176]
  40a4c4:	mov	w0, #0x18                  	// #24
  40a4c8:	str	w0, [sp, #40]
  40a4cc:	mov	w0, #0x16                  	// #22
  40a4d0:	strh	w0, [sp, #44]
  40a4d4:	mov	w0, #0x301                 	// #769
  40a4d8:	strh	w0, [sp, #46]
  40a4dc:	ldr	w0, [x19, #28]
  40a4e0:	add	w0, w0, #0x1
  40a4e4:	str	w0, [x19, #28]
  40a4e8:	str	w0, [x19, #32]
  40a4ec:	str	w0, [sp, #48]
  40a4f0:	strb	w1, [sp, #56]
  40a4f4:	cbz	x2, 40a508 <ferror@plt+0x7df8>
  40a4f8:	mov	w1, #0x98                  	// #152
  40a4fc:	add	x0, sp, #0x28
  40a500:	blr	x2
  40a504:	cbnz	w0, 40a51c <ferror@plt+0x7e0c>
  40a508:	mov	w3, #0x0                   	// #0
  40a50c:	mov	x2, #0x98                  	// #152
  40a510:	add	x1, sp, #0x28
  40a514:	ldr	w0, [x19]
  40a518:	bl	4024b0 <send@plt>
  40a51c:	ldr	x19, [sp, #16]
  40a520:	ldp	x29, x30, [sp], #192
  40a524:	ret
  40a528:	stp	x29, x30, [sp, #-48]!
  40a52c:	mov	x29, sp
  40a530:	stp	xzr, xzr, [sp, #24]
  40a534:	str	wzr, [sp, #40]
  40a538:	mov	w2, #0x1c                  	// #28
  40a53c:	str	w2, [sp, #16]
  40a540:	mov	w2, #0x4a                  	// #74
  40a544:	strh	w2, [sp, #20]
  40a548:	mov	w2, #0x301                 	// #769
  40a54c:	strh	w2, [sp, #22]
  40a550:	ldr	w2, [x0, #28]
  40a554:	add	w2, w2, #0x1
  40a558:	str	w2, [x0, #28]
  40a55c:	str	w2, [x0, #32]
  40a560:	str	w2, [sp, #24]
  40a564:	strb	w1, [sp, #32]
  40a568:	mov	w3, #0x0                   	// #0
  40a56c:	mov	x2, #0x1c                  	// #28
  40a570:	add	x1, sp, #0x10
  40a574:	ldr	w0, [x0]
  40a578:	bl	4024b0 <send@plt>
  40a57c:	ldp	x29, x30, [sp], #48
  40a580:	ret
  40a584:	stp	x29, x30, [sp, #-192]!
  40a588:	mov	x29, sp
  40a58c:	str	x19, [sp, #16]
  40a590:	mov	x19, x0
  40a594:	stp	xzr, xzr, [sp, #40]
  40a598:	stp	xzr, xzr, [sp, #56]
  40a59c:	stp	xzr, xzr, [sp, #72]
  40a5a0:	stp	xzr, xzr, [sp, #88]
  40a5a4:	stp	xzr, xzr, [sp, #104]
  40a5a8:	stp	xzr, xzr, [sp, #120]
  40a5ac:	stp	xzr, xzr, [sp, #136]
  40a5b0:	stp	xzr, xzr, [sp, #152]
  40a5b4:	stp	xzr, xzr, [sp, #168]
  40a5b8:	str	wzr, [sp, #184]
  40a5bc:	mov	w0, #0x1c                  	// #28
  40a5c0:	str	w0, [sp, #32]
  40a5c4:	mov	w0, #0x1a                  	// #26
  40a5c8:	strh	w0, [sp, #36]
  40a5cc:	mov	w0, #0x301                 	// #769
  40a5d0:	strh	w0, [sp, #38]
  40a5d4:	ldr	w0, [x19, #28]
  40a5d8:	add	w0, w0, #0x1
  40a5dc:	str	w0, [x19, #28]
  40a5e0:	str	w0, [x19, #32]
  40a5e4:	str	w0, [sp, #40]
  40a5e8:	strb	w1, [sp, #48]
  40a5ec:	cbz	x2, 40a600 <ferror@plt+0x7ef0>
  40a5f0:	mov	w1, #0x9c                  	// #156
  40a5f4:	add	x0, sp, #0x20
  40a5f8:	blr	x2
  40a5fc:	cbnz	w0, 40a614 <ferror@plt+0x7f04>
  40a600:	mov	w3, #0x0                   	// #0
  40a604:	mov	x2, #0x9c                  	// #156
  40a608:	add	x1, sp, #0x20
  40a60c:	ldr	w0, [x19]
  40a610:	bl	4024b0 <send@plt>
  40a614:	ldr	x19, [sp, #16]
  40a618:	ldp	x29, x30, [sp], #192
  40a61c:	ret
  40a620:	stp	x29, x30, [sp, #-48]!
  40a624:	mov	x29, sp
  40a628:	stp	xzr, xzr, [sp, #24]
  40a62c:	str	wzr, [sp, #40]
  40a630:	mov	w2, #0x1c                  	// #28
  40a634:	str	w2, [sp, #16]
  40a638:	mov	w2, #0x22                  	// #34
  40a63c:	strh	w2, [sp, #20]
  40a640:	mov	w2, #0x301                 	// #769
  40a644:	strh	w2, [sp, #22]
  40a648:	ldr	w2, [x0, #28]
  40a64c:	add	w2, w2, #0x1
  40a650:	str	w2, [x0, #28]
  40a654:	str	w2, [x0, #32]
  40a658:	str	w2, [sp, #24]
  40a65c:	strb	w1, [sp, #32]
  40a660:	mov	w3, #0x0                   	// #0
  40a664:	mov	x2, #0x1c                  	// #28
  40a668:	add	x1, sp, #0x10
  40a66c:	ldr	w0, [x0]
  40a670:	bl	4024b0 <send@plt>
  40a674:	ldp	x29, x30, [sp], #48
  40a678:	ret
  40a67c:	stp	x29, x30, [sp, #-336]!
  40a680:	mov	x29, sp
  40a684:	stp	x19, x20, [sp, #16]
  40a688:	str	x21, [sp, #32]
  40a68c:	mov	x19, x0
  40a690:	mov	w21, w1
  40a694:	mov	x20, x2
  40a698:	mov	x2, #0x11c                 	// #284
  40a69c:	mov	w1, #0x0                   	// #0
  40a6a0:	add	x0, sp, #0x30
  40a6a4:	bl	4022d0 <memset@plt>
  40a6a8:	mov	w0, #0x1c                  	// #28
  40a6ac:	str	w0, [sp, #48]
  40a6b0:	mov	w0, #0x1e                  	// #30
  40a6b4:	strh	w0, [sp, #52]
  40a6b8:	mov	w0, #0x301                 	// #769
  40a6bc:	strh	w0, [sp, #54]
  40a6c0:	ldr	w0, [x19, #28]
  40a6c4:	add	w0, w0, #0x1
  40a6c8:	str	w0, [x19, #28]
  40a6cc:	str	w0, [x19, #32]
  40a6d0:	str	w0, [sp, #56]
  40a6d4:	strb	w21, [sp, #64]
  40a6d8:	cbz	x20, 40a6ec <ferror@plt+0x7fdc>
  40a6dc:	mov	w1, #0x11c                 	// #284
  40a6e0:	add	x0, sp, #0x30
  40a6e4:	blr	x20
  40a6e8:	cbnz	w0, 40a700 <ferror@plt+0x7ff0>
  40a6ec:	mov	w3, #0x0                   	// #0
  40a6f0:	mov	x2, #0x11c                 	// #284
  40a6f4:	add	x1, sp, #0x30
  40a6f8:	ldr	w0, [x19]
  40a6fc:	bl	4024b0 <send@plt>
  40a700:	ldp	x19, x20, [sp, #16]
  40a704:	ldr	x21, [sp, #32]
  40a708:	ldp	x29, x30, [sp], #336
  40a70c:	ret
  40a710:	stp	x29, x30, [sp, #-48]!
  40a714:	mov	x29, sp
  40a718:	stur	xzr, [sp, #36]
  40a71c:	mov	w2, #0x14                  	// #20
  40a720:	str	w2, [sp, #24]
  40a724:	mov	w2, #0x42                  	// #66
  40a728:	strh	w2, [sp, #28]
  40a72c:	mov	w2, #0x301                 	// #769
  40a730:	strh	w2, [sp, #30]
  40a734:	ldr	w2, [x0, #28]
  40a738:	add	w2, w2, #0x1
  40a73c:	str	w2, [x0, #28]
  40a740:	str	w2, [x0, #32]
  40a744:	str	w2, [sp, #32]
  40a748:	strb	w1, [sp, #40]
  40a74c:	mov	w3, #0x0                   	// #0
  40a750:	mov	x2, #0x14                  	// #20
  40a754:	add	x1, sp, #0x18
  40a758:	ldr	w0, [x0]
  40a75c:	bl	4024b0 <send@plt>
  40a760:	ldp	x29, x30, [sp], #48
  40a764:	ret
  40a768:	stp	x29, x30, [sp, #-48]!
  40a76c:	mov	x29, sp
  40a770:	stp	xzr, xzr, [sp, #32]
  40a774:	mov	w2, #0x18                  	// #24
  40a778:	str	w2, [sp, #24]
  40a77c:	mov	w2, #0x56                  	// #86
  40a780:	strh	w2, [sp, #28]
  40a784:	mov	w2, #0x301                 	// #769
  40a788:	strh	w2, [sp, #30]
  40a78c:	ldr	w2, [x0, #28]
  40a790:	add	w2, w2, #0x1
  40a794:	str	w2, [x0, #28]
  40a798:	str	w2, [x0, #32]
  40a79c:	str	w2, [sp, #32]
  40a7a0:	strb	w1, [sp, #40]
  40a7a4:	mov	w3, #0x0                   	// #0
  40a7a8:	mov	x2, #0x18                  	// #24
  40a7ac:	add	x1, sp, x2
  40a7b0:	ldr	w0, [x0]
  40a7b4:	bl	4024b0 <send@plt>
  40a7b8:	ldp	x29, x30, [sp], #48
  40a7bc:	ret
  40a7c0:	stp	x29, x30, [sp, #-48]!
  40a7c4:	mov	x29, sp
  40a7c8:	stur	xzr, [sp, #36]
  40a7cc:	mov	w2, #0x14                  	// #20
  40a7d0:	str	w2, [sp, #24]
  40a7d4:	mov	w2, #0x52                  	// #82
  40a7d8:	strh	w2, [sp, #28]
  40a7dc:	mov	w2, #0x301                 	// #769
  40a7e0:	strh	w2, [sp, #30]
  40a7e4:	ldr	w2, [x0, #28]
  40a7e8:	add	w2, w2, #0x1
  40a7ec:	str	w2, [x0, #28]
  40a7f0:	str	w2, [x0, #32]
  40a7f4:	str	w2, [sp, #32]
  40a7f8:	strb	w1, [sp, #40]
  40a7fc:	mov	w3, #0x0                   	// #0
  40a800:	mov	x2, #0x14                  	// #20
  40a804:	add	x1, sp, #0x18
  40a808:	ldr	w0, [x0]
  40a80c:	bl	4024b0 <send@plt>
  40a810:	ldp	x29, x30, [sp], #48
  40a814:	ret
  40a818:	sub	sp, sp, #0x450
  40a81c:	stp	x29, x30, [sp]
  40a820:	mov	x29, sp
  40a824:	stp	x19, x20, [sp, #16]
  40a828:	str	x21, [sp, #32]
  40a82c:	mov	x19, x0
  40a830:	mov	w21, w1
  40a834:	mov	x20, x2
  40a838:	mov	x2, #0x414                 	// #1044
  40a83c:	mov	w1, #0x0                   	// #0
  40a840:	add	x0, sp, #0x38
  40a844:	bl	4022d0 <memset@plt>
  40a848:	mov	w0, #0x14                  	// #20
  40a84c:	str	w0, [sp, #56]
  40a850:	mov	w0, #0x5a                  	// #90
  40a854:	strh	w0, [sp, #60]
  40a858:	mov	w0, #0x301                 	// #769
  40a85c:	strh	w0, [sp, #62]
  40a860:	ldr	w0, [x19, #28]
  40a864:	add	w0, w0, #0x1
  40a868:	str	w0, [x19, #28]
  40a86c:	str	w0, [x19, #32]
  40a870:	str	w0, [sp, #64]
  40a874:	strb	w21, [sp, #72]
  40a878:	cbz	x20, 40a8b8 <ferror@plt+0x81a8>
  40a87c:	mov	w1, #0x414                 	// #1044
  40a880:	add	x0, sp, #0x38
  40a884:	blr	x20
  40a888:	cbz	w0, 40a8a0 <ferror@plt+0x8190>
  40a88c:	ldp	x19, x20, [sp, #16]
  40a890:	ldr	x21, [sp, #32]
  40a894:	ldp	x29, x30, [sp]
  40a898:	add	sp, sp, #0x450
  40a89c:	ret
  40a8a0:	mov	w3, #0x0                   	// #0
  40a8a4:	ldr	w2, [sp, #56]
  40a8a8:	add	x1, sp, #0x38
  40a8ac:	ldr	w0, [x19]
  40a8b0:	bl	4024b0 <send@plt>
  40a8b4:	b	40a88c <ferror@plt+0x817c>
  40a8b8:	mov	w0, #0xffffffea            	// #-22
  40a8bc:	b	40a88c <ferror@plt+0x817c>
  40a8c0:	stp	x29, x30, [sp, #-64]!
  40a8c4:	mov	x29, sp
  40a8c8:	cmp	w1, #0x0
  40a8cc:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  40a8d0:	b.eq	40a8e0 <ferror@plt+0x81d0>  // b.none
  40a8d4:	bl	409b48 <ferror@plt+0x7438>
  40a8d8:	ldp	x29, x30, [sp], #64
  40a8dc:	ret
  40a8e0:	stp	xzr, xzr, [sp, #32]
  40a8e4:	str	xzr, [sp, #48]
  40a8e8:	mov	w3, #0x28                  	// #40
  40a8ec:	str	w3, [sp, #24]
  40a8f0:	mov	w3, #0x12                  	// #18
  40a8f4:	strh	w3, [sp, #28]
  40a8f8:	mov	w3, #0x301                 	// #769
  40a8fc:	strh	w3, [sp, #30]
  40a900:	ldr	w3, [x0, #28]
  40a904:	add	w3, w3, #0x1
  40a908:	str	w3, [x0, #28]
  40a90c:	str	w3, [x0, #32]
  40a910:	str	w3, [sp, #32]
  40a914:	strb	w1, [sp, #40]
  40a918:	mov	w1, #0x8                   	// #8
  40a91c:	strh	w1, [sp, #56]
  40a920:	mov	w1, #0x1d                  	// #29
  40a924:	strh	w1, [sp, #58]
  40a928:	str	w2, [sp, #60]
  40a92c:	mov	w3, #0x0                   	// #0
  40a930:	mov	x2, #0x28                  	// #40
  40a934:	add	x1, sp, #0x18
  40a938:	ldr	w0, [x0]
  40a93c:	bl	4024b0 <send@plt>
  40a940:	b	40a8d8 <ferror@plt+0x81c8>
  40a944:	stp	x29, x30, [sp, #-16]!
  40a948:	mov	x29, sp
  40a94c:	cbz	w1, 40a95c <ferror@plt+0x824c>
  40a950:	bl	409b48 <ferror@plt+0x7438>
  40a954:	ldp	x29, x30, [sp], #16
  40a958:	ret
  40a95c:	mov	w2, #0x1                   	// #1
  40a960:	bl	40a8c0 <ferror@plt+0x81b0>
  40a964:	b	40a954 <ferror@plt+0x8244>
  40a968:	sub	sp, sp, #0x450
  40a96c:	stp	x29, x30, [sp]
  40a970:	mov	x29, sp
  40a974:	stp	x19, x20, [sp, #16]
  40a978:	mov	x20, x0
  40a97c:	mov	w19, w1
  40a980:	cmp	w1, #0x0
  40a984:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40a988:	b.ne	40aa24 <ferror@plt+0x8314>  // b.any
  40a98c:	str	x21, [sp, #32]
  40a990:	mov	x21, x2
  40a994:	mov	x2, #0x420                 	// #1056
  40a998:	mov	w1, #0x0                   	// #0
  40a99c:	add	x0, sp, #0x30
  40a9a0:	bl	4022d0 <memset@plt>
  40a9a4:	mov	w0, #0x20                  	// #32
  40a9a8:	str	w0, [sp, #48]
  40a9ac:	mov	w0, #0x12                  	// #18
  40a9b0:	strh	w0, [sp, #52]
  40a9b4:	mov	w0, #0x301                 	// #769
  40a9b8:	strh	w0, [sp, #54]
  40a9bc:	ldr	w0, [x20, #28]
  40a9c0:	add	w0, w0, #0x1
  40a9c4:	str	w0, [x20, #28]
  40a9c8:	str	w0, [x20, #32]
  40a9cc:	str	w0, [sp, #56]
  40a9d0:	strb	w19, [sp, #64]
  40a9d4:	cbz	x21, 40aa18 <ferror@plt+0x8308>
  40a9d8:	mov	w1, #0x420                 	// #1056
  40a9dc:	add	x0, sp, #0x30
  40a9e0:	blr	x21
  40a9e4:	cbz	w0, 40a9fc <ferror@plt+0x82ec>
  40a9e8:	ldr	x21, [sp, #32]
  40a9ec:	ldp	x19, x20, [sp, #16]
  40a9f0:	ldp	x29, x30, [sp]
  40a9f4:	add	sp, sp, #0x450
  40a9f8:	ret
  40a9fc:	mov	w3, #0x0                   	// #0
  40aa00:	ldr	w2, [sp, #48]
  40aa04:	add	x1, sp, #0x30
  40aa08:	ldr	w0, [x20]
  40aa0c:	bl	4024b0 <send@plt>
  40aa10:	ldr	x21, [sp, #32]
  40aa14:	b	40a9ec <ferror@plt+0x82dc>
  40aa18:	mov	w0, #0xffffffea            	// #-22
  40aa1c:	ldr	x21, [sp, #32]
  40aa20:	b	40a9ec <ferror@plt+0x82dc>
  40aa24:	bl	409b48 <ferror@plt+0x7438>
  40aa28:	b	40a9ec <ferror@plt+0x82dc>
  40aa2c:	stp	x29, x30, [sp, #-192]!
  40aa30:	mov	x29, sp
  40aa34:	str	x19, [sp, #16]
  40aa38:	mov	x19, x0
  40aa3c:	mov	x2, x1
  40aa40:	stp	xzr, xzr, [sp, #40]
  40aa44:	stp	xzr, xzr, [sp, #56]
  40aa48:	stp	xzr, xzr, [sp, #72]
  40aa4c:	stp	xzr, xzr, [sp, #88]
  40aa50:	stp	xzr, xzr, [sp, #104]
  40aa54:	stp	xzr, xzr, [sp, #120]
  40aa58:	stp	xzr, xzr, [sp, #136]
  40aa5c:	stp	xzr, xzr, [sp, #152]
  40aa60:	stp	xzr, xzr, [sp, #168]
  40aa64:	str	xzr, [sp, #184]
  40aa68:	mov	w0, #0x20                  	// #32
  40aa6c:	str	w0, [sp, #32]
  40aa70:	mov	w0, #0x1e                  	// #30
  40aa74:	strh	w0, [sp, #36]
  40aa78:	mov	w0, #0x301                 	// #769
  40aa7c:	strh	w0, [sp, #38]
  40aa80:	ldr	w0, [x19, #28]
  40aa84:	add	w0, w0, #0x1
  40aa88:	str	w0, [x19, #28]
  40aa8c:	str	w0, [x19, #32]
  40aa90:	str	w0, [sp, #40]
  40aa94:	mov	w0, #0x7                   	// #7
  40aa98:	strb	w0, [sp, #48]
  40aa9c:	mov	w1, #0xa0                  	// #160
  40aaa0:	add	x0, sp, #0x20
  40aaa4:	blr	x2
  40aaa8:	cbz	w0, 40aab8 <ferror@plt+0x83a8>
  40aaac:	ldr	x19, [sp, #16]
  40aab0:	ldp	x29, x30, [sp], #192
  40aab4:	ret
  40aab8:	mov	w3, #0x0                   	// #0
  40aabc:	mov	x2, #0xa0                  	// #160
  40aac0:	add	x1, sp, #0x20
  40aac4:	ldr	w0, [x19]
  40aac8:	bl	4024b0 <send@plt>
  40aacc:	b	40aaac <ferror@plt+0x839c>
  40aad0:	stp	x29, x30, [sp, #-48]!
  40aad4:	mov	x29, sp
  40aad8:	stp	xzr, xzr, [sp, #24]
  40aadc:	mov	w3, #0x1c                  	// #28
  40aae0:	str	w3, [sp, #16]
  40aae4:	mov	w3, #0x5e                  	// #94
  40aae8:	strh	w3, [sp, #20]
  40aaec:	mov	w3, #0x301                 	// #769
  40aaf0:	strh	w3, [sp, #22]
  40aaf4:	ldr	w3, [x0, #28]
  40aaf8:	add	w3, w3, #0x1
  40aafc:	str	w3, [x0, #28]
  40ab00:	str	w3, [x0, #32]
  40ab04:	str	w3, [sp, #24]
  40ab08:	strb	w1, [sp, #32]
  40ab0c:	str	w2, [sp, #40]
  40ab10:	mov	w3, #0x0                   	// #0
  40ab14:	mov	x2, #0x1c                  	// #28
  40ab18:	add	x1, sp, #0x10
  40ab1c:	ldr	w0, [x0]
  40ab20:	bl	4024b0 <send@plt>
  40ab24:	ldp	x29, x30, [sp], #48
  40ab28:	ret
  40ab2c:	stp	x29, x30, [sp, #-16]!
  40ab30:	mov	x29, sp
  40ab34:	mov	w3, #0x0                   	// #0
  40ab38:	sxtw	x2, w2
  40ab3c:	ldr	w0, [x0]
  40ab40:	bl	4024b0 <send@plt>
  40ab44:	ldp	x29, x30, [sp], #16
  40ab48:	ret
  40ab4c:	sub	sp, sp, #0x420
  40ab50:	stp	x29, x30, [sp]
  40ab54:	mov	x29, sp
  40ab58:	str	x19, [sp, #16]
  40ab5c:	mov	x19, x0
  40ab60:	mov	w3, #0x0                   	// #0
  40ab64:	sxtw	x2, w2
  40ab68:	ldr	w0, [x0]
  40ab6c:	bl	4024b0 <send@plt>
  40ab70:	tbnz	w0, #31, 40abf8 <ferror@plt+0x84e8>
  40ab74:	mov	w3, #0x42                  	// #66
  40ab78:	mov	x2, #0x400                 	// #1024
  40ab7c:	add	x1, sp, #0x20
  40ab80:	ldr	w0, [x19]
  40ab84:	bl	4023c0 <recv@plt>
  40ab88:	mov	w1, w0
  40ab8c:	tbnz	w0, #31, 40abe8 <ferror@plt+0x84d8>
  40ab90:	add	x19, sp, #0x20
  40ab94:	cmp	w0, #0xf
  40ab98:	b.le	40abe0 <ferror@plt+0x84d0>
  40ab9c:	ldr	w0, [x19]
  40aba0:	cmp	w0, #0xf
  40aba4:	b.ls	40ac58 <ferror@plt+0x8548>  // b.plast
  40aba8:	mov	w2, w1
  40abac:	cmp	w0, w1
  40abb0:	b.hi	40ac50 <ferror@plt+0x8540>  // b.pmore
  40abb4:	ldrh	w1, [x19, #4]
  40abb8:	cmp	w1, #0x2
  40abbc:	b.eq	40ac08 <ferror@plt+0x84f8>  // b.none
  40abc0:	add	w0, w0, #0x3
  40abc4:	and	w0, w0, #0xfffffffc
  40abc8:	sub	w1, w2, w0
  40abcc:	add	x19, x19, w0, uxtw
  40abd0:	cmp	w1, #0xf
  40abd4:	b.gt	40ab9c <ferror@plt+0x848c>
  40abd8:	mov	w0, #0x0                   	// #0
  40abdc:	b	40abf8 <ferror@plt+0x84e8>
  40abe0:	mov	w0, #0x0                   	// #0
  40abe4:	b	40abf8 <ferror@plt+0x84e8>
  40abe8:	bl	402660 <__errno_location@plt>
  40abec:	ldr	w0, [x0]
  40abf0:	cmp	w0, #0xb
  40abf4:	csetm	w0, ne  // ne = any
  40abf8:	ldr	x19, [sp, #16]
  40abfc:	ldp	x29, x30, [sp]
  40ac00:	add	sp, sp, #0x420
  40ac04:	ret
  40ac08:	cmp	w0, #0x23
  40ac0c:	b.ls	40ac28 <ferror@plt+0x8518>  // b.plast
  40ac10:	bl	402660 <__errno_location@plt>
  40ac14:	ldr	w1, [x19, #16]
  40ac18:	neg	w1, w1
  40ac1c:	str	w1, [x0]
  40ac20:	mov	w0, #0xffffffff            	// #-1
  40ac24:	b	40abf8 <ferror@plt+0x84e8>
  40ac28:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40ac2c:	ldr	x0, [x0, #3992]
  40ac30:	ldr	x3, [x0]
  40ac34:	mov	x2, #0x10                  	// #16
  40ac38:	mov	x1, #0x1                   	// #1
  40ac3c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40ac40:	add	x0, x0, #0x3f8
  40ac44:	bl	402500 <fwrite@plt>
  40ac48:	mov	w0, #0xffffffff            	// #-1
  40ac4c:	b	40abf8 <ferror@plt+0x84e8>
  40ac50:	mov	w0, #0x0                   	// #0
  40ac54:	b	40abf8 <ferror@plt+0x84e8>
  40ac58:	mov	w0, #0x0                   	// #0
  40ac5c:	b	40abf8 <ferror@plt+0x84e8>
  40ac60:	stp	x29, x30, [sp, #-144]!
  40ac64:	mov	x29, sp
  40ac68:	str	wzr, [sp, #140]
  40ac6c:	add	w4, w3, #0x10
  40ac70:	str	w4, [sp, #128]
  40ac74:	strh	w1, [sp, #132]
  40ac78:	mov	w1, #0x301                 	// #769
  40ac7c:	strh	w1, [sp, #134]
  40ac80:	ldr	w1, [x0, #28]
  40ac84:	add	w1, w1, #0x1
  40ac88:	str	w1, [x0, #28]
  40ac8c:	str	w1, [x0, #32]
  40ac90:	str	w1, [sp, #136]
  40ac94:	str	xzr, [sp, #112]
  40ac98:	str	wzr, [sp, #120]
  40ac9c:	mov	w1, #0x10                  	// #16
  40aca0:	strh	w1, [sp, #112]
  40aca4:	add	x1, sp, #0x80
  40aca8:	str	x1, [sp, #80]
  40acac:	mov	x1, #0x10                  	// #16
  40acb0:	str	x1, [sp, #88]
  40acb4:	str	x2, [sp, #96]
  40acb8:	sxtw	x3, w3
  40acbc:	str	x3, [sp, #104]
  40acc0:	stp	xzr, xzr, [sp, #32]
  40acc4:	stp	xzr, xzr, [sp, #48]
  40acc8:	stp	xzr, xzr, [sp, #64]
  40accc:	add	x1, sp, #0x70
  40acd0:	str	x1, [sp, #24]
  40acd4:	mov	w1, #0xc                   	// #12
  40acd8:	str	w1, [sp, #32]
  40acdc:	add	x1, sp, #0x50
  40ace0:	str	x1, [sp, #40]
  40ace4:	mov	x1, #0x2                   	// #2
  40ace8:	str	x1, [sp, #48]
  40acec:	mov	w2, #0x0                   	// #0
  40acf0:	add	x1, sp, #0x18
  40acf4:	ldr	w0, [x0]
  40acf8:	bl	402320 <sendmsg@plt>
  40acfc:	ldp	x29, x30, [sp], #144
  40ad00:	ret
  40ad04:	stp	x29, x30, [sp, #-112]!
  40ad08:	mov	x29, sp
  40ad0c:	str	xzr, [sp, #96]
  40ad10:	str	wzr, [sp, #104]
  40ad14:	mov	w2, #0x10                  	// #16
  40ad18:	strh	w2, [sp, #96]
  40ad1c:	str	x1, [sp, #80]
  40ad20:	ldr	w2, [x1]
  40ad24:	str	x2, [sp, #88]
  40ad28:	stp	xzr, xzr, [sp, #32]
  40ad2c:	stp	xzr, xzr, [sp, #48]
  40ad30:	stp	xzr, xzr, [sp, #64]
  40ad34:	add	x2, sp, #0x60
  40ad38:	str	x2, [sp, #24]
  40ad3c:	mov	w2, #0xc                   	// #12
  40ad40:	str	w2, [sp, #32]
  40ad44:	add	x2, sp, #0x50
  40ad48:	str	x2, [sp, #40]
  40ad4c:	mov	x2, #0x1                   	// #1
  40ad50:	str	x2, [sp, #48]
  40ad54:	mov	w2, #0x301                 	// #769
  40ad58:	strh	w2, [x1, #6]
  40ad5c:	str	wzr, [x1, #12]
  40ad60:	ldr	w2, [x0, #28]
  40ad64:	add	w2, w2, #0x1
  40ad68:	str	w2, [x0, #28]
  40ad6c:	str	w2, [x0, #32]
  40ad70:	str	w2, [x1, #8]
  40ad74:	mov	w2, #0x0                   	// #0
  40ad78:	add	x1, sp, #0x18
  40ad7c:	ldr	w0, [x0]
  40ad80:	bl	402320 <sendmsg@plt>
  40ad84:	ldp	x29, x30, [sp], #112
  40ad88:	ret
  40ad8c:	stp	x29, x30, [sp, #-272]!
  40ad90:	mov	x29, sp
  40ad94:	stp	x19, x20, [sp, #16]
  40ad98:	stp	x21, x22, [sp, #32]
  40ad9c:	stp	x23, x24, [sp, #48]
  40ada0:	stp	x25, x26, [sp, #64]
  40ada4:	stp	x27, x28, [sp, #80]
  40ada8:	mov	x20, x0
  40adac:	mov	x22, x1
  40adb0:	str	x1, [sp, #224]
  40adb4:	str	x2, [sp, #232]
  40adb8:	strh	w3, [sp, #240]
  40adbc:	str	xzr, [sp, #248]
  40adc0:	str	xzr, [sp, #256]
  40adc4:	strh	wzr, [sp, #264]
  40adc8:	stp	xzr, xzr, [sp, #176]
  40adcc:	stp	xzr, xzr, [sp, #192]
  40add0:	stp	xzr, xzr, [sp, #208]
  40add4:	add	x0, sp, #0x88
  40add8:	str	x0, [sp, #168]
  40addc:	mov	w0, #0xc                   	// #12
  40ade0:	str	w0, [sp, #176]
  40ade4:	add	x0, sp, #0x98
  40ade8:	str	x0, [sp, #184]
  40adec:	mov	x0, #0x1                   	// #1
  40adf0:	str	x0, [sp, #192]
  40adf4:	mov	w26, #0x0                   	// #0
  40adf8:	add	x28, sp, #0x80
  40adfc:	add	x0, sp, #0xa8
  40ae00:	str	x0, [sp, #112]
  40ae04:	mov	w27, #0x1                   	// #1
  40ae08:	str	w27, [sp, #124]
  40ae0c:	mov	x2, x28
  40ae10:	ldr	x1, [sp, #112]
  40ae14:	ldr	w0, [x20]
  40ae18:	bl	409c64 <ferror@plt+0x7554>
  40ae1c:	mov	w21, w0
  40ae20:	tbnz	w0, #31, 40b0e0 <ferror@plt+0x89d0>
  40ae24:	ldr	x3, [x20, #40]
  40ae28:	cbz	x3, 40ae40 <ferror@plt+0x8730>
  40ae2c:	add	w2, w0, #0x3
  40ae30:	and	x2, x2, #0xfffffffc
  40ae34:	mov	x1, #0x1                   	// #1
  40ae38:	ldr	x0, [sp, #128]
  40ae3c:	bl	402500 <fwrite@plt>
  40ae40:	cbz	x22, 40b0e8 <ferror@plt+0x89d8>
  40ae44:	add	x23, sp, #0xf8
  40ae48:	mov	x25, x22
  40ae4c:	str	wzr, [sp, #108]
  40ae50:	str	w21, [sp, #104]
  40ae54:	b	40b080 <ferror@plt+0x8970>
  40ae58:	ldr	w25, [x19, #16]
  40ae5c:	cmp	w1, #0x13
  40ae60:	b.ls	40ae88 <ferror@plt+0x8778>  // b.plast
  40ae64:	tbnz	w25, #31, 40aeac <ferror@plt+0x879c>
  40ae68:	mov	x1, #0x0                   	// #0
  40ae6c:	mov	x0, x19
  40ae70:	bl	409d40 <ferror@plt+0x7630>
  40ae74:	ldr	x25, [x23]
  40ae78:	cbz	x25, 40b11c <ferror@plt+0x8a0c>
  40ae7c:	ldr	w0, [sp, #124]
  40ae80:	str	w0, [sp, #108]
  40ae84:	b	40b07c <ferror@plt+0x896c>
  40ae88:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40ae8c:	ldr	x0, [x0, #3992]
  40ae90:	ldr	x3, [x0]
  40ae94:	mov	x2, #0xf                   	// #15
  40ae98:	mov	x1, #0x1                   	// #1
  40ae9c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40aea0:	add	x0, x0, #0x528
  40aea4:	bl	402500 <fwrite@plt>
  40aea8:	b	40af10 <ferror@plt+0x8800>
  40aeac:	mov	w1, w25
  40aeb0:	mov	x0, x19
  40aeb4:	bl	40a164 <ferror@plt+0x7a54>
  40aeb8:	cbnz	w0, 40af10 <ferror@plt+0x8800>
  40aebc:	bl	402660 <__errno_location@plt>
  40aec0:	neg	w1, w25
  40aec4:	str	w1, [x0]
  40aec8:	cmn	w25, #0x5a
  40aecc:	b.eq	40aef0 <ferror@plt+0x87e0>  // b.none
  40aed0:	cmn	w25, #0x5f
  40aed4:	b.eq	40af10 <ferror@plt+0x8800>  // b.none
  40aed8:	cmn	w25, #0x2
  40aedc:	b.eq	40af10 <ferror@plt+0x8800>  // b.none
  40aee0:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40aee4:	add	x0, x0, #0x560
  40aee8:	bl	4020d0 <perror@plt>
  40aeec:	b	40af10 <ferror@plt+0x8800>
  40aef0:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40aef4:	ldr	x0, [x0, #3992]
  40aef8:	ldr	x3, [x0]
  40aefc:	mov	x2, #0x24                  	// #36
  40af00:	mov	x1, #0x1                   	// #1
  40af04:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40af08:	add	x0, x0, #0x538
  40af0c:	bl	402500 <fwrite@plt>
  40af10:	ldr	x0, [sp, #128]
  40af14:	bl	402480 <free@plt>
  40af18:	mov	w24, #0xffffffff            	// #-1
  40af1c:	b	40af58 <ferror@plt+0x8848>
  40af20:	cmp	w1, #0x23
  40af24:	b.ls	40af78 <ferror@plt+0x8868>  // b.plast
  40af28:	ldr	w19, [x19, #16]
  40af2c:	bl	402660 <__errno_location@plt>
  40af30:	neg	w1, w19
  40af34:	str	w1, [x0]
  40af38:	ldr	w0, [x20, #36]
  40af3c:	cmp	w0, #0x4
  40af40:	b.eq	40af9c <ferror@plt+0x888c>  // b.none
  40af44:	ldr	w0, [x20, #48]
  40af48:	tbz	w0, #1, 40afac <ferror@plt+0x889c>
  40af4c:	ldr	x0, [sp, #128]
  40af50:	bl	402480 <free@plt>
  40af54:	mov	w24, #0xffffffff            	// #-1
  40af58:	mov	w0, w24
  40af5c:	ldp	x19, x20, [sp, #16]
  40af60:	ldp	x21, x22, [sp, #32]
  40af64:	ldp	x23, x24, [sp, #48]
  40af68:	ldp	x25, x26, [sp, #64]
  40af6c:	ldp	x27, x28, [sp, #80]
  40af70:	ldp	x29, x30, [sp], #272
  40af74:	ret
  40af78:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40af7c:	ldr	x0, [x0, #3992]
  40af80:	ldr	x3, [x0]
  40af84:	mov	x2, #0x10                  	// #16
  40af88:	mov	x1, #0x1                   	// #1
  40af8c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40af90:	add	x0, x0, #0x3f8
  40af94:	bl	402500 <fwrite@plt>
  40af98:	b	40af4c <ferror@plt+0x883c>
  40af9c:	cmn	w19, #0x5f
  40afa0:	ccmn	w19, #0x2, #0x4, ne  // ne = any
  40afa4:	b.ne	40af44 <ferror@plt+0x8834>  // b.any
  40afa8:	b	40af4c <ferror@plt+0x883c>
  40afac:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40afb0:	add	x0, x0, #0x560
  40afb4:	bl	4020d0 <perror@plt>
  40afb8:	b	40af4c <ferror@plt+0x883c>
  40afbc:	ldr	w0, [x19]
  40afc0:	add	w0, w0, #0x3
  40afc4:	and	w0, w0, #0xfffffffc
  40afc8:	ldr	w1, [sp, #120]
  40afcc:	sub	w24, w1, w0
  40afd0:	add	x19, x19, w0, uxtw
  40afd4:	cmp	w24, #0xf
  40afd8:	b.le	40b074 <ferror@plt+0x8964>
  40afdc:	ldr	w1, [x19]
  40afe0:	cmp	w1, #0xf
  40afe4:	b.ls	40b074 <ferror@plt+0x8964>  // b.plast
  40afe8:	str	w24, [sp, #120]
  40afec:	cmp	w24, w1
  40aff0:	b.cc	40b074 <ferror@plt+0x8964>  // b.lo, b.ul, b.last
  40aff4:	ldurh	w0, [x23, #-8]
  40aff8:	ldrh	w2, [x19, #6]
  40affc:	bic	w0, w2, w0
  40b000:	and	w0, w0, #0xffff
  40b004:	strh	w0, [x19, #6]
  40b008:	ldr	w2, [sp, #140]
  40b00c:	cbnz	w2, 40afbc <ferror@plt+0x88ac>
  40b010:	ldr	w3, [x19, #12]
  40b014:	ldr	w2, [x20, #8]
  40b018:	cmp	w3, w2
  40b01c:	b.ne	40afbc <ferror@plt+0x88ac>  // b.any
  40b020:	ldr	w3, [x19, #8]
  40b024:	ldr	w2, [x20, #32]
  40b028:	cmp	w3, w2
  40b02c:	b.ne	40afbc <ferror@plt+0x88ac>  // b.any
  40b030:	tst	x0, #0x10
  40b034:	csel	w26, w26, w27, eq  // eq = none
  40b038:	ldrh	w0, [x19, #4]
  40b03c:	cmp	w0, #0x3
  40b040:	b.eq	40ae58 <ferror@plt+0x8748>  // b.none
  40b044:	cmp	w0, #0x2
  40b048:	b.eq	40af20 <ferror@plt+0x8810>  // b.none
  40b04c:	ldr	x0, [x20, #40]
  40b050:	cbnz	x0, 40afbc <ferror@plt+0x88ac>
  40b054:	ldur	x1, [x23, #-16]
  40b058:	mov	x0, x19
  40b05c:	blr	x25
  40b060:	mov	w24, w0
  40b064:	tbz	w0, #31, 40afbc <ferror@plt+0x88ac>
  40b068:	ldr	x0, [sp, #128]
  40b06c:	bl	402480 <free@plt>
  40b070:	b	40af58 <ferror@plt+0x8848>
  40b074:	ldr	x25, [x23]
  40b078:	cbz	x25, 40b098 <ferror@plt+0x8988>
  40b07c:	add	x23, x23, #0x18
  40b080:	ldr	x19, [sp, #128]
  40b084:	ldr	w24, [sp, #104]
  40b088:	cmp	w21, #0xf
  40b08c:	b.gt	40afdc <ferror@plt+0x88cc>
  40b090:	ldr	w24, [sp, #104]
  40b094:	b	40b074 <ferror@plt+0x8964>
  40b098:	ldr	x0, [sp, #128]
  40b09c:	bl	402480 <free@plt>
  40b0a0:	ldr	w0, [sp, #108]
  40b0a4:	cbnz	w0, 40b0d8 <ferror@plt+0x89c8>
  40b0a8:	ldr	w0, [sp, #216]
  40b0ac:	tbnz	w0, #5, 40b0f8 <ferror@plt+0x89e8>
  40b0b0:	cbz	w24, 40ae0c <ferror@plt+0x86fc>
  40b0b4:	mov	w2, w24
  40b0b8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40b0bc:	add	x1, x1, #0x458
  40b0c0:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b0c4:	ldr	x0, [x0, #3992]
  40b0c8:	ldr	x0, [x0]
  40b0cc:	bl	4026d0 <fprintf@plt>
  40b0d0:	mov	w0, #0x1                   	// #1
  40b0d4:	bl	4020c0 <exit@plt>
  40b0d8:	mov	w24, w26
  40b0dc:	b	40b128 <ferror@plt+0x8a18>
  40b0e0:	mov	w24, w0
  40b0e4:	b	40af58 <ferror@plt+0x8848>
  40b0e8:	ldr	x0, [sp, #128]
  40b0ec:	bl	402480 <free@plt>
  40b0f0:	ldr	w0, [sp, #216]
  40b0f4:	tbz	w0, #5, 40ae0c <ferror@plt+0x86fc>
  40b0f8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b0fc:	ldr	x0, [x0, #3992]
  40b100:	ldr	x3, [x0]
  40b104:	mov	x2, #0x12                  	// #18
  40b108:	mov	x1, #0x1                   	// #1
  40b10c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b110:	add	x0, x0, #0x440
  40b114:	bl	402500 <fwrite@plt>
  40b118:	b	40ae0c <ferror@plt+0x86fc>
  40b11c:	ldr	x0, [sp, #128]
  40b120:	bl	402480 <free@plt>
  40b124:	mov	w24, w26
  40b128:	cbz	w24, 40af58 <ferror@plt+0x8848>
  40b12c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b130:	ldr	x0, [x0, #3992]
  40b134:	ldr	x3, [x0]
  40b138:	mov	x2, #0x2e                  	// #46
  40b13c:	mov	x1, #0x1                   	// #1
  40b140:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b144:	add	x0, x0, #0x578
  40b148:	bl	402500 <fwrite@plt>
  40b14c:	mov	w24, #0x0                   	// #0
  40b150:	b	40af58 <ferror@plt+0x8848>
  40b154:	stp	x29, x30, [sp, #-32]!
  40b158:	mov	x29, sp
  40b15c:	str	x1, [sp, #16]
  40b160:	ldr	w1, [x1]
  40b164:	str	x1, [sp, #24]
  40b168:	mov	x5, #0x0                   	// #0
  40b16c:	mov	w4, #0x1                   	// #1
  40b170:	mov	x3, x2
  40b174:	mov	x2, #0x1                   	// #1
  40b178:	add	x1, sp, #0x10
  40b17c:	bl	409d48 <ferror@plt+0x7638>
  40b180:	ldp	x29, x30, [sp], #32
  40b184:	ret
  40b188:	stp	x29, x30, [sp, #-16]!
  40b18c:	mov	x29, sp
  40b190:	mov	x5, #0x0                   	// #0
  40b194:	mov	w4, #0x1                   	// #1
  40b198:	bl	409d48 <ferror@plt+0x7638>
  40b19c:	ldp	x29, x30, [sp], #16
  40b1a0:	ret
  40b1a4:	stp	x29, x30, [sp, #-32]!
  40b1a8:	mov	x29, sp
  40b1ac:	str	x1, [sp, #16]
  40b1b0:	ldr	w1, [x1]
  40b1b4:	str	x1, [sp, #24]
  40b1b8:	mov	x5, #0x0                   	// #0
  40b1bc:	mov	w4, #0x0                   	// #0
  40b1c0:	mov	x3, x2
  40b1c4:	mov	x2, #0x1                   	// #1
  40b1c8:	add	x1, sp, #0x10
  40b1cc:	bl	409d48 <ferror@plt+0x7638>
  40b1d0:	ldp	x29, x30, [sp], #32
  40b1d4:	ret
  40b1d8:	stp	x29, x30, [sp, #-48]!
  40b1dc:	mov	x29, sp
  40b1e0:	str	x19, [sp, #16]
  40b1e4:	mov	x19, x0
  40b1e8:	mov	w0, #0x1                   	// #1
  40b1ec:	str	w0, [sp, #44]
  40b1f0:	mov	w4, #0x4                   	// #4
  40b1f4:	add	x3, sp, #0x2c
  40b1f8:	mov	w2, #0x8                   	// #8
  40b1fc:	mov	w1, #0x10e                 	// #270
  40b200:	ldr	w0, [x19]
  40b204:	bl	402250 <setsockopt@plt>
  40b208:	tbnz	w0, #31, 40b228 <ferror@plt+0x8b18>
  40b20c:	ldr	w0, [x19, #48]
  40b210:	orr	w0, w0, #0x1
  40b214:	str	w0, [x19, #48]
  40b218:	mov	w0, #0x0                   	// #0
  40b21c:	ldr	x19, [sp, #16]
  40b220:	ldp	x29, x30, [sp], #48
  40b224:	ret
  40b228:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b22c:	add	x0, x0, #0x5a8
  40b230:	bl	4020d0 <perror@plt>
  40b234:	mov	w0, #0xffffffff            	// #-1
  40b238:	b	40b21c <ferror@plt+0x8b0c>
  40b23c:	mov	x12, #0x60d0                	// #24784
  40b240:	sub	sp, sp, x12
  40b244:	stp	x29, x30, [sp]
  40b248:	mov	x29, sp
  40b24c:	stp	x19, x20, [sp, #16]
  40b250:	stp	x21, x22, [sp, #32]
  40b254:	stp	x23, x24, [sp, #48]
  40b258:	stp	x25, x26, [sp, #64]
  40b25c:	stp	x27, x28, [sp, #80]
  40b260:	mov	x25, x0
  40b264:	mov	x22, x1
  40b268:	mov	x23, x2
  40b26c:	str	xzr, [sp, #24768]
  40b270:	add	x0, sp, #0x4, lsl #12
  40b274:	add	x0, x0, #0x10
  40b278:	str	wzr, [x0, #8376]
  40b27c:	mov	w0, #0x10                  	// #16
  40b280:	add	x1, sp, #0x6, lsl #12
  40b284:	add	x1, x1, #0x10
  40b288:	strh	w0, [x1, #176]
  40b28c:	stp	xzr, xzr, [x1, #112]
  40b290:	stp	xzr, xzr, [x1, #128]
  40b294:	stp	xzr, xzr, [x1, #144]
  40b298:	add	x0, sp, #0x6, lsl #12
  40b29c:	add	x0, x0, #0xc0
  40b2a0:	str	x0, [sp, #24696]
  40b2a4:	mov	w0, #0xc                   	// #12
  40b2a8:	add	x1, sp, #0x4, lsl #12
  40b2ac:	add	x1, x1, #0x10
  40b2b0:	str	w0, [x1, #8304]
  40b2b4:	add	x0, sp, #0x6, lsl #12
  40b2b8:	add	x0, x0, #0xb0
  40b2bc:	str	x0, [sp, #24712]
  40b2c0:	mov	x0, #0x1                   	// #1
  40b2c4:	str	x0, [sp, #24720]
  40b2c8:	ldr	w0, [x25, #48]
  40b2cc:	tbz	w0, #0, 40b2e0 <ferror@plt+0x8bd0>
  40b2d0:	add	x0, sp, #0x78
  40b2d4:	str	x0, [sp, #24728]
  40b2d8:	mov	x0, #0x2000                	// #8192
  40b2dc:	str	x0, [sp, #24736]
  40b2e0:	add	x0, sp, #0x2, lsl #12
  40b2e4:	add	x0, x0, #0x78
  40b2e8:	str	x0, [sp, #24752]
  40b2ec:	add	x26, sp, #0x6, lsl #12
  40b2f0:	add	x26, x26, #0x78
  40b2f4:	mov	x28, #0x10e                 	// #270
  40b2f8:	movk	x28, #0x8, lsl #32
  40b2fc:	adrp	x27, 420000 <ferror@plt+0x1d8f0>
  40b300:	ldr	x0, [x27, #3992]
  40b304:	str	x0, [sp, #104]
  40b308:	mov	x0, #0x4000                	// #16384
  40b30c:	str	x0, [sp, #24760]
  40b310:	mov	w2, #0x0                   	// #0
  40b314:	mov	x1, x26
  40b318:	ldr	w0, [x25]
  40b31c:	bl	402090 <recvmsg@plt>
  40b320:	mov	w1, w0
  40b324:	tbz	w0, #31, 40b378 <ferror@plt+0x8c68>
  40b328:	bl	402660 <__errno_location@plt>
  40b32c:	mov	x19, x0
  40b330:	ldr	w0, [x0]
  40b334:	cmp	w0, #0x4
  40b338:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40b33c:	b.eq	40b308 <ferror@plt+0x8bf8>  // b.none
  40b340:	ldr	x1, [x27, #3992]
  40b344:	ldr	x20, [x1]
  40b348:	bl	402390 <strerror@plt>
  40b34c:	ldr	w3, [x19]
  40b350:	mov	x2, x0
  40b354:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40b358:	add	x1, x1, #0x328
  40b35c:	mov	x0, x20
  40b360:	bl	4026d0 <fprintf@plt>
  40b364:	ldr	w0, [x19]
  40b368:	cmp	w0, #0x69
  40b36c:	b.eq	40b308 <ferror@plt+0x8bf8>  // b.none
  40b370:	mov	w0, #0xffffffff            	// #-1
  40b374:	b	40b43c <ferror@plt+0x8d2c>
  40b378:	cbz	w0, 40b460 <ferror@plt+0x8d50>
  40b37c:	add	x2, sp, #0x4, lsl #12
  40b380:	add	x2, x2, #0x10
  40b384:	ldr	w2, [x2, #8304]
  40b388:	cmp	w2, #0xc
  40b38c:	b.ne	40b488 <ferror@plt+0x8d78>  // b.any
  40b390:	ldr	w2, [x25, #48]
  40b394:	tbnz	w2, #0, 40b4a8 <ferror@plt+0x8d98>
  40b398:	mov	w20, w0
  40b39c:	cmp	w0, #0xf
  40b3a0:	b.ls	40b584 <ferror@plt+0x8e74>  // b.plast
  40b3a4:	ldr	w19, [sp, #8312]
  40b3a8:	mov	w2, w19
  40b3ac:	cmp	w19, #0x10
  40b3b0:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  40b3b4:	b.lt	40b408 <ferror@plt+0x8cf8>  // b.tstop
  40b3b8:	add	x21, sp, #0x2, lsl #12
  40b3bc:	add	x21, x21, #0x78
  40b3c0:	add	x24, sp, #0x70
  40b3c4:	mov	x2, x23
  40b3c8:	mov	x1, x21
  40b3cc:	mov	x0, x24
  40b3d0:	blr	x22
  40b3d4:	tbnz	w0, #31, 40b43c <ferror@plt+0x8d2c>
  40b3d8:	add	w19, w19, #0x3
  40b3dc:	and	w19, w19, #0xfffffffc
  40b3e0:	sub	w20, w20, w19
  40b3e4:	mov	w1, w20
  40b3e8:	add	x21, x21, w19, uxtw
  40b3ec:	cmp	w20, #0xf
  40b3f0:	b.ls	40b54c <ferror@plt+0x8e3c>  // b.plast
  40b3f4:	ldr	w19, [x21]
  40b3f8:	mov	w2, w19
  40b3fc:	cmp	w19, #0x10
  40b400:	ccmp	w19, w20, #0x0, pl  // pl = nfrst
  40b404:	b.le	40b3c4 <ferror@plt+0x8cb4>
  40b408:	add	x0, sp, #0x4, lsl #12
  40b40c:	add	x0, x0, #0x10
  40b410:	ldr	w0, [x0, #8344]
  40b414:	tbz	w0, #5, 40b52c <ferror@plt+0x8e1c>
  40b418:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b41c:	ldr	x0, [x0, #3992]
  40b420:	ldr	x3, [x0]
  40b424:	mov	x2, #0x12                  	// #18
  40b428:	mov	x1, #0x1                   	// #1
  40b42c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b430:	add	x0, x0, #0x3c0
  40b434:	bl	402500 <fwrite@plt>
  40b438:	mov	w0, #0xffffffff            	// #-1
  40b43c:	ldp	x19, x20, [sp, #16]
  40b440:	ldp	x21, x22, [sp, #32]
  40b444:	ldp	x23, x24, [sp, #48]
  40b448:	ldp	x25, x26, [sp, #64]
  40b44c:	ldp	x27, x28, [sp, #80]
  40b450:	ldp	x29, x30, [sp]
  40b454:	mov	x12, #0x60d0                	// #24784
  40b458:	add	sp, sp, x12
  40b45c:	ret
  40b460:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b464:	ldr	x0, [x0, #3992]
  40b468:	ldr	x3, [x0]
  40b46c:	mov	x2, #0xf                   	// #15
  40b470:	mov	x1, #0x1                   	// #1
  40b474:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b478:	add	x0, x0, #0x348
  40b47c:	bl	402500 <fwrite@plt>
  40b480:	mov	w0, #0xffffffff            	// #-1
  40b484:	b	40b43c <ferror@plt+0x8d2c>
  40b488:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40b48c:	add	x1, x1, #0x5c0
  40b490:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b494:	ldr	x0, [x0, #3992]
  40b498:	ldr	x0, [x0]
  40b49c:	bl	4026d0 <fprintf@plt>
  40b4a0:	mov	w0, #0x1                   	// #1
  40b4a4:	bl	4020c0 <exit@plt>
  40b4a8:	mov	w2, #0xffffffff            	// #-1
  40b4ac:	str	w2, [sp, #112]
  40b4b0:	ldr	x4, [sp, #24736]
  40b4b4:	cmp	x4, #0xf
  40b4b8:	b.ls	40b398 <ferror@plt+0x8c88>  // b.plast
  40b4bc:	ldr	x2, [sp, #24728]
  40b4c0:	add	x4, x2, x4
  40b4c4:	cbz	x2, 40b398 <ferror@plt+0x8c88>
  40b4c8:	ldr	x3, [x2, #8]
  40b4cc:	cmp	x3, x28
  40b4d0:	b.eq	40b514 <ferror@plt+0x8e04>  // b.none
  40b4d4:	ldr	x3, [x2]
  40b4d8:	cmp	x3, #0xf
  40b4dc:	b.ls	40b398 <ferror@plt+0x8c88>  // b.plast
  40b4e0:	add	x3, x3, #0x7
  40b4e4:	and	x3, x3, #0xfffffffffffffff8
  40b4e8:	add	x2, x2, x3
  40b4ec:	add	x3, x2, #0x10
  40b4f0:	cmp	x4, x3
  40b4f4:	b.cc	40b398 <ferror@plt+0x8c88>  // b.lo, b.ul, b.last
  40b4f8:	ldr	x3, [x2]
  40b4fc:	add	x3, x3, #0x7
  40b500:	and	x3, x3, #0xfffffffffffffff8
  40b504:	add	x3, x2, x3
  40b508:	cmp	x4, x3
  40b50c:	b.cs	40b4c4 <ferror@plt+0x8db4>  // b.hs, b.nlast
  40b510:	b	40b398 <ferror@plt+0x8c88>
  40b514:	ldr	x3, [x2]
  40b518:	cmp	x3, #0x14
  40b51c:	b.ne	40b4d4 <ferror@plt+0x8dc4>  // b.any
  40b520:	ldr	w3, [x2, #16]
  40b524:	str	w3, [sp, #112]
  40b528:	b	40b4d4 <ferror@plt+0x8dc4>
  40b52c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40b530:	add	x1, x1, #0x3d8
  40b534:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b538:	ldr	x0, [x0, #3992]
  40b53c:	ldr	x0, [x0]
  40b540:	bl	4026d0 <fprintf@plt>
  40b544:	mov	w0, #0x1                   	// #1
  40b548:	bl	4020c0 <exit@plt>
  40b54c:	add	x0, sp, #0x4, lsl #12
  40b550:	add	x0, x0, #0x10
  40b554:	ldr	w0, [x0, #8344]
  40b558:	tbnz	w0, #5, 40b594 <ferror@plt+0x8e84>
  40b55c:	cbz	w20, 40b308 <ferror@plt+0x8bf8>
  40b560:	mov	w2, w1
  40b564:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40b568:	add	x1, x1, #0x458
  40b56c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b570:	ldr	x0, [x0, #3992]
  40b574:	ldr	x0, [x0]
  40b578:	bl	4026d0 <fprintf@plt>
  40b57c:	mov	w0, #0x1                   	// #1
  40b580:	bl	4020c0 <exit@plt>
  40b584:	add	x0, sp, #0x4, lsl #12
  40b588:	add	x0, x0, #0x10
  40b58c:	ldr	w0, [x0, #8344]
  40b590:	tbz	w0, #5, 40b560 <ferror@plt+0x8e50>
  40b594:	ldr	x0, [sp, #104]
  40b598:	ldr	x3, [x0]
  40b59c:	mov	x2, #0x12                  	// #18
  40b5a0:	mov	x1, #0x1                   	// #1
  40b5a4:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b5a8:	add	x0, x0, #0x440
  40b5ac:	bl	402500 <fwrite@plt>
  40b5b0:	b	40b308 <ferror@plt+0x8bf8>
  40b5b4:	mov	x12, #0x4060                	// #16480
  40b5b8:	sub	sp, sp, x12
  40b5bc:	stp	x29, x30, [sp]
  40b5c0:	mov	x29, sp
  40b5c4:	stp	x19, x20, [sp, #16]
  40b5c8:	stp	x21, x22, [sp, #32]
  40b5cc:	stp	x23, x24, [sp, #48]
  40b5d0:	stp	x25, x26, [sp, #64]
  40b5d4:	str	x27, [sp, #80]
  40b5d8:	mov	x20, x0
  40b5dc:	mov	x24, x1
  40b5e0:	mov	x23, x2
  40b5e4:	add	x21, sp, #0x60
  40b5e8:	mov	x25, #0x10                  	// #16
  40b5ec:	mov	x22, #0x1                   	// #1
  40b5f0:	mov	w26, #0x3ff0                	// #16368
  40b5f4:	add	x27, x21, x25
  40b5f8:	b	40b64c <ferror@plt+0x8f3c>
  40b5fc:	cmp	x0, #0x10
  40b600:	b.ne	40b670 <ferror@plt+0x8f60>  // b.any
  40b604:	ldr	w19, [sp, #96]
  40b608:	sub	w0, w19, #0x10
  40b60c:	cmp	w0, w26
  40b610:	b.hi	40b6c8 <ferror@plt+0x8fb8>  // b.pmore
  40b614:	sub	w19, w19, #0xd
  40b618:	and	x19, x19, #0xfffffffc
  40b61c:	mov	x3, x20
  40b620:	mov	x2, x19
  40b624:	mov	x1, x22
  40b628:	mov	x0, x27
  40b62c:	bl	402460 <fread@plt>
  40b630:	cmp	x19, x0
  40b634:	b.ne	40b71c <ferror@plt+0x900c>  // b.any
  40b638:	mov	x2, x23
  40b63c:	mov	x1, x21
  40b640:	mov	x0, #0x0                   	// #0
  40b644:	blr	x24
  40b648:	tbnz	w0, #31, 40b6f8 <ferror@plt+0x8fe8>
  40b64c:	mov	x3, x20
  40b650:	mov	x2, x25
  40b654:	mov	x1, x22
  40b658:	mov	x0, x21
  40b65c:	bl	402460 <fread@plt>
  40b660:	cbnz	x0, 40b5fc <ferror@plt+0x8eec>
  40b664:	mov	x0, x20
  40b668:	bl	4023f0 <feof@plt>
  40b66c:	cbnz	w0, 40b774 <ferror@plt+0x9064>
  40b670:	mov	x0, x20
  40b674:	bl	402710 <ferror@plt>
  40b678:	cbnz	w0, 40b6b8 <ferror@plt+0x8fa8>
  40b67c:	mov	x0, x20
  40b680:	bl	4023f0 <feof@plt>
  40b684:	mov	w1, w0
  40b688:	mov	w0, #0xffffffff            	// #-1
  40b68c:	cbz	w1, 40b6f8 <ferror@plt+0x8fe8>
  40b690:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b694:	ldr	x0, [x0, #3992]
  40b698:	ldr	x3, [x0]
  40b69c:	mov	x2, #0x22                  	// #34
  40b6a0:	mov	x1, #0x1                   	// #1
  40b6a4:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b6a8:	add	x0, x0, #0x5f8
  40b6ac:	bl	402500 <fwrite@plt>
  40b6b0:	mov	w0, #0xffffffff            	// #-1
  40b6b4:	b	40b6f8 <ferror@plt+0x8fe8>
  40b6b8:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b6bc:	add	x0, x0, #0x5e0
  40b6c0:	bl	4020d0 <perror@plt>
  40b6c4:	b	40b67c <ferror@plt+0x8f6c>
  40b6c8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b6cc:	ldr	x0, [x0, #3992]
  40b6d0:	ldr	x21, [x0]
  40b6d4:	mov	x0, x20
  40b6d8:	bl	402150 <ftell@plt>
  40b6dc:	mov	x3, x0
  40b6e0:	mov	w2, w19
  40b6e4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40b6e8:	add	x1, x1, #0x620
  40b6ec:	mov	x0, x21
  40b6f0:	bl	4026d0 <fprintf@plt>
  40b6f4:	mov	w0, #0xffffffff            	// #-1
  40b6f8:	ldp	x19, x20, [sp, #16]
  40b6fc:	ldp	x21, x22, [sp, #32]
  40b700:	ldp	x23, x24, [sp, #48]
  40b704:	ldp	x25, x26, [sp, #64]
  40b708:	ldr	x27, [sp, #80]
  40b70c:	ldp	x29, x30, [sp]
  40b710:	mov	x12, #0x4060                	// #16480
  40b714:	add	sp, sp, x12
  40b718:	ret
  40b71c:	mov	x0, x20
  40b720:	bl	402710 <ferror@plt>
  40b724:	cbnz	w0, 40b764 <ferror@plt+0x9054>
  40b728:	mov	x0, x20
  40b72c:	bl	4023f0 <feof@plt>
  40b730:	mov	w1, w0
  40b734:	mov	w0, #0xffffffff            	// #-1
  40b738:	cbz	w1, 40b6f8 <ferror@plt+0x8fe8>
  40b73c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b740:	ldr	x0, [x0, #3992]
  40b744:	ldr	x3, [x0]
  40b748:	mov	x2, #0x22                  	// #34
  40b74c:	mov	x1, #0x1                   	// #1
  40b750:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b754:	add	x0, x0, #0x5f8
  40b758:	bl	402500 <fwrite@plt>
  40b75c:	mov	w0, #0xffffffff            	// #-1
  40b760:	b	40b6f8 <ferror@plt+0x8fe8>
  40b764:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40b768:	add	x0, x0, #0x5e0
  40b76c:	bl	4020d0 <perror@plt>
  40b770:	b	40b728 <ferror@plt+0x9018>
  40b774:	mov	w0, #0x0                   	// #0
  40b778:	b	40b6f8 <ferror@plt+0x8fe8>
  40b77c:	stp	x29, x30, [sp, #-32]!
  40b780:	mov	x29, sp
  40b784:	stp	x19, x20, [sp, #16]
  40b788:	mov	x19, x0
  40b78c:	ldr	w5, [x0]
  40b790:	add	w5, w5, #0x3
  40b794:	and	w5, w5, #0xfffffffc
  40b798:	add	w0, w4, #0x7
  40b79c:	and	w20, w0, #0xfffffffc
  40b7a0:	add	w0, w5, w20
  40b7a4:	cmp	w0, w1
  40b7a8:	b.hi	40b7e4 <ferror@plt+0x90d4>  // b.pmore
  40b7ac:	add	w1, w4, #0x4
  40b7b0:	add	x0, x19, w5, uxtw
  40b7b4:	strh	w2, [x0, #2]
  40b7b8:	strh	w1, [x19, w5, uxtw]
  40b7bc:	cbnz	w4, 40b808 <ferror@plt+0x90f8>
  40b7c0:	ldr	w0, [x19]
  40b7c4:	add	w0, w0, #0x3
  40b7c8:	and	w0, w0, #0xfffffffc
  40b7cc:	add	w0, w0, w20
  40b7d0:	str	w0, [x19]
  40b7d4:	mov	w0, #0x0                   	// #0
  40b7d8:	ldp	x19, x20, [sp, #16]
  40b7dc:	ldp	x29, x30, [sp], #32
  40b7e0:	ret
  40b7e4:	mov	w2, w1
  40b7e8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40b7ec:	add	x1, x1, #0x648
  40b7f0:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b7f4:	ldr	x0, [x0, #3992]
  40b7f8:	ldr	x0, [x0]
  40b7fc:	bl	4026d0 <fprintf@plt>
  40b800:	mov	w0, #0xffffffff            	// #-1
  40b804:	b	40b7d8 <ferror@plt+0x90c8>
  40b808:	sxtw	x2, w4
  40b80c:	mov	x1, x3
  40b810:	add	x0, x0, #0x4
  40b814:	bl	402080 <memcpy@plt>
  40b818:	b	40b7c0 <ferror@plt+0x90b0>
  40b81c:	stp	x29, x30, [sp, #-16]!
  40b820:	mov	x29, sp
  40b824:	mov	w4, #0x0                   	// #0
  40b828:	mov	x3, #0x0                   	// #0
  40b82c:	bl	40b77c <ferror@plt+0x906c>
  40b830:	ldp	x29, x30, [sp], #16
  40b834:	ret
  40b838:	stp	x29, x30, [sp, #-32]!
  40b83c:	mov	x29, sp
  40b840:	strb	w3, [sp, #31]
  40b844:	mov	w4, #0x1                   	// #1
  40b848:	add	x3, sp, #0x1f
  40b84c:	bl	40b77c <ferror@plt+0x906c>
  40b850:	ldp	x29, x30, [sp], #32
  40b854:	ret
  40b858:	stp	x29, x30, [sp, #-32]!
  40b85c:	mov	x29, sp
  40b860:	strh	w3, [sp, #30]
  40b864:	mov	w4, #0x2                   	// #2
  40b868:	add	x3, sp, #0x1e
  40b86c:	bl	40b77c <ferror@plt+0x906c>
  40b870:	ldp	x29, x30, [sp], #32
  40b874:	ret
  40b878:	stp	x29, x30, [sp, #-32]!
  40b87c:	mov	x29, sp
  40b880:	str	w3, [sp, #28]
  40b884:	mov	w4, #0x4                   	// #4
  40b888:	add	x3, sp, #0x1c
  40b88c:	bl	40b77c <ferror@plt+0x906c>
  40b890:	ldp	x29, x30, [sp], #32
  40b894:	ret
  40b898:	stp	x29, x30, [sp, #-32]!
  40b89c:	mov	x29, sp
  40b8a0:	str	x3, [sp, #24]
  40b8a4:	mov	w4, #0x8                   	// #8
  40b8a8:	add	x3, sp, #0x18
  40b8ac:	bl	40b77c <ferror@plt+0x906c>
  40b8b0:	ldp	x29, x30, [sp], #32
  40b8b4:	ret
  40b8b8:	stp	x29, x30, [sp, #-48]!
  40b8bc:	mov	x29, sp
  40b8c0:	stp	x19, x20, [sp, #16]
  40b8c4:	stp	x21, x22, [sp, #32]
  40b8c8:	mov	x20, x0
  40b8cc:	mov	w21, w1
  40b8d0:	mov	w22, w2
  40b8d4:	mov	x19, x3
  40b8d8:	mov	x0, x3
  40b8dc:	bl	4020b0 <strlen@plt>
  40b8e0:	add	w4, w0, #0x1
  40b8e4:	mov	x3, x19
  40b8e8:	mov	w2, w22
  40b8ec:	mov	w1, w21
  40b8f0:	mov	x0, x20
  40b8f4:	bl	40b77c <ferror@plt+0x906c>
  40b8f8:	ldp	x19, x20, [sp, #16]
  40b8fc:	ldp	x21, x22, [sp, #32]
  40b900:	ldp	x29, x30, [sp], #48
  40b904:	ret
  40b908:	stp	x29, x30, [sp, #-48]!
  40b90c:	mov	x29, sp
  40b910:	stp	x19, x20, [sp, #16]
  40b914:	mov	x19, x0
  40b918:	mov	w4, w1
  40b91c:	mov	x1, x2
  40b920:	ldr	w0, [x0]
  40b924:	add	w0, w0, #0x3
  40b928:	and	w0, w0, #0xfffffffc
  40b92c:	add	w20, w3, #0x3
  40b930:	and	w20, w20, #0xfffffffc
  40b934:	add	w2, w0, w20
  40b938:	cmp	w2, w4
  40b93c:	b.hi	40b9a0 <ferror@plt+0x9290>  // b.pmore
  40b940:	stp	x21, x22, [sp, #32]
  40b944:	mov	w21, w3
  40b948:	sxtw	x22, w3
  40b94c:	mov	x2, x22
  40b950:	add	x0, x19, w0, uxtw
  40b954:	bl	402080 <memcpy@plt>
  40b958:	ldr	w0, [x19]
  40b95c:	add	w0, w0, #0x3
  40b960:	and	x0, x0, #0xfffffffc
  40b964:	add	x0, x0, x22
  40b968:	sub	w2, w20, w21
  40b96c:	mov	w1, #0x0                   	// #0
  40b970:	add	x0, x19, x0
  40b974:	bl	4022d0 <memset@plt>
  40b978:	ldr	w0, [x19]
  40b97c:	add	w0, w0, #0x3
  40b980:	and	w0, w0, #0xfffffffc
  40b984:	add	w0, w0, w20
  40b988:	str	w0, [x19]
  40b98c:	mov	w0, #0x0                   	// #0
  40b990:	ldp	x21, x22, [sp, #32]
  40b994:	ldp	x19, x20, [sp, #16]
  40b998:	ldp	x29, x30, [sp], #48
  40b99c:	ret
  40b9a0:	mov	w2, w4
  40b9a4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40b9a8:	add	x1, x1, #0x678
  40b9ac:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40b9b0:	ldr	x0, [x0, #3992]
  40b9b4:	ldr	x0, [x0]
  40b9b8:	bl	4026d0 <fprintf@plt>
  40b9bc:	mov	w0, #0xffffffff            	// #-1
  40b9c0:	b	40b994 <ferror@plt+0x9284>
  40b9c4:	stp	x29, x30, [sp, #-32]!
  40b9c8:	mov	x29, sp
  40b9cc:	str	x19, [sp, #16]
  40b9d0:	ldr	w19, [x0]
  40b9d4:	add	w19, w19, #0x3
  40b9d8:	and	x19, x19, #0xfffffffc
  40b9dc:	add	x19, x0, x19
  40b9e0:	mov	w4, #0x0                   	// #0
  40b9e4:	mov	x3, #0x0                   	// #0
  40b9e8:	bl	40b77c <ferror@plt+0x906c>
  40b9ec:	mov	x0, x19
  40b9f0:	ldr	x19, [sp, #16]
  40b9f4:	ldp	x29, x30, [sp], #32
  40b9f8:	ret
  40b9fc:	ldr	w2, [x0]
  40ba00:	add	w2, w2, #0x3
  40ba04:	and	x2, x2, #0xfffffffc
  40ba08:	add	x2, x0, x2
  40ba0c:	sub	x2, x2, x1
  40ba10:	strh	w2, [x1]
  40ba14:	ldr	w0, [x0]
  40ba18:	ret
  40ba1c:	stp	x29, x30, [sp, #-48]!
  40ba20:	mov	x29, sp
  40ba24:	stp	x19, x20, [sp, #16]
  40ba28:	stp	x21, x22, [sp, #32]
  40ba2c:	mov	x20, x0
  40ba30:	mov	w21, w1
  40ba34:	mov	w22, w2
  40ba38:	ldr	w19, [x0]
  40ba3c:	add	w19, w19, #0x3
  40ba40:	and	x19, x19, #0xfffffffc
  40ba44:	add	x19, x0, x19
  40ba48:	bl	40b77c <ferror@plt+0x906c>
  40ba4c:	mov	w2, w22
  40ba50:	mov	w1, w21
  40ba54:	mov	x0, x20
  40ba58:	bl	40b9c4 <ferror@plt+0x92b4>
  40ba5c:	mov	x0, x19
  40ba60:	ldp	x19, x20, [sp, #16]
  40ba64:	ldp	x21, x22, [sp, #32]
  40ba68:	ldp	x29, x30, [sp], #48
  40ba6c:	ret
  40ba70:	stp	x29, x30, [sp, #-32]!
  40ba74:	mov	x29, sp
  40ba78:	str	x19, [sp, #16]
  40ba7c:	mov	x19, x0
  40ba80:	ldrh	w3, [x1]
  40ba84:	add	w3, w3, #0x3
  40ba88:	and	x3, x3, #0x1fffc
  40ba8c:	ldr	w2, [x0]
  40ba90:	add	w2, w2, #0x3
  40ba94:	and	x2, x2, #0xfffffffc
  40ba98:	add	x2, x0, x2
  40ba9c:	sub	x2, x2, x1
  40baa0:	strh	w2, [x1]
  40baa4:	add	x1, x1, x3
  40baa8:	bl	40b9fc <ferror@plt+0x92ec>
  40baac:	ldr	w0, [x19]
  40bab0:	ldr	x19, [sp, #16]
  40bab4:	ldp	x29, x30, [sp], #32
  40bab8:	ret
  40babc:	ldrh	w4, [x0]
  40bac0:	add	w4, w4, #0x3
  40bac4:	and	w4, w4, #0xfffffffc
  40bac8:	add	w5, w4, #0x8
  40bacc:	cmp	w5, w1
  40bad0:	b.hi	40bb04 <ferror@plt+0x93f4>  // b.pmore
  40bad4:	add	x1, x0, w4, uxtw
  40bad8:	strh	w2, [x1, #2]
  40badc:	mov	w2, #0x8                   	// #8
  40bae0:	strh	w2, [x0, w4, uxtw]
  40bae4:	str	w3, [x1, #4]
  40bae8:	ldrh	w1, [x0]
  40baec:	add	w1, w1, #0x3
  40baf0:	and	w1, w1, #0xfffffffc
  40baf4:	add	w1, w1, #0x8
  40baf8:	strh	w1, [x0]
  40bafc:	mov	w0, #0x0                   	// #0
  40bb00:	ret
  40bb04:	stp	x29, x30, [sp, #-16]!
  40bb08:	mov	x29, sp
  40bb0c:	mov	w2, w1
  40bb10:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40bb14:	add	x1, x1, #0x6a8
  40bb18:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40bb1c:	ldr	x0, [x0, #3992]
  40bb20:	ldr	x0, [x0]
  40bb24:	bl	4026d0 <fprintf@plt>
  40bb28:	mov	w0, #0xffffffff            	// #-1
  40bb2c:	ldp	x29, x30, [sp], #16
  40bb30:	ret
  40bb34:	stp	x29, x30, [sp, #-32]!
  40bb38:	mov	x29, sp
  40bb3c:	stp	x19, x20, [sp, #16]
  40bb40:	mov	x20, x0
  40bb44:	ldrh	w5, [x0]
  40bb48:	add	w5, w5, #0x3
  40bb4c:	and	w5, w5, #0xfffffffc
  40bb50:	add	w0, w4, #0x7
  40bb54:	and	w0, w0, #0xfffffffc
  40bb58:	add	w0, w0, w5
  40bb5c:	cmp	w0, w1
  40bb60:	b.hi	40bba8 <ferror@plt+0x9498>  // b.pmore
  40bb64:	add	w19, w4, #0x4
  40bb68:	add	x0, x20, w5, uxtw
  40bb6c:	strh	w2, [x0, #2]
  40bb70:	and	w19, w19, #0xffff
  40bb74:	strh	w19, [x20, w5, uxtw]
  40bb78:	cbnz	w4, 40bbcc <ferror@plt+0x94bc>
  40bb7c:	ldrh	w0, [x20]
  40bb80:	add	w0, w0, #0x3
  40bb84:	and	w0, w0, #0xfffffffc
  40bb88:	add	w19, w19, #0x3
  40bb8c:	and	w19, w19, #0xfffffffc
  40bb90:	add	w19, w0, w19
  40bb94:	strh	w19, [x20]
  40bb98:	mov	w0, #0x0                   	// #0
  40bb9c:	ldp	x19, x20, [sp, #16]
  40bba0:	ldp	x29, x30, [sp], #32
  40bba4:	ret
  40bba8:	mov	w2, w1
  40bbac:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40bbb0:	add	x1, x1, #0x6e0
  40bbb4:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40bbb8:	ldr	x0, [x0, #3992]
  40bbbc:	ldr	x0, [x0]
  40bbc0:	bl	4026d0 <fprintf@plt>
  40bbc4:	mov	w0, #0xffffffff            	// #-1
  40bbc8:	b	40bb9c <ferror@plt+0x948c>
  40bbcc:	sxtw	x2, w4
  40bbd0:	mov	x1, x3
  40bbd4:	add	x0, x0, #0x4
  40bbd8:	bl	402080 <memcpy@plt>
  40bbdc:	b	40bb7c <ferror@plt+0x946c>
  40bbe0:	stp	x29, x30, [sp, #-32]!
  40bbe4:	mov	x29, sp
  40bbe8:	strb	w3, [sp, #31]
  40bbec:	mov	w4, #0x1                   	// #1
  40bbf0:	add	x3, sp, #0x1f
  40bbf4:	bl	40bb34 <ferror@plt+0x9424>
  40bbf8:	ldp	x29, x30, [sp], #32
  40bbfc:	ret
  40bc00:	stp	x29, x30, [sp, #-32]!
  40bc04:	mov	x29, sp
  40bc08:	strh	w3, [sp, #30]
  40bc0c:	mov	w4, #0x2                   	// #2
  40bc10:	add	x3, sp, #0x1e
  40bc14:	bl	40bb34 <ferror@plt+0x9424>
  40bc18:	ldp	x29, x30, [sp], #32
  40bc1c:	ret
  40bc20:	stp	x29, x30, [sp, #-32]!
  40bc24:	mov	x29, sp
  40bc28:	str	x3, [sp, #24]
  40bc2c:	mov	w4, #0x8                   	// #8
  40bc30:	add	x3, sp, #0x18
  40bc34:	bl	40bb34 <ferror@plt+0x9424>
  40bc38:	ldp	x29, x30, [sp], #32
  40bc3c:	ret
  40bc40:	stp	x29, x30, [sp, #-32]!
  40bc44:	mov	x29, sp
  40bc48:	str	x19, [sp, #16]
  40bc4c:	ldrh	w3, [x0]
  40bc50:	add	w3, w3, #0x3
  40bc54:	and	x3, x3, #0x1fffc
  40bc58:	add	x19, x0, x3
  40bc5c:	mov	w4, #0x0                   	// #0
  40bc60:	mov	x3, #0x0                   	// #0
  40bc64:	bl	40bb34 <ferror@plt+0x9424>
  40bc68:	ldrh	w0, [x19, #2]
  40bc6c:	orr	w0, w0, #0xffff8000
  40bc70:	strh	w0, [x19, #2]
  40bc74:	mov	x0, x19
  40bc78:	ldr	x19, [sp, #16]
  40bc7c:	ldp	x29, x30, [sp], #32
  40bc80:	ret
  40bc84:	ldrh	w2, [x0]
  40bc88:	add	w2, w2, #0x3
  40bc8c:	and	x2, x2, #0x1fffc
  40bc90:	add	x2, x0, x2
  40bc94:	sub	x2, x2, x1
  40bc98:	strh	w2, [x1]
  40bc9c:	ldrh	w0, [x0]
  40bca0:	ret
  40bca4:	stp	x29, x30, [sp, #-64]!
  40bca8:	mov	x29, sp
  40bcac:	stp	x19, x20, [sp, #16]
  40bcb0:	stp	x21, x22, [sp, #32]
  40bcb4:	str	x23, [sp, #48]
  40bcb8:	mov	x22, x0
  40bcbc:	mov	w21, w1
  40bcc0:	mov	x19, x2
  40bcc4:	mov	w20, w3
  40bcc8:	and	w23, w4, #0xffff
  40bccc:	add	w2, w1, #0x1
  40bcd0:	sbfiz	x2, x2, #3, #32
  40bcd4:	mov	w1, #0x0                   	// #0
  40bcd8:	bl	4022d0 <memset@plt>
  40bcdc:	mvn	w1, w23
  40bce0:	cmp	w20, #0x3
  40bce4:	b.gt	40bd24 <ferror@plt+0x9614>
  40bce8:	cbnz	w20, 40bd5c <ferror@plt+0x964c>
  40bcec:	mov	w0, #0x0                   	// #0
  40bcf0:	ldp	x19, x20, [sp, #16]
  40bcf4:	ldp	x21, x22, [sp, #32]
  40bcf8:	ldr	x23, [sp, #48]
  40bcfc:	ldp	x29, x30, [sp], #64
  40bd00:	ret
  40bd04:	str	x19, [x22, x0, lsl #3]
  40bd08:	ldrh	w4, [x19]
  40bd0c:	add	w4, w4, #0x3
  40bd10:	and	w4, w4, #0xfffffffc
  40bd14:	sub	w20, w20, w4
  40bd18:	add	x19, x19, w4, uxtw
  40bd1c:	cmp	w20, #0x3
  40bd20:	b.le	40bce8 <ferror@plt+0x95d8>
  40bd24:	ldrh	w2, [x19]
  40bd28:	cmp	w2, #0x3
  40bd2c:	b.ls	40bce8 <ferror@plt+0x95d8>  // b.plast
  40bd30:	cmp	w2, w20
  40bd34:	b.gt	40bce8 <ferror@plt+0x95d8>
  40bd38:	ldrh	w2, [x19, #2]
  40bd3c:	and	w2, w1, w2
  40bd40:	and	w0, w2, #0xffff
  40bd44:	cmp	w21, w2, uxth
  40bd48:	b.lt	40bd08 <ferror@plt+0x95f8>  // b.tstop
  40bd4c:	and	x0, x0, #0xffff
  40bd50:	ldr	x2, [x22, x0, lsl #3]
  40bd54:	cbnz	x2, 40bd08 <ferror@plt+0x95f8>
  40bd58:	b	40bd04 <ferror@plt+0x95f4>
  40bd5c:	ldrh	w3, [x19]
  40bd60:	mov	w2, w20
  40bd64:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40bd68:	add	x1, x1, #0x718
  40bd6c:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40bd70:	ldr	x0, [x0, #3992]
  40bd74:	ldr	x0, [x0]
  40bd78:	bl	4026d0 <fprintf@plt>
  40bd7c:	b	40bcec <ferror@plt+0x95dc>
  40bd80:	stp	x29, x30, [sp, #-16]!
  40bd84:	mov	x29, sp
  40bd88:	mov	w4, #0x0                   	// #0
  40bd8c:	bl	40bca4 <ferror@plt+0x9594>
  40bd90:	ldp	x29, x30, [sp], #16
  40bd94:	ret
  40bd98:	cmp	w2, #0x3
  40bd9c:	b.le	40bdd8 <ferror@plt+0x96c8>
  40bda0:	ldrh	w3, [x1]
  40bda4:	cmp	w3, #0x3
  40bda8:	b.ls	40bdd8 <ferror@plt+0x96c8>  // b.plast
  40bdac:	cmp	w3, w2
  40bdb0:	b.gt	40bdd8 <ferror@plt+0x96c8>
  40bdb4:	ldrh	w4, [x1, #2]
  40bdb8:	cmp	w4, w0
  40bdbc:	b.eq	40be14 <ferror@plt+0x9704>  // b.none
  40bdc0:	add	w3, w3, #0x3
  40bdc4:	and	w3, w3, #0xfffffffc
  40bdc8:	sub	w2, w2, w3
  40bdcc:	add	x1, x1, w3, uxtw
  40bdd0:	cmp	w2, #0x3
  40bdd4:	b.gt	40bda0 <ferror@plt+0x9690>
  40bdd8:	mov	x0, #0x0                   	// #0
  40bddc:	cbnz	w2, 40bde4 <ferror@plt+0x96d4>
  40bde0:	ret
  40bde4:	stp	x29, x30, [sp, #-16]!
  40bde8:	mov	x29, sp
  40bdec:	ldrh	w3, [x1]
  40bdf0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40bdf4:	add	x1, x1, #0x718
  40bdf8:	adrp	x0, 420000 <ferror@plt+0x1d8f0>
  40bdfc:	ldr	x0, [x0, #3992]
  40be00:	ldr	x0, [x0]
  40be04:	bl	4026d0 <fprintf@plt>
  40be08:	mov	x0, #0x0                   	// #0
  40be0c:	ldp	x29, x30, [sp], #16
  40be10:	ret
  40be14:	mov	x0, x1
  40be18:	ret
  40be1c:	ldrh	w4, [x2]
  40be20:	sub	x4, x4, #0x4
  40be24:	cmp	x4, w3, sxtw
  40be28:	b.cc	40be7c <ferror@plt+0x976c>  // b.lo, b.ul, b.last
  40be2c:	stp	x29, x30, [sp, #-16]!
  40be30:	mov	x29, sp
  40be34:	add	w3, w3, #0x3
  40be38:	and	x3, x3, #0xfffffffc
  40be3c:	add	x3, x3, #0x4
  40be40:	cmp	x4, x3
  40be44:	b.cs	40be64 <ferror@plt+0x9754>  // b.hs, b.nlast
  40be48:	add	w1, w1, #0x1
  40be4c:	sbfiz	x2, x1, #3, #32
  40be50:	mov	w1, #0x0                   	// #0
  40be54:	bl	4022d0 <memset@plt>
  40be58:	mov	w0, #0x0                   	// #0
  40be5c:	ldp	x29, x30, [sp], #16
  40be60:	ret
  40be64:	add	x4, x2, x3
  40be68:	ldrh	w3, [x2, x3]
  40be6c:	sub	w3, w3, #0x4
  40be70:	add	x2, x4, #0x4
  40be74:	bl	40bd80 <ferror@plt+0x9670>
  40be78:	b	40be5c <ferror@plt+0x974c>
  40be7c:	mov	w0, #0xffffffff            	// #-1
  40be80:	ret
  40be84:	nop
  40be88:	stp	x29, x30, [sp, #-64]!
  40be8c:	mov	x29, sp
  40be90:	stp	x19, x20, [sp, #16]
  40be94:	adrp	x20, 420000 <ferror@plt+0x1d8f0>
  40be98:	add	x20, x20, #0xcf8
  40be9c:	stp	x21, x22, [sp, #32]
  40bea0:	adrp	x21, 420000 <ferror@plt+0x1d8f0>
  40bea4:	add	x21, x21, #0xcf0
  40bea8:	sub	x20, x20, x21
  40beac:	mov	w22, w0
  40beb0:	stp	x23, x24, [sp, #48]
  40beb4:	mov	x23, x1
  40beb8:	mov	x24, x2
  40bebc:	bl	402048 <memcpy@plt-0x38>
  40bec0:	cmp	xzr, x20, asr #3
  40bec4:	b.eq	40bef0 <ferror@plt+0x97e0>  // b.none
  40bec8:	asr	x20, x20, #3
  40becc:	mov	x19, #0x0                   	// #0
  40bed0:	ldr	x3, [x21, x19, lsl #3]
  40bed4:	mov	x2, x24
  40bed8:	add	x19, x19, #0x1
  40bedc:	mov	x1, x23
  40bee0:	mov	w0, w22
  40bee4:	blr	x3
  40bee8:	cmp	x20, x19
  40beec:	b.ne	40bed0 <ferror@plt+0x97c0>  // b.any
  40bef0:	ldp	x19, x20, [sp, #16]
  40bef4:	ldp	x21, x22, [sp, #32]
  40bef8:	ldp	x23, x24, [sp, #48]
  40befc:	ldp	x29, x30, [sp], #64
  40bf00:	ret
  40bf04:	nop
  40bf08:	ret

Disassembly of section .fini:

000000000040bf0c <.fini>:
  40bf0c:	stp	x29, x30, [sp, #-16]!
  40bf10:	mov	x29, sp
  40bf14:	ldp	x29, x30, [sp], #16
  40bf18:	ret
