arch                	circuit         	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_40nm.xml	test_eblif.eblif	cdb2fff     	success   	     	5                  	6                    	4                   	5                     	3           	3            	1      	3     	1          	-1          	-1      	6                    	0.544641      	-0.918653           	-0.544641           	20            	6                	1                                     	8                          	1                                	0.75752            	-1.30216 	-0.75752 	0       	0       	53894                 	53894                	4880.82                          	542.314                             	6579.40                     	731.044                        	-1             	-1            	-1          	-1          	-1      	0.01     	0.00      	0.00                     	0.00                	0.10                 	12728      	-1          	-1         
