{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603291863815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603291863816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pcie_de_gen1_x8_ast128 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"pcie_de_gen1_x8_ast128\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603291864453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603291864543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603291864543 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_ko72:auto_generated\|ram_block1a3 " "Atom \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_ko72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1603291865008 "|pcie_de_gen1_x8_ast128|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ko72:auto_generated|ram_block1a3"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1603291865008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603291868772 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 115262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603291870367 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603291870367 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603291870380 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603291872043 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "366 366 " "No exact pin location assignment(s) for 366 pins of 366 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1603291872872 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1603291904497 ""}
{ "Warning" "WFSV_FSV_CHANGED_TO_IO_STD_GROUP" "17 differential 1.5-V PCML " "17 pin(s) must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin(s)" { { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "refclk_clk 1.5-V PCML " "Pin refclk_clk must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { refclk_clk } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_rx_in2 1.5-V PCML " "Pin hip_serial_rx_in2 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in2 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_rx_in3 1.5-V PCML " "Pin hip_serial_rx_in3 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in3 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_rx_in4 1.5-V PCML " "Pin hip_serial_rx_in4 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in4 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_rx_in5 1.5-V PCML " "Pin hip_serial_rx_in5 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in5 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_rx_in6 1.5-V PCML " "Pin hip_serial_rx_in6 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in6 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_rx_in7 1.5-V PCML " "Pin hip_serial_rx_in7 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in7 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_rx_in1 1.5-V PCML " "Pin hip_serial_rx_in1 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in1 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_rx_in0 1.5-V PCML " "Pin hip_serial_rx_in0 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in0 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_tx_out6 1.5-V PCML " "Pin hip_serial_tx_out6 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out6 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_tx_out2 1.5-V PCML " "Pin hip_serial_tx_out2 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out2 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_tx_out7 1.5-V PCML " "Pin hip_serial_tx_out7 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out7 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_tx_out3 1.5-V PCML " "Pin hip_serial_tx_out3 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out3 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_tx_out4 1.5-V PCML " "Pin hip_serial_tx_out4 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out4 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_tx_out5 1.5-V PCML " "Pin hip_serial_tx_out5 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out5 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_tx_out0 1.5-V PCML " "Pin hip_serial_tx_out0 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out0 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""} { "Warning" "WFSV_FSV_CHANGED_TO_IO_STD" "hip_serial_tx_out1 1.5-V PCML " "Pin hip_serial_tx_out1 must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out1 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 184027 "Pin %1!s! must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1603291904564 ""}  } {  } 0 184028 "%1!d! pin(s) must use %2!s! I/O standard -- the Fitter will automatically assign %3!s! differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1603291904564 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "17 " "17 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out2 hip_serial_tx_out2(n) " "differential I/O pin \"hip_serial_tx_out2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out2(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out2 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115268 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out3 hip_serial_tx_out3(n) " "differential I/O pin \"hip_serial_tx_out3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out3(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out3 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115270 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out4 hip_serial_tx_out4(n) " "differential I/O pin \"hip_serial_tx_out4\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out4(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out4 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115272 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out4(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out5 hip_serial_tx_out5(n) " "differential I/O pin \"hip_serial_tx_out5\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out5(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out5 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115274 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out5(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out6 hip_serial_tx_out6(n) " "differential I/O pin \"hip_serial_tx_out6\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out6(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out6 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115276 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out6(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out7 hip_serial_tx_out7(n) " "differential I/O pin \"hip_serial_tx_out7\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out7(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out7 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115278 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out7(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out0 hip_serial_tx_out0(n) " "differential I/O pin \"hip_serial_tx_out0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out0(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out0 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115280 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_tx_out1 hip_serial_tx_out1(n) " "differential I/O pin \"hip_serial_tx_out1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_tx_out1(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out1 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115282 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_tx_out1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "refclk_clk refclk_clk(n) " "differential I/O pin \"refclk_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"refclk_clk(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { refclk_clk } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115284 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { refclk_clk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in2 hip_serial_rx_in2(n) " "differential I/O pin \"hip_serial_rx_in2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in2(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in2 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115285 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in3 hip_serial_rx_in3(n) " "differential I/O pin \"hip_serial_rx_in3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in3(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in3 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115286 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in4 hip_serial_rx_in4(n) " "differential I/O pin \"hip_serial_rx_in4\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in4(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in4 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115287 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in4(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in5 hip_serial_rx_in5(n) " "differential I/O pin \"hip_serial_rx_in5\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in5(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in5 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115288 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in5(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in6 hip_serial_rx_in6(n) " "differential I/O pin \"hip_serial_rx_in6\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in6(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in6 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115289 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in6(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in7 hip_serial_rx_in7(n) " "differential I/O pin \"hip_serial_rx_in7\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in7(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in7 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115290 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in7(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in1 hip_serial_rx_in1(n) " "differential I/O pin \"hip_serial_rx_in1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in1(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in1 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115291 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "hip_serial_rx_in0 hip_serial_rx_in0(n) " "differential I/O pin \"hip_serial_rx_in0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"hip_serial_rx_in0(n)\"." {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in0 } } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115292 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { hip_serial_rx_in0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1603291904610 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1603291904610 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1603291905273 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1603291907144 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1603291907765 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1603291914388 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 10220 global CLKCTRL_G0 " "altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 with 10220 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1603291915022 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603291915022 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1603291915022 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1167 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 1167 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603291915022 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1603291915022 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:07 " "Fitter periphery placement operations ending: elapsed time is 00:00:07" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603291915024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603291915587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603291915625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603291915717 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603291915785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603291915785 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603291915820 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603291925805 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603291925805 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603291925805 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603291925805 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603291925805 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603291925805 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603291925805 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603291925805 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1603291925805 ""}
{ "Info" "ISTA_SDC_FOUND" "sysnopsys_design_constraints.sdc " "Reading SDC File: 'sysnopsys_design_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603291926106 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 8.000 -name \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603291926429 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1603291926429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1603291926453 ""}
{ "Info" "ISTA_SDC_FOUND" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603291926454 ""}
{ "Info" "ISTA_SDC_FOUND" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sdc " "Reading SDC File: 'gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603291926507 ""}
{ "Info" "ISTA_SDC_FOUND" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.sdc " "Reading SDC File: 'gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603291926560 ""}
{ "Info" "ISTA_SDC_FOUND" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603291926660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1603291926731 ""}
{ "Info" "ISTA_SDC_FOUND" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv.sdc " "Reading SDC File: 'gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603291926732 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1603291926734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1603291926781 ""}
{ "Info" "ISTA_SDC_FOUND" "gen1_x8/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'gen1_x8/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603291927035 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "The master clock for this clock assignment could not be derived.  Clock: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "No clocks found on or feeding the specified source node: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1603291927156 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1603291927156 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld Clock derived from ignored clock: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "Ignoring clock spec: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld Reason: Clock derived from ignored clock: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1603291927179 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603291927325 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1603291927325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603291927949 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1603291927985 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 135 clocks " "Found 135 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      clk_clk " "   8.000      clk_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs " "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs " "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs " "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs " "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs " "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs " "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs " "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs " "  26.400 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  16.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  32.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.800 dut\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "   8.000 dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " "   8.000 dut\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 refclk_pci_express " "  10.000 refclk_pci_express" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sv_reconfig_pma_testbus_clk_0 " "   8.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603291928009 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603291928009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603291931274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "680 MLAB cell " "Packed 680 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603291931313 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603291931313 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1603291934256 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1603291934684 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:06 " "Fitter preparation operations ending: elapsed time is 00:01:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603291935265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603291975303 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1603291975788 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1603292003633 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "378 " "Fitter has implemented the following 378 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1603292068968 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1603292068968 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "378 " "Fitter has implemented the following 378 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1603292068968 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1603292068968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:33 " "Fitter placement preparation operations ending: elapsed time is 00:01:33" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603292068969 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1603292118364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603292119041 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603292170032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603292170032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603292185598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X11_Y35 X22_Y46 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46" {  } { { "loc" "" { Generic "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46"} { { 12 { 0 ""} 11 35 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603292248393 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603292248393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603292273731 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603292273731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:57 " "Fitter routing operations ending: elapsed time is 00:00:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603292273761 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 68.28 " "Total time spent on timing analysis during the Fitter is 68.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603292300673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603292300917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603292308415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603292308610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603292316167 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:45 " "Fitter post-fit operations ending: elapsed time is 00:00:45" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603292345153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/output_files/pcie_de_gen1_x8_ast128.fit.smsg " "Generated suppressed messages file D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/output_files/pcie_de_gen1_x8_ast128.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603292350947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8968 " "Peak virtual memory: 8968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603292360129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 20:29:20 2020 " "Processing ended: Wed Oct 21 20:29:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603292360129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:19 " "Elapsed time: 00:08:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603292360129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:27 " "Total CPU time (on all processors): 00:12:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603292360129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603292360129 ""}
