vhdl xil_defaultlib  \
"c:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD/AXIL_LED_SW_BD.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0_sim_netlist.vhdl" \
"../../../bd/base/ip/base_rst_ps7_0_fclk0_0/sim/base_rst_ps7_0_fclk0_0.vhd" \
"../../../bd/base/ipshared/9b3c/axi_led_switch.vhd" \
"../../../bd/base/ip/base_axi_led_switch_0_0/sim/base_axi_led_switch_0_0.vhd" \
"c:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD/AXIL_LED_SW_BD.srcs/sources_1/bd/base/ip/base_s00_regslice_14/base_s00_regslice_14_sim_netlist.vhdl" \
"c:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD/AXIL_LED_SW_BD.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12_sim_netlist.vhdl" \
"../../../bd/base/sim/base.vhd" \

nosort
