#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 23 16:26:56 2018
# Process ID: 3928
# Current directory: C:/Users/admin/Desktop/lab9_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1832 C:\Users\admin\Desktop\lab9_3\lab8_1.xpr
# Log file: C:/Users/admin/Desktop/lab9_3/vivado.log
# Journal file: C:/Users/admin/Desktop/lab9_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/lab9_3/lab8_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/admin/Desktop/lab8_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 783.484 ; gain = 128.164
update_compile_order -fileset sources_1
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_2
set_property -dict [list CONFIG.Output_Width {3} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {5} CONFIG.Sync_Threshold_Output {true} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_2]
generate_target {instantiation_template} [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_2'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_2'...
export_ip_user_files -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
launch_run -jobs 2 c_counter_binary_2_synth_1
[Fri Nov 23 16:48:04 2018] Launched c_counter_binary_2_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/c_counter_binary_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci] -directory C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/ipstatic -force -quiet
set_property -dict [list CONFIG.Threshold_Value {5}] [get_ips c_counter_binary_2]
generate_target all [get_files  c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_2'...
export_ip_user_files -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci] -no_script -force -quiet
reset_run c_counter_binary_2_synth_1
launch_run -jobs 2 c_counter_binary_2_synth_1
[Fri Nov 23 16:49:41 2018] Launched c_counter_binary_2_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/c_counter_binary_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci] -directory C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/ipstatic -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_3
set_property -dict [list CONFIG.Output_Width {3} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {4} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {4} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_3]
generate_target {instantiation_template} [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_3'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_3'...
export_ip_user_files -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
launch_run -jobs 2 c_counter_binary_3_synth_1
[Fri Nov 23 16:50:31 2018] Launched c_counter_binary_3_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/c_counter_binary_3_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci] -directory C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 17:04:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 17:06:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
set_property -dict [list CONFIG.Final_Count_Value {9} CONFIG.Threshold_Value {0}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
export_ip_user_files -of_objects [get_files C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -force -quiet
reset_run c_counter_binary_0_synth_1
launch_run -jobs 2 c_counter_binary_0_synth_1
[Fri Nov 23 17:09:50 2018] Launched c_counter_binary_0_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/c_counter_binary_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -directory C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/ipstatic -force -quiet
Value does not match radix '16': 
ERROR: [IP_Flow 19-3477] Update of parameter MODELPARAM_VALUE.C_THRESH0_VALUE failed.Value does not match radix '16': 
Value does not match radix '16': 
ERROR: [IP_Flow 19-3477] Update of parameter MODELPARAM_VALUE.C_THRESH0_VALUE failed.Value does not match radix '16': 
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_4
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_4]
generate_target {instantiation_template} [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_4/c_counter_binary_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_4'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_4/c_counter_binary_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_4'...
export_ip_user_files -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_4/c_counter_binary_4.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_4/c_counter_binary_4.xci]
launch_run -jobs 2 c_counter_binary_4_synth_1
[Fri Nov 23 17:11:24 2018] Launched c_counter_binary_4_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/c_counter_binary_4_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_4/c_counter_binary_4.xci] -directory C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/ipstatic -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_5
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_5]
generate_target {instantiation_template} [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_5/c_counter_binary_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_5'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_5/c_counter_binary_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_5'...
export_ip_user_files -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_5/c_counter_binary_5.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_5/c_counter_binary_5.xci]
launch_run -jobs 2 c_counter_binary_5_synth_1
[Fri Nov 23 17:11:58 2018] Launched c_counter_binary_5_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/c_counter_binary_5_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/ip/c_counter_binary_5/c_counter_binary_5.xci] -directory C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/lab9_3/lab8_1.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 17:12:31 2018] Launched c_counter_binary_5_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/c_counter_binary_5_synth_1/runme.log
[Fri Nov 23 17:12:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 17:16:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 17:19:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 23 17:20:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 23 17:22:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 17:23:12 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 23 17:23:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 23 17:25:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/lab8_2.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/lab8_2.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 17:41:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 23 17:42:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 23 17:43:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/lab8_2.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 17:53:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 23 17:54:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 23 17:55:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/lab8_2.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.160 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/lab8_2.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/lab8_2.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 18:16:38 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 23 18:17:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 23 18:18:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/lab8_2.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 18:24:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 23 18:25:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 23 18:26:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab9_3/lab8_1.runs/impl_1/lab8_2.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 19:09:34 2018...
