# FIFO
Developed a FIFO (First-In-First-Out) memory module using Verilog HDL, optimized
for efficient data buffering in SoC designs. Enhanced performance through optimized read and
write operations, supporting synchronous and asynchronous data transfers.
