//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Nov 17 02:52:22 2011 (1321498342)
// Driver 290.10
//

.version 3.0
.target sm_11, texmode_independent
.address_size 32

.const .align 4 .b8 __GPU_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.extern .shared .align 4 .b8 shr_1_lclArray[3072];
.extern .shared .align 4 .b8 shr_2_lclArray[3136];
.extern .shared .align 4 .b8 shr_3_lclArray[1536];
.extern .shared .align 4 .b8 shr_4_lclArray[5184];
.extern .shared .align 4 .b8 shr_5_lclArray[2560];
.extern .shared .align 4 .b8 shr_6_lclArray[6208];
.extern .shared .align 4 .b8 shr_7_lclArray[2560];
.extern .shared .align 4 .b8 shr_8_lclArray[6208];
.extern .shared .align 4 .b8 shr_9_lclArray[1056];

.entry convolve_x7(
	.param .u32 .ptr .global .align 4 convolve_x7_param_0,
	.param .u32 .ptr .const .align 4 convolve_x7_param_1,
	.param .u32 convolve_x7_param_2,
	.param .u32 convolve_x7_param_3
)
{
	.reg .f32 	%f<137>;
	.reg .pred 	%p<4>;
	.reg .s32 	%r<44>;


	ld.param.u32 	%r1, [convolve_x7_param_0];
	ld.param.u32 	%r3, [convolve_x7_param_2];
	// inline asm
	mov.u32 	%r13, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r14, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r15, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r16, %ctaid.x;
	// inline asm
	add.s32 	%r21, %r16, %r15;
	shl.b32 	%r22, %r21, 6;
	add.s32 	%r23, %r13, %r22;
	add.s32 	%r6, %r23, -16;
	// inline asm
	mov.u32 	%r17, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r18, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r19, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r20, %tid.y;
	// inline asm
	add.s32 	%r24, %r20, %r17;
	mad.lo.s32 	%r25, %r19, %r18, %r24;
	mad.lo.s32 	%r7, %r25, %r3, %r6;
	mad.lo.s32 	%r26, %r25, %r3, %r13;
	add.s32 	%r27, %r26, %r22;
	shl.b32 	%r28, %r27, 2;
	add.s32 	%r8, %r1, %r28;
	mov.u32 	%r29, shr_1_lclArray;
	mad.lo.s32 	%r10, %r14, 384, %r29;
	shl.b32 	%r30, %r13, 2;
	add.s32 	%r9, %r30, %r10;
	ld.global.f32 	%f15, [%r8];
	st.shared.f32 	[%r9+64], %f15;
	ld.global.f32 	%f16, [%r8+64];
	st.shared.f32 	[%r9+128], %f16;
	ld.global.f32 	%f17, [%r8+128];
	st.shared.f32 	[%r9+192], %f17;
	ld.global.f32 	%f18, [%r8+192];
	st.shared.f32 	[%r9+256], %f18;
	setp.gt.s32 	%p2, %r6, -1;
	@%p2 bra 	BB0_2;

	ld.shared.f32 	%f131, [%r10+64];
	bra.uni 	BB0_3;

BB0_2:
	ld.global.f32 	%f131, [%r8+-64];

BB0_3:
	st.shared.f32 	[%r9], %f131;
	add.s32 	%r31, %r6, 80;
	ld.param.u32 	%r42, [convolve_x7_param_2];
	setp.lt.s32 	%p3, %r31, %r42;
	@%p3 bra 	BB0_5;

	ld.shared.f32 	%f132, [%r10+316];
	bra.uni 	BB0_6;

BB0_5:
	ld.global.f32 	%f132, [%r8+256];

BB0_6:
	st.shared.f32 	[%r9+320], %f132;
	bar.sync 	0;
	add.s32 	%r32, %r13, 4;
	add.s32 	%r33, %r13, -3;
	setp.lt.s32 	%p1, %r33, %r32;
	ld.param.u32 	%r41, [convolve_x7_param_2];
	ld.param.u32 	%r43, [convolve_x7_param_3];
	mad.lo.s32 	%r11, %r43, %r41, %r7;
	@%p1 bra 	BB0_8;

	mov.f32 	%f133, 0f00000000;
	bra.uni 	BB0_9;

BB0_8:
	ld.param.u32 	%r40, [convolve_x7_param_1];
	ld.const.f32 	%f20, [%r40];
	ld.shared.f32 	%f21, [%r9+52];
	mul.f32 	%f22, %f21, %f20;
	add.f32 	%f23, %f22, 0f00000000;
	ld.const.f32 	%f24, [%r40+4];
	ld.shared.f32 	%f25, [%r9+56];
	mul.f32 	%f26, %f25, %f24;
	add.f32 	%f27, %f23, %f26;
	ld.const.f32 	%f28, [%r40+8];
	ld.shared.f32 	%f29, [%r9+60];
	mul.f32 	%f30, %f29, %f28;
	add.f32 	%f31, %f27, %f30;
	ld.const.f32 	%f32, [%r40+12];
	ld.shared.f32 	%f33, [%r9+64];
	mul.f32 	%f34, %f33, %f32;
	add.f32 	%f35, %f31, %f34;
	ld.const.f32 	%f36, [%r40+16];
	ld.shared.f32 	%f37, [%r9+68];
	mul.f32 	%f38, %f37, %f36;
	add.f32 	%f39, %f35, %f38;
	ld.const.f32 	%f40, [%r40+20];
	ld.shared.f32 	%f41, [%r9+72];
	mul.f32 	%f42, %f41, %f40;
	add.f32 	%f43, %f39, %f42;
	ld.const.f32 	%f44, [%r40+24];
	ld.shared.f32 	%f45, [%r9+76];
	mul.f32 	%f46, %f45, %f44;
	add.f32 	%f133, %f43, %f46;

BB0_9:
	shl.b32 	%r34, %r11, 2;
	ld.param.u32 	%r36, [convolve_x7_param_0];
	add.s32 	%r35, %r34, %r36;
	add.s32 	%r12, %r35, 64;
	st.global.f32 	[%r35+64], %f133;
	@%p1 bra 	BB0_11;

	mov.f32 	%f134, 0f00000000;
	bra.uni 	BB0_12;

BB0_11:
	ld.param.u32 	%r39, [convolve_x7_param_1];
	ld.const.f32 	%f48, [%r39];
	ld.shared.f32 	%f49, [%r9+116];
	mul.f32 	%f50, %f49, %f48;
	add.f32 	%f51, %f50, 0f00000000;
	ld.const.f32 	%f52, [%r39+4];
	ld.shared.f32 	%f53, [%r9+120];
	mul.f32 	%f54, %f53, %f52;
	add.f32 	%f55, %f51, %f54;
	ld.const.f32 	%f56, [%r39+8];
	ld.shared.f32 	%f57, [%r9+124];
	mul.f32 	%f58, %f57, %f56;
	add.f32 	%f59, %f55, %f58;
	ld.const.f32 	%f60, [%r39+12];
	ld.shared.f32 	%f61, [%r9+128];
	mul.f32 	%f62, %f61, %f60;
	add.f32 	%f63, %f59, %f62;
	ld.const.f32 	%f64, [%r39+16];
	ld.shared.f32 	%f65, [%r9+132];
	mul.f32 	%f66, %f65, %f64;
	add.f32 	%f67, %f63, %f66;
	ld.const.f32 	%f68, [%r39+20];
	ld.shared.f32 	%f69, [%r9+136];
	mul.f32 	%f70, %f69, %f68;
	add.f32 	%f71, %f67, %f70;
	ld.const.f32 	%f72, [%r39+24];
	ld.shared.f32 	%f73, [%r9+140];
	mul.f32 	%f74, %f73, %f72;
	add.f32 	%f134, %f71, %f74;

BB0_12:
	st.global.f32 	[%r12+64], %f134;
	@%p1 bra 	BB0_14;

	mov.f32 	%f135, 0f00000000;
	bra.uni 	BB0_15;

BB0_14:
	ld.param.u32 	%r38, [convolve_x7_param_1];
	ld.const.f32 	%f76, [%r38];
	ld.shared.f32 	%f77, [%r9+180];
	mul.f32 	%f78, %f77, %f76;
	add.f32 	%f79, %f78, 0f00000000;
	ld.const.f32 	%f80, [%r38+4];
	ld.shared.f32 	%f81, [%r9+184];
	mul.f32 	%f82, %f81, %f80;
	add.f32 	%f83, %f79, %f82;
	ld.const.f32 	%f84, [%r38+8];
	ld.shared.f32 	%f85, [%r9+188];
	mul.f32 	%f86, %f85, %f84;
	add.f32 	%f87, %f83, %f86;
	ld.const.f32 	%f88, [%r38+12];
	ld.shared.f32 	%f89, [%r9+192];
	mul.f32 	%f90, %f89, %f88;
	add.f32 	%f91, %f87, %f90;
	ld.const.f32 	%f92, [%r38+16];
	ld.shared.f32 	%f93, [%r9+196];
	mul.f32 	%f94, %f93, %f92;
	add.f32 	%f95, %f91, %f94;
	ld.const.f32 	%f96, [%r38+20];
	ld.shared.f32 	%f97, [%r9+200];
	mul.f32 	%f98, %f97, %f96;
	add.f32 	%f99, %f95, %f98;
	ld.const.f32 	%f100, [%r38+24];
	ld.shared.f32 	%f101, [%r9+204];
	mul.f32 	%f102, %f101, %f100;
	add.f32 	%f135, %f99, %f102;

BB0_15:
	st.global.f32 	[%r12+128], %f135;
	@%p1 bra 	BB0_17;

	mov.f32 	%f136, 0f00000000;
	bra.uni 	BB0_18;

BB0_17:
	ld.param.u32 	%r37, [convolve_x7_param_1];
	ld.const.f32 	%f104, [%r37];
	ld.shared.f32 	%f105, [%r9+244];
	mul.f32 	%f106, %f105, %f104;
	add.f32 	%f107, %f106, 0f00000000;
	ld.const.f32 	%f108, [%r37+4];
	ld.shared.f32 	%f109, [%r9+248];
	mul.f32 	%f110, %f109, %f108;
	add.f32 	%f111, %f107, %f110;
	ld.const.f32 	%f112, [%r37+8];
	ld.shared.f32 	%f113, [%r9+252];
	mul.f32 	%f114, %f113, %f112;
	add.f32 	%f115, %f111, %f114;
	ld.const.f32 	%f116, [%r37+12];
	ld.shared.f32 	%f117, [%r9+256];
	mul.f32 	%f118, %f117, %f116;
	add.f32 	%f119, %f115, %f118;
	ld.const.f32 	%f120, [%r37+16];
	ld.shared.f32 	%f121, [%r9+260];
	mul.f32 	%f122, %f121, %f120;
	add.f32 	%f123, %f119, %f122;
	ld.const.f32 	%f124, [%r37+20];
	ld.shared.f32 	%f125, [%r9+264];
	mul.f32 	%f126, %f125, %f124;
	add.f32 	%f127, %f123, %f126;
	ld.const.f32 	%f128, [%r37+24];
	ld.shared.f32 	%f129, [%r9+268];
	mul.f32 	%f130, %f129, %f128;
	add.f32 	%f136, %f127, %f130;

BB0_18:
	st.global.f32 	[%r12+192], %f136;
	ret;
}

.entry convolve_y7(
	.param .u32 .ptr .global .align 4 convolve_y7_param_0,
	.param .u32 .ptr .const .align 4 convolve_y7_param_1,
	.param .u32 convolve_y7_param_2,
	.param .u32 convolve_y7_param_3
)
{
	.reg .f32 	%f<137>;
	.reg .pred 	%p<4>;
	.reg .s32 	%r<65>;


	ld.param.u32 	%r1, [convolve_y7_param_0];
	ld.param.u32 	%r3, [convolve_y7_param_2];
	ld.param.u32 	%r4, [convolve_y7_param_3];
	// inline asm
	mov.u32 	%r16, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r17, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r18, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r19, %ctaid.y;
	// inline asm
	add.s32 	%r24, %r19, %r18;
	shl.b32 	%r25, %r24, 5;
	add.s32 	%r26, %r16, %r25;
	add.s32 	%r27, %r26, -8;
	// inline asm
	mov.u32 	%r20, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r21, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r22, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r23, %tid.x;
	// inline asm
	add.s32 	%r28, %r27, %r4;
	mad.lo.s32 	%r29, %r22, %r21, %r20;
	add.s32 	%r30, %r29, %r23;
	mad.lo.s32 	%r6, %r28, %r3, %r30;
	add.s32 	%r31, %r20, %r23;
	mad.lo.s32 	%r32, %r22, %r21, %r31;
	add.s32 	%r33, %r16, %r4;
	add.s32 	%r34, %r33, %r25;
	mad.lo.s32 	%r35, %r34, %r3, %r32;
	shl.b32 	%r36, %r35, 2;
	add.s32 	%r7, %r1, %r36;
	mov.u32 	%r37, shr_2_lclArray;
	mad.lo.s32 	%r10, %r17, 196, %r37;
	shl.b32 	%r38, %r16, 2;
	add.s32 	%r8, %r38, %r10;
	ld.global.f32 	%f15, [%r7];
	st.shared.f32 	[%r8+32], %f15;
	shl.b32 	%r39, %r3, 5;
	add.s32 	%r40, %r7, %r39;
	ld.global.f32 	%f16, [%r40];
	st.shared.f32 	[%r8+64], %f16;
	add.s32 	%r41, %r40, %r39;
	ld.global.f32 	%f17, [%r41];
	st.shared.f32 	[%r8+96], %f17;
	add.s32 	%r42, %r41, %r39;
	ld.global.f32 	%f18, [%r42];
	st.shared.f32 	[%r8+128], %f18;
	rem.s32 	%r9, %r27, %r4;
	setp.gt.s32 	%p2, %r9, -1;
	@%p2 bra 	BB1_2;

	ld.shared.f32 	%f131, [%r10+32];
	bra.uni 	BB1_3;

BB1_2:
	ld.param.u32 	%r62, [convolve_y7_param_2];
	shl.b32 	%r43, %r62, 3;
	shl.b32 	%r44, %r43, 2;
	sub.s32 	%r45, %r7, %r44;
	ld.global.f32 	%f131, [%r45];

BB1_3:
	st.shared.f32 	[%r8], %f131;
	add.s32 	%r46, %r9, 40;
	ld.param.u32 	%r64, [convolve_y7_param_3];
	setp.lt.s32 	%p3, %r46, %r64;
	@%p3 bra 	BB1_5;

	ld.shared.f32 	%f132, [%r10+156];
	bra.uni 	BB1_6;

BB1_5:
	ld.param.u32 	%r61, [convolve_y7_param_2];
	shl.b32 	%r47, %r61, 7;
	add.s32 	%r48, %r7, %r47;
	ld.global.f32 	%f132, [%r48];

BB1_6:
	st.shared.f32 	[%r8+160], %f132;
	bar.sync 	0;
	ld.param.u32 	%r63, [convolve_y7_param_3];
	mul.lo.s32 	%r11, %r63, 7;
	add.s32 	%r49, %r16, 4;
	add.s32 	%r50, %r16, -3;
	setp.lt.s32 	%p1, %r50, %r49;
	@%p1 bra 	BB1_8;

	mov.f32 	%f133, 0f00000000;
	bra.uni 	BB1_9;

BB1_8:
	ld.param.u32 	%r59, [convolve_y7_param_1];
	ld.const.f32 	%f20, [%r59];
	ld.shared.f32 	%f21, [%r8+20];
	mul.f32 	%f22, %f21, %f20;
	add.f32 	%f23, %f22, 0f00000000;
	ld.const.f32 	%f24, [%r59+4];
	ld.shared.f32 	%f25, [%r8+24];
	mul.f32 	%f26, %f25, %f24;
	add.f32 	%f27, %f23, %f26;
	ld.const.f32 	%f28, [%r59+8];
	ld.shared.f32 	%f29, [%r8+28];
	mul.f32 	%f30, %f29, %f28;
	add.f32 	%f31, %f27, %f30;
	ld.const.f32 	%f32, [%r59+12];
	ld.shared.f32 	%f33, [%r8+32];
	mul.f32 	%f34, %f33, %f32;
	add.f32 	%f35, %f31, %f34;
	ld.const.f32 	%f36, [%r59+16];
	ld.shared.f32 	%f37, [%r8+36];
	mul.f32 	%f38, %f37, %f36;
	add.f32 	%f39, %f35, %f38;
	ld.const.f32 	%f40, [%r59+20];
	ld.shared.f32 	%f41, [%r8+40];
	mul.f32 	%f42, %f41, %f40;
	add.f32 	%f43, %f39, %f42;
	ld.const.f32 	%f44, [%r59+24];
	ld.shared.f32 	%f45, [%r8+44];
	mul.f32 	%f46, %f45, %f44;
	add.f32 	%f133, %f43, %f46;

BB1_9:
	add.s32 	%r51, %r11, 8;
	ld.param.u32 	%r60, [convolve_y7_param_2];
	mad.lo.s32 	%r52, %r51, %r60, %r6;
	shl.b32 	%r53, %r52, 2;
	ld.param.u32 	%r55, [convolve_y7_param_0];
	add.s32 	%r12, %r55, %r53;
	shl.b32 	%r13, %r60, 5;
	st.global.f32 	[%r12], %f133;
	@%p1 bra 	BB1_11;

	mov.f32 	%f134, 0f00000000;
	bra.uni 	BB1_12;

BB1_11:
	ld.param.u32 	%r58, [convolve_y7_param_1];
	ld.const.f32 	%f48, [%r58];
	ld.shared.f32 	%f49, [%r8+52];
	mul.f32 	%f50, %f49, %f48;
	add.f32 	%f51, %f50, 0f00000000;
	ld.const.f32 	%f52, [%r58+4];
	ld.shared.f32 	%f53, [%r8+56];
	mul.f32 	%f54, %f53, %f52;
	add.f32 	%f55, %f51, %f54;
	ld.const.f32 	%f56, [%r58+8];
	ld.shared.f32 	%f57, [%r8+60];
	mul.f32 	%f58, %f57, %f56;
	add.f32 	%f59, %f55, %f58;
	ld.const.f32 	%f60, [%r58+12];
	ld.shared.f32 	%f61, [%r8+64];
	mul.f32 	%f62, %f61, %f60;
	add.f32 	%f63, %f59, %f62;
	ld.const.f32 	%f64, [%r58+16];
	ld.shared.f32 	%f65, [%r8+68];
	mul.f32 	%f66, %f65, %f64;
	add.f32 	%f67, %f63, %f66;
	ld.const.f32 	%f68, [%r58+20];
	ld.shared.f32 	%f69, [%r8+72];
	mul.f32 	%f70, %f69, %f68;
	add.f32 	%f71, %f67, %f70;
	ld.const.f32 	%f72, [%r58+24];
	ld.shared.f32 	%f73, [%r8+76];
	mul.f32 	%f74, %f73, %f72;
	add.f32 	%f134, %f71, %f74;

BB1_12:
	add.s32 	%r14, %r12, %r13;
	st.global.f32 	[%r14], %f134;
	@%p1 bra 	BB1_14;

	mov.f32 	%f135, 0f00000000;
	bra.uni 	BB1_15;

BB1_14:
	ld.param.u32 	%r57, [convolve_y7_param_1];
	ld.const.f32 	%f76, [%r57];
	ld.shared.f32 	%f77, [%r8+84];
	mul.f32 	%f78, %f77, %f76;
	add.f32 	%f79, %f78, 0f00000000;
	ld.const.f32 	%f80, [%r57+4];
	ld.shared.f32 	%f81, [%r8+88];
	mul.f32 	%f82, %f81, %f80;
	add.f32 	%f83, %f79, %f82;
	ld.const.f32 	%f84, [%r57+8];
	ld.shared.f32 	%f85, [%r8+92];
	mul.f32 	%f86, %f85, %f84;
	add.f32 	%f87, %f83, %f86;
	ld.const.f32 	%f88, [%r57+12];
	ld.shared.f32 	%f89, [%r8+96];
	mul.f32 	%f90, %f89, %f88;
	add.f32 	%f91, %f87, %f90;
	ld.const.f32 	%f92, [%r57+16];
	ld.shared.f32 	%f93, [%r8+100];
	mul.f32 	%f94, %f93, %f92;
	add.f32 	%f95, %f91, %f94;
	ld.const.f32 	%f96, [%r57+20];
	ld.shared.f32 	%f97, [%r8+104];
	mul.f32 	%f98, %f97, %f96;
	add.f32 	%f99, %f95, %f98;
	ld.const.f32 	%f100, [%r57+24];
	ld.shared.f32 	%f101, [%r8+108];
	mul.f32 	%f102, %f101, %f100;
	add.f32 	%f135, %f99, %f102;

BB1_15:
	add.s32 	%r15, %r14, %r13;
	st.global.f32 	[%r15], %f135;
	@%p1 bra 	BB1_17;

	mov.f32 	%f136, 0f00000000;
	bra.uni 	BB1_18;

BB1_17:
	ld.param.u32 	%r56, [convolve_y7_param_1];
	ld.const.f32 	%f104, [%r56];
	ld.shared.f32 	%f105, [%r8+116];
	mul.f32 	%f106, %f105, %f104;
	add.f32 	%f107, %f106, 0f00000000;
	ld.const.f32 	%f108, [%r56+4];
	ld.shared.f32 	%f109, [%r8+120];
	mul.f32 	%f110, %f109, %f108;
	add.f32 	%f111, %f107, %f110;
	ld.const.f32 	%f112, [%r56+8];
	ld.shared.f32 	%f113, [%r8+124];
	mul.f32 	%f114, %f113, %f112;
	add.f32 	%f115, %f111, %f114;
	ld.const.f32 	%f116, [%r56+12];
	ld.shared.f32 	%f117, [%r8+128];
	mul.f32 	%f118, %f117, %f116;
	add.f32 	%f119, %f115, %f118;
	ld.const.f32 	%f120, [%r56+16];
	ld.shared.f32 	%f121, [%r8+132];
	mul.f32 	%f122, %f121, %f120;
	add.f32 	%f123, %f119, %f122;
	ld.const.f32 	%f124, [%r56+20];
	ld.shared.f32 	%f125, [%r8+136];
	mul.f32 	%f126, %f125, %f124;
	add.f32 	%f127, %f123, %f126;
	ld.const.f32 	%f128, [%r56+24];
	ld.shared.f32 	%f129, [%r8+140];
	mul.f32 	%f130, %f129, %f128;
	add.f32 	%f136, %f127, %f130;

BB1_18:
	add.s32 	%r54, %r15, %r13;
	st.global.f32 	[%r54], %f136;
	ret;
}

.entry gradient_8all(
	.param .u32 .ptr .global .align 4 gradient_8all_param_0,
	.param .u32 gradient_8all_param_1,
	.param .u32 gradient_8all_param_2
)
{
	.reg .f32 	%f<710>;
	.reg .pred 	%p<223>;
	.reg .s32 	%r<1590>;
	.reg .s64 	%rl<98>;


	ld.param.u32 	%r1, [gradient_8all_param_0];
	ld.param.u32 	%r2, [gradient_8all_param_1];
	ld.param.u32 	%r3, [gradient_8all_param_2];
	// inline asm
	mov.u32 	%r408, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r409, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r410, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r411, %tid.x;
	// inline asm
	add.s32 	%r416, %r411, %r408;
	mad.lo.s32 	%r417, %r410, %r409, %r416;
	div.u32 	%r4, %r417, %r2;
	// inline asm
	mov.u32 	%r412, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r413, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r414, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r415, %tid.x;
	// inline asm
	add.s32 	%r418, %r415, %r412;
	mad.lo.s32 	%r419, %r414, %r413, %r418;
	rem.u32 	%r5, %r419, %r2;
	shl.b32 	%r420, %r3, 3;
	add.s32 	%r421, %r4, %r420;
	mad.lo.s32 	%r422, %r421, %r2, %r5;
	setp.gt.s32 	%p1, %r5, 0;
	add.s32 	%r423, %r422, -1;
	selp.b32 	%r424, %r423, %r422, %p1;
	shl.b32 	%r425, %r424, 2;
	add.s32 	%r426, %r1, %r425;
	setp.gt.s32 	%p2, %r4, 0;
	selp.b32 	%r427, %r2, 0, %p2;
	sub.s32 	%r428, %r422, %r427;
	shl.b32 	%r429, %r428, 2;
	add.s32 	%r430, %r1, %r429;
	add.s32 	%r431, %r2, -1;
	setp.lt.s32 	%p3, %r5, %r431;
	selp.u32 	%r432, 1, 0, %p3;
	add.s32 	%r433, %r432, %r422;
	shl.b32 	%r434, %r433, 2;
	add.s32 	%r435, %r1, %r434;
	add.s32 	%r436, %r3, -1;
	setp.lt.s32 	%p4, %r4, %r436;
	selp.b32 	%r437, %r2, 0, %p4;
	add.s32 	%r438, %r422, %r437;
	shl.b32 	%r439, %r438, 2;
	add.s32 	%r440, %r1, %r439;
	ld.global.f32 	%f124, [%r435];
	ld.global.f32 	%f125, [%r426];
	sub.f32 	%f126, %f125, %f124;
	mul.f32 	%f1, %f126, 0f3F000000;
	ld.global.f32 	%f127, [%r440];
	ld.global.f32 	%f128, [%r430];
	sub.f32 	%f129, %f128, %f127;
	mul.f32 	%f2, %f129, 0f3F000000;
	mov.f32 	%f123, 0f00000000;
	// inline asm
	abs.f32 	%f122, %f123;
	// inline asm
	setp.gt.f32 	%p5, %f122, 0f473BA700;
	@%p5 bra 	BB2_2;

	mov.f32 	%f132, 0f3F22F983;
	mul.rn.f32 	%f131, %f123, %f132;
	// inline asm
	cvt.rni.f32.f32 	%f130, %f131;
	// inline asm
	cvt.rzi.s32.f32 	%r1479, %f130;
	cvt.rn.f32.s32 	%f134, %r1479;
	mov.f32 	%f135, 0f3FC90000;
	mul.rn.f32 	%f136, %f134, %f135;
	sub.f32 	%f137, %f123, %f136;
	mov.f32 	%f138, 0f39FD8000;
	mul.rn.f32 	%f139, %f134, %f138;
	sub.f32 	%f140, %f137, %f139;
	mov.f32 	%f141, 0f34A88000;
	mul.rn.f32 	%f142, %f134, %f141;
	sub.f32 	%f143, %f140, %f142;
	mov.f32 	%f144, 0f2E85A309;
	mul.rn.f32 	%f145, %f134, %f144;
	sub.f32 	%f680, %f143, %f145;
	bra.uni 	BB2_12;

BB2_2:
	ld.const.u32 	%r459, [__GPU_i2opi_f];
	shl.b32 	%r460, %r459, 1;
	and.b32  	%r1475, %r460, 2;
	mov.u32 	%r1479, %r1475;
	mov.pred 	%p6, 0;
	@%p6 bra 	BB2_4;

	mov.u32 	%r1473, 0;
	bra.uni 	BB2_5;

BB2_4:
	mov.u32 	%r1473, -2147483648;

BB2_5:
	setp.gt.s32 	%p7, %r1475, 0;
	@%p7 bra 	BB2_7;

	mov.u32 	%r1478, 0;
	bra.uni 	BB2_9;

BB2_7:
	mov.u32 	%r1474, 0;
	mov.u32 	%r1478, %r1474;

BB2_8:
	shr.u32 	%r467, %r1474, 31;
	shl.b32 	%r468, %r1475, 1;
	or.b32  	%r1475, %r467, %r468;
	shl.b32 	%r1474, %r1474, 1;
	add.s32 	%r1478, %r1478, -1;
	setp.gt.s32 	%p8, %r1475, 0;
	@%p8 bra 	BB2_8;

BB2_9:
	mul.lo.s32 	%r1477, %r1475, -921707870;
	mov.u32 	%r471, -921707870;
	// inline asm
	mul.hi.u32 	%r469, %r1475, %r471;
	// inline asm
	setp.gt.s32 	%p9, %r469, 0;
	mov.u32 	%r1476, %r469;
	@%p9 bra 	BB2_10;
	bra.uni 	BB2_11;

BB2_10:
	shl.b32 	%r472, %r469, 1;
	shr.u32 	%r473, %r1477, 31;
	or.b32  	%r1476, %r472, %r473;
	mul.lo.s32 	%r1477, %r1475, -1843415740;
	add.s32 	%r1478, %r1478, -1;

BB2_11:
	setp.ne.s32 	%p10, %r1477, 0;
	selp.u32 	%r474, 1, 0, %p10;
	add.s32 	%r475, %r474, %r1476;
	shr.u32 	%r476, %r475, 8;
	shr.u32 	%r477, %r475, 7;
	and.b32  	%r478, %r477, 1;
	shl.b32 	%r479, %r1478, 23;
	add.s32 	%r480, %r479, %r476;
	add.s32 	%r481, %r480, %r478;
	add.s32 	%r482, %r481, 1056964608;
	or.b32  	%r483, %r482, %r1473;
	mov.b32 	 %f680, %r483;

BB2_12:
	add.s32 	%r28, %r1479, 1;
	and.b32  	%r484, %r28, 1;
	setp.eq.s32 	%p11, %r484, 0;
	mul.rn.f32 	%f6, %f680, %f680;
	@%p11 bra 	BB2_14;

	mov.f32 	%f146, 0f37CCF5CE;
	mul.rn.f32 	%f147, %f146, %f6;
	add.f32 	%f148, %f147, 0fBAB6061A;
	mul.rn.f32 	%f149, %f148, %f6;
	add.f32 	%f150, %f149, 0f3D2AAAA5;
	mul.rn.f32 	%f151, %f150, %f6;
	add.f32 	%f152, %f151, 0fBF000000;
	mul.rn.f32 	%f153, %f152, %f6;
	add.f32 	%f681, %f153, 0f3F800000;
	bra.uni 	BB2_15;

BB2_14:
	mov.f32 	%f154, 0fB94CA1F9;
	mul.rn.f32 	%f155, %f154, %f6;
	add.f32 	%f156, %f155, 0f3C08839E;
	mul.rn.f32 	%f157, %f156, %f6;
	add.f32 	%f158, %f157, 0fBE2AAAA3;
	mul.rn.f32 	%f159, %f158, %f6;
	mul.rn.f32 	%f160, %f159, %f680;
	add.f32 	%f681, %f160, %f680;

BB2_15:
	and.b32  	%r485, %r28, 2;
	setp.eq.s32 	%p12, %r485, 0;
	neg.f32 	%f163, %f681;
	selp.f32 	%f164, %f681, %f163, %p12;
	mul.f32 	%f165, %f164, %f1;
	mul.rn.f32 	%f167, %f123, %f123;
	mul.f32 	%f168, %f167, %f2;
	add.f32 	%f169, %f165, %f168;
	max.f32 	%f10, %f169, %f123;
	mov.f32 	%f162, 0f3EC90FDB;
	// inline asm
	abs.f32 	%f161, %f162;
	// inline asm
	setp.gt.f32 	%p13, %f161, 0f473BA700;
	@%p13 bra 	BB2_17;

	mov.f32 	%f172, 0f3F22F983;
	mul.rn.f32 	%f171, %f162, %f172;
	// inline asm
	cvt.rni.f32.f32 	%f170, %f171;
	// inline asm
	cvt.rzi.s32.f32 	%r1488, %f170;
	cvt.rn.f32.s32 	%f174, %r1488;
	mov.f32 	%f175, 0f3FC90000;
	mul.rn.f32 	%f176, %f174, %f175;
	sub.f32 	%f177, %f162, %f176;
	mov.f32 	%f178, 0f39FD8000;
	mul.rn.f32 	%f179, %f174, %f178;
	sub.f32 	%f180, %f177, %f179;
	mov.f32 	%f181, 0f34A88000;
	mul.rn.f32 	%f182, %f174, %f181;
	sub.f32 	%f183, %f180, %f182;
	mov.f32 	%f184, 0f2E85A309;
	mul.rn.f32 	%f185, %f174, %f184;
	sub.f32 	%f682, %f183, %f185;
	bra.uni 	BB2_27;

BB2_17:
	ld.const.u32 	%r487, [__GPU_i2opi_f];
	mov.u32 	%r503, -921707776;
	// inline asm
	mul.hi.u32 	%r486, %r487, %r503;
	// inline asm
	ld.const.u32 	%r490, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r504, %r490, -921707776;
	// inline asm
	mul.hi.u32 	%r489, %r490, %r503;
	// inline asm
	mad.lo.s32 	%r505, %r490, -921707776, %r486;
	setp.lt.u32 	%p14, %r505, %r504;
	selp.u32 	%r506, 1, 0, %p14;
	add.s32 	%r507, %r506, %r489;
	ld.const.u32 	%r493, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r508, %r493, -921707776;
	// inline asm
	mul.hi.u32 	%r492, %r493, %r503;
	// inline asm
	mad.lo.s32 	%r509, %r493, -921707776, %r507;
	setp.lt.u32 	%p15, %r509, %r508;
	selp.u32 	%r510, 1, 0, %p15;
	add.s32 	%r511, %r510, %r492;
	ld.const.u32 	%r496, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r512, %r496, -921707776;
	// inline asm
	mul.hi.u32 	%r495, %r496, %r503;
	// inline asm
	mad.lo.s32 	%r513, %r496, -921707776, %r511;
	setp.lt.u32 	%p16, %r513, %r512;
	selp.u32 	%r514, 1, 0, %p16;
	add.s32 	%r515, %r514, %r495;
	ld.const.u32 	%r499, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r516, %r499, -921707776;
	// inline asm
	mul.hi.u32 	%r498, %r499, %r503;
	// inline asm
	mad.lo.s32 	%r517, %r499, -921707776, %r515;
	setp.lt.u32 	%p17, %r517, %r516;
	selp.u32 	%r518, 1, 0, %p17;
	add.s32 	%r519, %r518, %r498;
	ld.const.u32 	%r502, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r520, %r502, -921707776;
	// inline asm
	mul.hi.u32 	%r501, %r502, %r503;
	// inline asm
	mad.lo.s32 	%r521, %r502, -921707776, %r519;
	setp.lt.u32 	%p18, %r521, %r520;
	selp.u32 	%r522, 1, 0, %p18;
	add.s32 	%r523, %r522, %r501;
	cvt.u64.u32 	%rl1, %r523;
	shr.u64 	%rl2, %rl1, 1;
	cvt.u32.u64 	%r524, %rl2;
	and.b32  	%r525, %r524, 3;
	and.b64  	%rl3, %rl2, 2147483644;
	cvt.u32.u64 	%r526, %rl3;
	or.b32  	%r1484, %r526, %r525;
	cvt.u64.u32 	%rl4, %r521;
	shl.b64 	%rl5, %rl4, 32;
	shr.u64 	%rl6, %rl5, 35;
	mul.wide.u32 	%rl7, %r523, 536870912;
	or.b64  	%rl8, %rl6, %rl7;
	cvt.u32.u64 	%r527, %rl8;
	shl.b32 	%r31, %r527, 2;
	setp.ne.s32 	%p19, %r31, 0;
	selp.u32 	%r528, 1, 0, %p19;
	add.s32 	%r529, %r528, %r1484;
	setp.gt.u32 	%p20, %r529, -2147483648;
	selp.u32 	%r1488, 1, 0, %p20;
	@%p20 bra 	BB2_19;

	mov.u32 	%r1480, 0;
	mov.u32 	%r1483, %r31;
	bra.uni 	BB2_20;

BB2_19:
	not.b32 	%r532, %r1484;
	neg.s32 	%r33, %r31;
	setp.eq.s32 	%p21, %r31, 0;
	selp.u32 	%r533, 1, 0, %p21;
	add.s32 	%r1484, %r533, %r532;
	mov.u32 	%r1480, -2147483648;
	mov.u32 	%r1483, %r33;

BB2_20:
	mov.u32 	%r1482, %r1483;
	setp.gt.s32 	%p22, %r1484, 0;
	@%p22 bra 	BB2_22;

	mov.u32 	%r1487, 0;
	bra.uni 	BB2_24;

BB2_22:
	mov.u32 	%r1487, 0;

BB2_23:
	shr.u32 	%r536, %r1482, 31;
	shl.b32 	%r537, %r1484, 1;
	or.b32  	%r1484, %r536, %r537;
	shl.b32 	%r1482, %r1482, 1;
	add.s32 	%r1487, %r1487, -1;
	setp.gt.s32 	%p23, %r1484, 0;
	@%p23 bra 	BB2_23;

BB2_24:
	mul.lo.s32 	%r1486, %r1484, -921707870;
	mov.u32 	%r540, -921707870;
	// inline asm
	mul.hi.u32 	%r538, %r1484, %r540;
	// inline asm
	setp.gt.s32 	%p24, %r538, 0;
	mov.u32 	%r1485, %r538;
	@%p24 bra 	BB2_25;
	bra.uni 	BB2_26;

BB2_25:
	shl.b32 	%r541, %r538, 1;
	shr.u32 	%r542, %r1486, 31;
	or.b32  	%r1485, %r541, %r542;
	mul.lo.s32 	%r1486, %r1484, -1843415740;
	add.s32 	%r1487, %r1487, -1;

BB2_26:
	setp.ne.s32 	%p25, %r1486, 0;
	selp.u32 	%r543, 1, 0, %p25;
	add.s32 	%r544, %r543, %r1485;
	shr.u32 	%r545, %r544, 8;
	shr.u32 	%r546, %r544, 7;
	and.b32  	%r547, %r546, 1;
	shl.b32 	%r548, %r1487, 23;
	add.s32 	%r549, %r548, %r545;
	add.s32 	%r550, %r549, %r547;
	add.s32 	%r551, %r550, 1056964608;
	or.b32  	%r552, %r551, %r1480;
	mov.b32 	 %f682, %r552;

BB2_27:
	add.s32 	%r55, %r1488, 1;
	and.b32  	%r553, %r55, 1;
	setp.eq.s32 	%p26, %r553, 0;
	mul.rn.f32 	%f14, %f682, %f682;
	@%p26 bra 	BB2_29;

	mov.f32 	%f186, 0f37CCF5CE;
	mul.rn.f32 	%f187, %f186, %f14;
	add.f32 	%f188, %f187, 0fBAB6061A;
	mul.rn.f32 	%f189, %f188, %f14;
	add.f32 	%f190, %f189, 0f3D2AAAA5;
	mul.rn.f32 	%f191, %f190, %f14;
	add.f32 	%f192, %f191, 0fBF000000;
	mul.rn.f32 	%f193, %f192, %f14;
	add.f32 	%f683, %f193, 0f3F800000;
	bra.uni 	BB2_30;

BB2_29:
	mov.f32 	%f194, 0fB94CA1F9;
	mul.rn.f32 	%f195, %f194, %f14;
	add.f32 	%f196, %f195, 0f3C08839E;
	mul.rn.f32 	%f197, %f196, %f14;
	add.f32 	%f198, %f197, 0fBE2AAAA3;
	mul.rn.f32 	%f199, %f198, %f14;
	mul.rn.f32 	%f200, %f199, %f682;
	add.f32 	%f683, %f200, %f682;

BB2_30:
	and.b32  	%r554, %r55, 2;
	setp.eq.s32 	%p27, %r554, 0;
	neg.f32 	%f203, %f683;
	selp.f32 	%f204, %f683, %f203, %p27;
	mul.f32 	%f18, %f204, %f1;
	// inline asm
	abs.f32 	%f201, %f162;
	// inline asm
	setp.gt.f32 	%p28, %f201, 0f473BA700;
	@%p28 bra 	BB2_32;

	mov.f32 	%f207, 0f3F22F983;
	mul.rn.f32 	%f206, %f162, %f207;
	// inline asm
	cvt.rni.f32.f32 	%f205, %f206;
	// inline asm
	cvt.rzi.s32.f32 	%r1497, %f205;
	cvt.rn.f32.s32 	%f209, %r1497;
	mov.f32 	%f210, 0f3FC90000;
	mul.rn.f32 	%f211, %f209, %f210;
	sub.f32 	%f212, %f162, %f211;
	mov.f32 	%f213, 0f39FD8000;
	mul.rn.f32 	%f214, %f209, %f213;
	sub.f32 	%f215, %f212, %f214;
	mov.f32 	%f216, 0f34A88000;
	mul.rn.f32 	%f217, %f209, %f216;
	sub.f32 	%f218, %f215, %f217;
	mov.f32 	%f219, 0f2E85A309;
	mul.rn.f32 	%f220, %f209, %f219;
	sub.f32 	%f684, %f218, %f220;
	bra.uni 	BB2_42;

BB2_32:
	ld.const.u32 	%r556, [__GPU_i2opi_f];
	mov.u32 	%r572, -921707776;
	// inline asm
	mul.hi.u32 	%r555, %r556, %r572;
	// inline asm
	ld.const.u32 	%r559, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r573, %r559, -921707776;
	// inline asm
	mul.hi.u32 	%r558, %r559, %r572;
	// inline asm
	mad.lo.s32 	%r574, %r559, -921707776, %r555;
	setp.lt.u32 	%p29, %r574, %r573;
	selp.u32 	%r575, 1, 0, %p29;
	add.s32 	%r576, %r575, %r558;
	ld.const.u32 	%r562, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r577, %r562, -921707776;
	// inline asm
	mul.hi.u32 	%r561, %r562, %r572;
	// inline asm
	mad.lo.s32 	%r578, %r562, -921707776, %r576;
	setp.lt.u32 	%p30, %r578, %r577;
	selp.u32 	%r579, 1, 0, %p30;
	add.s32 	%r580, %r579, %r561;
	ld.const.u32 	%r565, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r581, %r565, -921707776;
	// inline asm
	mul.hi.u32 	%r564, %r565, %r572;
	// inline asm
	mad.lo.s32 	%r582, %r565, -921707776, %r580;
	setp.lt.u32 	%p31, %r582, %r581;
	selp.u32 	%r583, 1, 0, %p31;
	add.s32 	%r584, %r583, %r564;
	ld.const.u32 	%r568, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r585, %r568, -921707776;
	// inline asm
	mul.hi.u32 	%r567, %r568, %r572;
	// inline asm
	mad.lo.s32 	%r586, %r568, -921707776, %r584;
	setp.lt.u32 	%p32, %r586, %r585;
	selp.u32 	%r587, 1, 0, %p32;
	add.s32 	%r588, %r587, %r567;
	ld.const.u32 	%r571, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r589, %r571, -921707776;
	// inline asm
	mul.hi.u32 	%r570, %r571, %r572;
	// inline asm
	mad.lo.s32 	%r590, %r571, -921707776, %r588;
	setp.lt.u32 	%p33, %r590, %r589;
	selp.u32 	%r591, 1, 0, %p33;
	add.s32 	%r592, %r591, %r570;
	cvt.u64.u32 	%rl9, %r592;
	shr.u64 	%rl10, %rl9, 1;
	cvt.u32.u64 	%r593, %rl10;
	and.b32  	%r594, %r593, 3;
	and.b64  	%rl11, %rl10, 2147483644;
	cvt.u32.u64 	%r595, %rl11;
	or.b32  	%r1493, %r595, %r594;
	cvt.u64.u32 	%rl12, %r590;
	shl.b64 	%rl13, %rl12, 32;
	shr.u64 	%rl14, %rl13, 35;
	mul.wide.u32 	%rl15, %r592, 536870912;
	or.b64  	%rl16, %rl14, %rl15;
	cvt.u32.u64 	%r596, %rl16;
	shl.b32 	%r58, %r596, 2;
	setp.ne.s32 	%p34, %r58, 0;
	selp.u32 	%r597, 1, 0, %p34;
	add.s32 	%r598, %r597, %r1493;
	setp.gt.u32 	%p35, %r598, -2147483648;
	selp.u32 	%r1497, 1, 0, %p35;
	@%p35 bra 	BB2_34;

	mov.u32 	%r1489, 0;
	mov.u32 	%r1492, %r58;
	bra.uni 	BB2_35;

BB2_34:
	not.b32 	%r601, %r1493;
	neg.s32 	%r60, %r58;
	setp.eq.s32 	%p36, %r58, 0;
	selp.u32 	%r602, 1, 0, %p36;
	add.s32 	%r1493, %r602, %r601;
	mov.u32 	%r1489, -2147483648;
	mov.u32 	%r1492, %r60;

BB2_35:
	mov.u32 	%r1491, %r1492;
	setp.gt.s32 	%p37, %r1493, 0;
	@%p37 bra 	BB2_37;

	mov.u32 	%r1496, 0;
	bra.uni 	BB2_39;

BB2_37:
	mov.u32 	%r1496, 0;

BB2_38:
	shr.u32 	%r605, %r1491, 31;
	shl.b32 	%r606, %r1493, 1;
	or.b32  	%r1493, %r605, %r606;
	shl.b32 	%r1491, %r1491, 1;
	add.s32 	%r1496, %r1496, -1;
	setp.gt.s32 	%p38, %r1493, 0;
	@%p38 bra 	BB2_38;

BB2_39:
	mul.lo.s32 	%r1495, %r1493, -921707870;
	mov.u32 	%r609, -921707870;
	// inline asm
	mul.hi.u32 	%r607, %r1493, %r609;
	// inline asm
	setp.gt.s32 	%p39, %r607, 0;
	mov.u32 	%r1494, %r607;
	@%p39 bra 	BB2_40;
	bra.uni 	BB2_41;

BB2_40:
	shl.b32 	%r610, %r607, 1;
	shr.u32 	%r611, %r1495, 31;
	or.b32  	%r1494, %r610, %r611;
	mul.lo.s32 	%r1495, %r1493, -1843415740;
	add.s32 	%r1496, %r1496, -1;

BB2_41:
	setp.ne.s32 	%p40, %r1495, 0;
	selp.u32 	%r612, 1, 0, %p40;
	add.s32 	%r613, %r612, %r1494;
	shr.u32 	%r614, %r613, 8;
	shr.u32 	%r615, %r613, 7;
	and.b32  	%r616, %r615, 1;
	shl.b32 	%r617, %r1496, 23;
	add.s32 	%r618, %r617, %r614;
	add.s32 	%r619, %r618, %r616;
	add.s32 	%r620, %r619, 1056964608;
	or.b32  	%r621, %r620, %r1489;
	mov.b32 	 %f684, %r621;

BB2_42:
	and.b32  	%r622, %r1497, 1;
	setp.eq.s32 	%p41, %r622, 0;
	mul.rn.f32 	%f22, %f684, %f684;
	@%p41 bra 	BB2_44;

	mov.f32 	%f221, 0f37CCF5CE;
	mul.rn.f32 	%f222, %f221, %f22;
	add.f32 	%f223, %f222, 0fBAB6061A;
	mul.rn.f32 	%f224, %f223, %f22;
	add.f32 	%f225, %f224, 0f3D2AAAA5;
	mul.rn.f32 	%f226, %f225, %f22;
	add.f32 	%f227, %f226, 0fBF000000;
	mul.rn.f32 	%f228, %f227, %f22;
	add.f32 	%f685, %f228, 0f3F800000;
	bra.uni 	BB2_45;

BB2_44:
	mov.f32 	%f229, 0fB94CA1F9;
	mul.rn.f32 	%f230, %f229, %f22;
	add.f32 	%f231, %f230, 0f3C08839E;
	mul.rn.f32 	%f232, %f231, %f22;
	add.f32 	%f233, %f232, 0fBE2AAAA3;
	mul.rn.f32 	%f234, %f233, %f22;
	mul.rn.f32 	%f235, %f234, %f684;
	add.f32 	%f685, %f235, %f684;

BB2_45:
	and.b32  	%r623, %r1497, 2;
	setp.eq.s32 	%p42, %r623, 0;
	neg.f32 	%f238, %f685;
	selp.f32 	%f239, %f685, %f238, %p42;
	mul.f32 	%f240, %f239, %f2;
	add.f32 	%f241, %f18, %f240;
	max.f32 	%f26, %f241, %f123;
	mov.f32 	%f237, 0f3F490FDB;
	// inline asm
	abs.f32 	%f236, %f237;
	// inline asm
	setp.gt.f32 	%p43, %f236, 0f473BA700;
	@%p43 bra 	BB2_47;

	mov.f32 	%f245, 0f3F22F983;
	mul.rn.f32 	%f244, %f237, %f245;
	// inline asm
	cvt.rni.f32.f32 	%f243, %f244;
	// inline asm
	cvt.rzi.s32.f32 	%r1504, %f243;
	cvt.rn.f32.s32 	%f247, %r1504;
	mov.f32 	%f248, 0f3FC90000;
	mul.rn.f32 	%f249, %f247, %f248;
	sub.f32 	%f250, %f237, %f249;
	mov.f32 	%f251, 0f39FD8000;
	mul.rn.f32 	%f252, %f247, %f251;
	sub.f32 	%f253, %f250, %f252;
	mov.f32 	%f254, 0f34A88000;
	mul.rn.f32 	%f255, %f247, %f254;
	sub.f32 	%f256, %f253, %f255;
	mov.f32 	%f257, 0f2E85A309;
	mul.rn.f32 	%f258, %f247, %f257;
	sub.f32 	%f686, %f256, %f258;
	bra.uni 	BB2_57;

BB2_47:
	ld.const.u32 	%r625, [__GPU_i2opi_f];
	mov.u32 	%r641, -921707776;
	// inline asm
	mul.hi.u32 	%r624, %r625, %r641;
	// inline asm
	ld.const.u32 	%r628, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r642, %r628, -921707776;
	// inline asm
	mul.hi.u32 	%r627, %r628, %r641;
	// inline asm
	mad.lo.s32 	%r643, %r628, -921707776, %r624;
	setp.lt.u32 	%p44, %r643, %r642;
	selp.u32 	%r644, 1, 0, %p44;
	add.s32 	%r645, %r644, %r627;
	ld.const.u32 	%r631, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r646, %r631, -921707776;
	// inline asm
	mul.hi.u32 	%r630, %r631, %r641;
	// inline asm
	mad.lo.s32 	%r647, %r631, -921707776, %r645;
	setp.lt.u32 	%p45, %r647, %r646;
	selp.u32 	%r648, 1, 0, %p45;
	add.s32 	%r649, %r648, %r630;
	ld.const.u32 	%r634, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r650, %r634, -921707776;
	// inline asm
	mul.hi.u32 	%r633, %r634, %r641;
	// inline asm
	mad.lo.s32 	%r651, %r634, -921707776, %r649;
	setp.lt.u32 	%p46, %r651, %r650;
	selp.u32 	%r652, 1, 0, %p46;
	add.s32 	%r653, %r652, %r633;
	ld.const.u32 	%r637, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r654, %r637, -921707776;
	// inline asm
	mul.hi.u32 	%r636, %r637, %r641;
	// inline asm
	mad.lo.s32 	%r655, %r637, -921707776, %r653;
	setp.lt.u32 	%p47, %r655, %r654;
	selp.u32 	%r656, 1, 0, %p47;
	add.s32 	%r657, %r656, %r636;
	ld.const.u32 	%r640, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r658, %r640, -921707776;
	// inline asm
	mul.hi.u32 	%r639, %r640, %r641;
	// inline asm
	mad.lo.s32 	%r83, %r640, -921707776, %r657;
	setp.lt.u32 	%p48, %r83, %r658;
	selp.u32 	%r659, 1, 0, %p48;
	add.s32 	%r1500, %r659, %r639;
	and.b32  	%r1499, %r83, -4;
	setp.gt.u32 	%p49, %r83, 3;
	selp.u32 	%r660, 1, 0, %p49;
	add.s32 	%r661, %r660, %r1500;
	setp.gt.u32 	%p50, %r661, -2147483648;
	selp.u32 	%r1504, 1, 0, %p50;
	@%p50 bra 	BB2_49;

	mov.u32 	%r1498, 0;
	bra.uni 	BB2_50;

BB2_49:
	not.b32 	%r664, %r1500;
	neg.s32 	%r1499, %r1499;
	setp.lt.u32 	%p51, %r83, 4;
	selp.u32 	%r665, 1, 0, %p51;
	add.s32 	%r1500, %r665, %r664;
	mov.u32 	%r1498, -2147483648;

BB2_50:
	setp.gt.s32 	%p52, %r1500, 0;
	@%p52 bra 	BB2_52;

	mov.u32 	%r1503, 0;
	bra.uni 	BB2_54;

BB2_52:
	mov.u32 	%r1503, 0;

BB2_53:
	shr.u32 	%r668, %r1499, 31;
	shl.b32 	%r669, %r1500, 1;
	or.b32  	%r1500, %r668, %r669;
	shl.b32 	%r1499, %r1499, 1;
	add.s32 	%r1503, %r1503, -1;
	setp.gt.s32 	%p53, %r1500, 0;
	@%p53 bra 	BB2_53;

BB2_54:
	mul.lo.s32 	%r1502, %r1500, -921707870;
	mov.u32 	%r672, -921707870;
	// inline asm
	mul.hi.u32 	%r670, %r1500, %r672;
	// inline asm
	setp.gt.s32 	%p54, %r670, 0;
	mov.u32 	%r1501, %r670;
	@%p54 bra 	BB2_55;
	bra.uni 	BB2_56;

BB2_55:
	shl.b32 	%r673, %r670, 1;
	shr.u32 	%r674, %r1502, 31;
	or.b32  	%r1501, %r673, %r674;
	mul.lo.s32 	%r1502, %r1500, -1843415740;
	add.s32 	%r1503, %r1503, -1;

BB2_56:
	setp.ne.s32 	%p55, %r1502, 0;
	selp.u32 	%r675, 1, 0, %p55;
	add.s32 	%r676, %r675, %r1501;
	shr.u32 	%r677, %r676, 8;
	shr.u32 	%r678, %r676, 7;
	and.b32  	%r679, %r678, 1;
	shl.b32 	%r680, %r1503, 23;
	add.s32 	%r681, %r680, %r677;
	add.s32 	%r682, %r681, %r679;
	add.s32 	%r683, %r682, 1056964608;
	or.b32  	%r684, %r683, %r1498;
	mov.b32 	 %f686, %r684;

BB2_57:
	add.s32 	%r109, %r1504, 1;
	and.b32  	%r685, %r109, 1;
	setp.eq.s32 	%p56, %r685, 0;
	mul.rn.f32 	%f30, %f686, %f686;
	@%p56 bra 	BB2_59;

	mov.f32 	%f259, 0f37CCF5CE;
	mul.rn.f32 	%f260, %f259, %f30;
	add.f32 	%f261, %f260, 0fBAB6061A;
	mul.rn.f32 	%f262, %f261, %f30;
	add.f32 	%f263, %f262, 0f3D2AAAA5;
	mul.rn.f32 	%f264, %f263, %f30;
	add.f32 	%f265, %f264, 0fBF000000;
	mul.rn.f32 	%f266, %f265, %f30;
	add.f32 	%f687, %f266, 0f3F800000;
	bra.uni 	BB2_60;

BB2_59:
	mov.f32 	%f267, 0fB94CA1F9;
	mul.rn.f32 	%f268, %f267, %f30;
	add.f32 	%f269, %f268, 0f3C08839E;
	mul.rn.f32 	%f270, %f269, %f30;
	add.f32 	%f271, %f270, 0fBE2AAAA3;
	mul.rn.f32 	%f272, %f271, %f30;
	mul.rn.f32 	%f273, %f272, %f686;
	add.f32 	%f687, %f273, %f686;

BB2_60:
	and.b32  	%r686, %r109, 2;
	setp.eq.s32 	%p57, %r686, 0;
	neg.f32 	%f276, %f687;
	selp.f32 	%f277, %f687, %f276, %p57;
	mul.f32 	%f34, %f277, %f1;
	// inline asm
	abs.f32 	%f274, %f237;
	// inline asm
	setp.gt.f32 	%p58, %f274, 0f473BA700;
	@%p58 bra 	BB2_62;

	mov.f32 	%f280, 0f3F22F983;
	mul.rn.f32 	%f279, %f237, %f280;
	// inline asm
	cvt.rni.f32.f32 	%f278, %f279;
	// inline asm
	cvt.rzi.s32.f32 	%r1511, %f278;
	cvt.rn.f32.s32 	%f282, %r1511;
	mov.f32 	%f283, 0f3FC90000;
	mul.rn.f32 	%f284, %f282, %f283;
	sub.f32 	%f285, %f237, %f284;
	mov.f32 	%f286, 0f39FD8000;
	mul.rn.f32 	%f287, %f282, %f286;
	sub.f32 	%f288, %f285, %f287;
	mov.f32 	%f289, 0f34A88000;
	mul.rn.f32 	%f290, %f282, %f289;
	sub.f32 	%f291, %f288, %f290;
	mov.f32 	%f292, 0f2E85A309;
	mul.rn.f32 	%f293, %f282, %f292;
	sub.f32 	%f688, %f291, %f293;
	bra.uni 	BB2_72;

BB2_62:
	ld.const.u32 	%r688, [__GPU_i2opi_f];
	mov.u32 	%r704, -921707776;
	// inline asm
	mul.hi.u32 	%r687, %r688, %r704;
	// inline asm
	ld.const.u32 	%r691, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r705, %r691, -921707776;
	// inline asm
	mul.hi.u32 	%r690, %r691, %r704;
	// inline asm
	mad.lo.s32 	%r706, %r691, -921707776, %r687;
	setp.lt.u32 	%p59, %r706, %r705;
	selp.u32 	%r707, 1, 0, %p59;
	add.s32 	%r708, %r707, %r690;
	ld.const.u32 	%r694, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r709, %r694, -921707776;
	// inline asm
	mul.hi.u32 	%r693, %r694, %r704;
	// inline asm
	mad.lo.s32 	%r710, %r694, -921707776, %r708;
	setp.lt.u32 	%p60, %r710, %r709;
	selp.u32 	%r711, 1, 0, %p60;
	add.s32 	%r712, %r711, %r693;
	ld.const.u32 	%r697, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r713, %r697, -921707776;
	// inline asm
	mul.hi.u32 	%r696, %r697, %r704;
	// inline asm
	mad.lo.s32 	%r714, %r697, -921707776, %r712;
	setp.lt.u32 	%p61, %r714, %r713;
	selp.u32 	%r715, 1, 0, %p61;
	add.s32 	%r716, %r715, %r696;
	ld.const.u32 	%r700, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r717, %r700, -921707776;
	// inline asm
	mul.hi.u32 	%r699, %r700, %r704;
	// inline asm
	mad.lo.s32 	%r718, %r700, -921707776, %r716;
	setp.lt.u32 	%p62, %r718, %r717;
	selp.u32 	%r719, 1, 0, %p62;
	add.s32 	%r720, %r719, %r699;
	ld.const.u32 	%r703, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r721, %r703, -921707776;
	// inline asm
	mul.hi.u32 	%r702, %r703, %r704;
	// inline asm
	mad.lo.s32 	%r111, %r703, -921707776, %r720;
	setp.lt.u32 	%p63, %r111, %r721;
	selp.u32 	%r722, 1, 0, %p63;
	add.s32 	%r1507, %r722, %r702;
	and.b32  	%r1506, %r111, -4;
	setp.gt.u32 	%p64, %r111, 3;
	selp.u32 	%r723, 1, 0, %p64;
	add.s32 	%r724, %r723, %r1507;
	setp.gt.u32 	%p65, %r724, -2147483648;
	selp.u32 	%r1511, 1, 0, %p65;
	@%p65 bra 	BB2_64;

	mov.u32 	%r1505, 0;
	bra.uni 	BB2_65;

BB2_64:
	not.b32 	%r727, %r1507;
	neg.s32 	%r1506, %r1506;
	setp.lt.u32 	%p66, %r111, 4;
	selp.u32 	%r728, 1, 0, %p66;
	add.s32 	%r1507, %r728, %r727;
	mov.u32 	%r1505, -2147483648;

BB2_65:
	setp.gt.s32 	%p67, %r1507, 0;
	@%p67 bra 	BB2_67;

	mov.u32 	%r1510, 0;
	bra.uni 	BB2_69;

BB2_67:
	mov.u32 	%r1510, 0;

BB2_68:
	shr.u32 	%r731, %r1506, 31;
	shl.b32 	%r732, %r1507, 1;
	or.b32  	%r1507, %r731, %r732;
	shl.b32 	%r1506, %r1506, 1;
	add.s32 	%r1510, %r1510, -1;
	setp.gt.s32 	%p68, %r1507, 0;
	@%p68 bra 	BB2_68;

BB2_69:
	mul.lo.s32 	%r1509, %r1507, -921707870;
	mov.u32 	%r735, -921707870;
	// inline asm
	mul.hi.u32 	%r733, %r1507, %r735;
	// inline asm
	setp.gt.s32 	%p69, %r733, 0;
	mov.u32 	%r1508, %r733;
	@%p69 bra 	BB2_70;
	bra.uni 	BB2_71;

BB2_70:
	shl.b32 	%r736, %r733, 1;
	shr.u32 	%r737, %r1509, 31;
	or.b32  	%r1508, %r736, %r737;
	mul.lo.s32 	%r1509, %r1507, -1843415740;
	add.s32 	%r1510, %r1510, -1;

BB2_71:
	setp.ne.s32 	%p70, %r1509, 0;
	selp.u32 	%r738, 1, 0, %p70;
	add.s32 	%r739, %r738, %r1508;
	shr.u32 	%r740, %r739, 8;
	shr.u32 	%r741, %r739, 7;
	and.b32  	%r742, %r741, 1;
	shl.b32 	%r743, %r1510, 23;
	add.s32 	%r744, %r743, %r740;
	add.s32 	%r745, %r744, %r742;
	add.s32 	%r746, %r745, 1056964608;
	or.b32  	%r747, %r746, %r1505;
	mov.b32 	 %f688, %r747;

BB2_72:
	and.b32  	%r748, %r1511, 1;
	setp.eq.s32 	%p71, %r748, 0;
	mul.rn.f32 	%f38, %f688, %f688;
	@%p71 bra 	BB2_74;

	mov.f32 	%f294, 0f37CCF5CE;
	mul.rn.f32 	%f295, %f294, %f38;
	add.f32 	%f296, %f295, 0fBAB6061A;
	mul.rn.f32 	%f297, %f296, %f38;
	add.f32 	%f298, %f297, 0f3D2AAAA5;
	mul.rn.f32 	%f299, %f298, %f38;
	add.f32 	%f300, %f299, 0fBF000000;
	mul.rn.f32 	%f301, %f300, %f38;
	add.f32 	%f689, %f301, 0f3F800000;
	bra.uni 	BB2_75;

BB2_74:
	mov.f32 	%f302, 0fB94CA1F9;
	mul.rn.f32 	%f303, %f302, %f38;
	add.f32 	%f304, %f303, 0f3C08839E;
	mul.rn.f32 	%f305, %f304, %f38;
	add.f32 	%f306, %f305, 0fBE2AAAA3;
	mul.rn.f32 	%f307, %f306, %f38;
	mul.rn.f32 	%f308, %f307, %f688;
	add.f32 	%f689, %f308, %f688;

BB2_75:
	and.b32  	%r749, %r1511, 2;
	setp.eq.s32 	%p72, %r749, 0;
	neg.f32 	%f311, %f689;
	selp.f32 	%f312, %f689, %f311, %p72;
	mul.f32 	%f313, %f312, %f2;
	add.f32 	%f314, %f34, %f313;
	max.f32 	%f42, %f314, %f123;
	mov.f32 	%f310, 0f3F96CBE4;
	// inline asm
	abs.f32 	%f309, %f310;
	// inline asm
	setp.gt.f32 	%p73, %f309, 0f473BA700;
	@%p73 bra 	BB2_77;

	mov.f32 	%f318, 0f3F22F983;
	mul.rn.f32 	%f317, %f310, %f318;
	// inline asm
	cvt.rni.f32.f32 	%f316, %f317;
	// inline asm
	cvt.rzi.s32.f32 	%r1518, %f316;
	cvt.rn.f32.s32 	%f320, %r1518;
	mov.f32 	%f321, 0f3FC90000;
	mul.rn.f32 	%f322, %f320, %f321;
	sub.f32 	%f323, %f310, %f322;
	mov.f32 	%f324, 0f39FD8000;
	mul.rn.f32 	%f325, %f320, %f324;
	sub.f32 	%f326, %f323, %f325;
	mov.f32 	%f327, 0f34A88000;
	mul.rn.f32 	%f328, %f320, %f327;
	sub.f32 	%f329, %f326, %f328;
	mov.f32 	%f330, 0f2E85A309;
	mul.rn.f32 	%f331, %f320, %f330;
	sub.f32 	%f690, %f329, %f331;
	bra.uni 	BB2_87;

BB2_77:
	ld.const.u32 	%r751, [__GPU_i2opi_f];
	mov.u32 	%r767, -1765022720;
	// inline asm
	mul.hi.u32 	%r750, %r751, %r767;
	// inline asm
	ld.const.u32 	%r754, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r768, %r754, -1765022720;
	// inline asm
	mul.hi.u32 	%r753, %r754, %r767;
	// inline asm
	mad.lo.s32 	%r769, %r754, -1765022720, %r750;
	setp.lt.u32 	%p74, %r769, %r768;
	selp.u32 	%r770, 1, 0, %p74;
	add.s32 	%r771, %r770, %r753;
	ld.const.u32 	%r757, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r772, %r757, -1765022720;
	// inline asm
	mul.hi.u32 	%r756, %r757, %r767;
	// inline asm
	mad.lo.s32 	%r773, %r757, -1765022720, %r771;
	setp.lt.u32 	%p75, %r773, %r772;
	selp.u32 	%r774, 1, 0, %p75;
	add.s32 	%r775, %r774, %r756;
	ld.const.u32 	%r760, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r776, %r760, -1765022720;
	// inline asm
	mul.hi.u32 	%r759, %r760, %r767;
	// inline asm
	mad.lo.s32 	%r777, %r760, -1765022720, %r775;
	setp.lt.u32 	%p76, %r777, %r776;
	selp.u32 	%r778, 1, 0, %p76;
	add.s32 	%r779, %r778, %r759;
	ld.const.u32 	%r763, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r780, %r763, -1765022720;
	// inline asm
	mul.hi.u32 	%r762, %r763, %r767;
	// inline asm
	mad.lo.s32 	%r781, %r763, -1765022720, %r779;
	setp.lt.u32 	%p77, %r781, %r780;
	selp.u32 	%r782, 1, 0, %p77;
	add.s32 	%r783, %r782, %r762;
	ld.const.u32 	%r766, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r784, %r766, -1765022720;
	// inline asm
	mul.hi.u32 	%r765, %r766, %r767;
	// inline asm
	mad.lo.s32 	%r785, %r766, -1765022720, %r783;
	setp.lt.u32 	%p78, %r785, %r784;
	selp.u32 	%r786, 1, 0, %p78;
	add.s32 	%r787, %r786, %r765;
	mul.wide.u32 	%rl17, %r787, 2;
	cvt.u32.u64 	%r788, %rl17;
	and.b32  	%r789, %r788, -4;
	cvt.u64.u32 	%rl18, %r781;
	cvt.u64.u32 	%rl19, %r785;
	shl.b64 	%rl20, %rl19, 32;
	or.b64  	%rl21, %rl18, %rl20;
	shr.u64 	%rl22, %rl21, 33;
	mul.wide.u32 	%rl23, %r787, -2147483648;
	or.b64  	%rl24, %rl22, %rl23;
	cvt.u32.u64 	%r790, %rl24;
	shr.u32 	%r791, %r790, 30;
	or.b32  	%r1514, %r791, %r789;
	shr.u64 	%rl25, %rl21, 31;
	cvt.u32.u64 	%r792, %rl25;
	and.b32  	%r1513, %r792, -4;
	and.b64  	%rl26, %rl25, 4294967294;
	cvt.u32.u64 	%r139, %rl26;
	setp.gt.u32 	%p79, %r139, 3;
	selp.u32 	%r793, 1, 0, %p79;
	add.s32 	%r794, %r1514, %r793;
	setp.gt.u32 	%p80, %r794, -2147483648;
	selp.u32 	%r795, 1, 0, %p80;
	cvt.u64.u32 	%rl27, %r787;
	shr.u64 	%rl28, %rl27, 31;
	cvt.u32.u64 	%r796, %rl28;
	add.s32 	%r1518, %r795, %r796;
	@%p80 bra 	BB2_79;

	mov.u32 	%r1512, 0;
	bra.uni 	BB2_80;

BB2_79:
	not.b32 	%r799, %r1514;
	neg.s32 	%r1513, %r1513;
	setp.lt.u32 	%p81, %r139, 4;
	selp.u32 	%r800, 1, 0, %p81;
	add.s32 	%r1514, %r800, %r799;
	mov.u32 	%r1512, -2147483648;

BB2_80:
	setp.gt.s32 	%p82, %r1514, 0;
	@%p82 bra 	BB2_82;

	mov.u32 	%r1517, 0;
	bra.uni 	BB2_84;

BB2_82:
	mov.u32 	%r1517, 0;

BB2_83:
	shr.u32 	%r803, %r1513, 31;
	shl.b32 	%r804, %r1514, 1;
	or.b32  	%r1514, %r803, %r804;
	shl.b32 	%r1513, %r1513, 1;
	add.s32 	%r1517, %r1517, -1;
	setp.gt.s32 	%p83, %r1514, 0;
	@%p83 bra 	BB2_83;

BB2_84:
	mul.lo.s32 	%r1516, %r1514, -921707870;
	mov.u32 	%r807, -921707870;
	// inline asm
	mul.hi.u32 	%r805, %r1514, %r807;
	// inline asm
	setp.gt.s32 	%p84, %r805, 0;
	mov.u32 	%r1515, %r805;
	@%p84 bra 	BB2_85;
	bra.uni 	BB2_86;

BB2_85:
	shl.b32 	%r808, %r805, 1;
	shr.u32 	%r809, %r1516, 31;
	or.b32  	%r1515, %r808, %r809;
	mul.lo.s32 	%r1516, %r1514, -1843415740;
	add.s32 	%r1517, %r1517, -1;

BB2_86:
	setp.ne.s32 	%p85, %r1516, 0;
	selp.u32 	%r810, 1, 0, %p85;
	add.s32 	%r811, %r810, %r1515;
	shr.u32 	%r812, %r811, 8;
	shr.u32 	%r813, %r811, 7;
	and.b32  	%r814, %r813, 1;
	shl.b32 	%r815, %r1517, 23;
	add.s32 	%r816, %r815, %r812;
	add.s32 	%r817, %r816, %r814;
	add.s32 	%r818, %r817, 1056964608;
	or.b32  	%r819, %r818, %r1512;
	mov.b32 	 %f690, %r819;

BB2_87:
	add.s32 	%r164, %r1518, 1;
	and.b32  	%r820, %r164, 1;
	setp.eq.s32 	%p86, %r820, 0;
	mul.rn.f32 	%f46, %f690, %f690;
	@%p86 bra 	BB2_89;

	mov.f32 	%f332, 0f37CCF5CE;
	mul.rn.f32 	%f333, %f332, %f46;
	add.f32 	%f334, %f333, 0fBAB6061A;
	mul.rn.f32 	%f335, %f334, %f46;
	add.f32 	%f336, %f335, 0f3D2AAAA5;
	mul.rn.f32 	%f337, %f336, %f46;
	add.f32 	%f338, %f337, 0fBF000000;
	mul.rn.f32 	%f339, %f338, %f46;
	add.f32 	%f691, %f339, 0f3F800000;
	bra.uni 	BB2_90;

BB2_89:
	mov.f32 	%f340, 0fB94CA1F9;
	mul.rn.f32 	%f341, %f340, %f46;
	add.f32 	%f342, %f341, 0f3C08839E;
	mul.rn.f32 	%f343, %f342, %f46;
	add.f32 	%f344, %f343, 0fBE2AAAA3;
	mul.rn.f32 	%f345, %f344, %f46;
	mul.rn.f32 	%f346, %f345, %f690;
	add.f32 	%f691, %f346, %f690;

BB2_90:
	and.b32  	%r821, %r164, 2;
	setp.eq.s32 	%p87, %r821, 0;
	neg.f32 	%f349, %f691;
	selp.f32 	%f350, %f691, %f349, %p87;
	mul.f32 	%f50, %f350, %f1;
	// inline asm
	abs.f32 	%f347, %f310;
	// inline asm
	setp.gt.f32 	%p88, %f347, 0f473BA700;
	@%p88 bra 	BB2_92;

	mov.f32 	%f353, 0f3F22F983;
	mul.rn.f32 	%f352, %f310, %f353;
	// inline asm
	cvt.rni.f32.f32 	%f351, %f352;
	// inline asm
	cvt.rzi.s32.f32 	%r1525, %f351;
	cvt.rn.f32.s32 	%f355, %r1525;
	mov.f32 	%f356, 0f3FC90000;
	mul.rn.f32 	%f357, %f355, %f356;
	sub.f32 	%f358, %f310, %f357;
	mov.f32 	%f359, 0f39FD8000;
	mul.rn.f32 	%f360, %f355, %f359;
	sub.f32 	%f361, %f358, %f360;
	mov.f32 	%f362, 0f34A88000;
	mul.rn.f32 	%f363, %f355, %f362;
	sub.f32 	%f364, %f361, %f363;
	mov.f32 	%f365, 0f2E85A309;
	mul.rn.f32 	%f366, %f355, %f365;
	sub.f32 	%f692, %f364, %f366;
	bra.uni 	BB2_102;

BB2_92:
	ld.const.u32 	%r823, [__GPU_i2opi_f];
	mov.u32 	%r839, -1765022720;
	// inline asm
	mul.hi.u32 	%r822, %r823, %r839;
	// inline asm
	ld.const.u32 	%r826, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r840, %r826, -1765022720;
	// inline asm
	mul.hi.u32 	%r825, %r826, %r839;
	// inline asm
	mad.lo.s32 	%r841, %r826, -1765022720, %r822;
	setp.lt.u32 	%p89, %r841, %r840;
	selp.u32 	%r842, 1, 0, %p89;
	add.s32 	%r843, %r842, %r825;
	ld.const.u32 	%r829, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r844, %r829, -1765022720;
	// inline asm
	mul.hi.u32 	%r828, %r829, %r839;
	// inline asm
	mad.lo.s32 	%r845, %r829, -1765022720, %r843;
	setp.lt.u32 	%p90, %r845, %r844;
	selp.u32 	%r846, 1, 0, %p90;
	add.s32 	%r847, %r846, %r828;
	ld.const.u32 	%r832, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r848, %r832, -1765022720;
	// inline asm
	mul.hi.u32 	%r831, %r832, %r839;
	// inline asm
	mad.lo.s32 	%r849, %r832, -1765022720, %r847;
	setp.lt.u32 	%p91, %r849, %r848;
	selp.u32 	%r850, 1, 0, %p91;
	add.s32 	%r851, %r850, %r831;
	ld.const.u32 	%r835, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r852, %r835, -1765022720;
	// inline asm
	mul.hi.u32 	%r834, %r835, %r839;
	// inline asm
	mad.lo.s32 	%r853, %r835, -1765022720, %r851;
	setp.lt.u32 	%p92, %r853, %r852;
	selp.u32 	%r854, 1, 0, %p92;
	add.s32 	%r855, %r854, %r834;
	ld.const.u32 	%r838, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r856, %r838, -1765022720;
	// inline asm
	mul.hi.u32 	%r837, %r838, %r839;
	// inline asm
	mad.lo.s32 	%r857, %r838, -1765022720, %r855;
	setp.lt.u32 	%p93, %r857, %r856;
	selp.u32 	%r858, 1, 0, %p93;
	add.s32 	%r859, %r858, %r837;
	mul.wide.u32 	%rl29, %r859, 2;
	cvt.u32.u64 	%r860, %rl29;
	and.b32  	%r861, %r860, -4;
	cvt.u64.u32 	%rl30, %r853;
	cvt.u64.u32 	%rl31, %r857;
	shl.b64 	%rl32, %rl31, 32;
	or.b64  	%rl33, %rl30, %rl32;
	shr.u64 	%rl34, %rl33, 33;
	mul.wide.u32 	%rl35, %r859, -2147483648;
	or.b64  	%rl36, %rl34, %rl35;
	cvt.u32.u64 	%r862, %rl36;
	shr.u32 	%r863, %r862, 30;
	or.b32  	%r1521, %r863, %r861;
	shr.u64 	%rl37, %rl33, 31;
	cvt.u32.u64 	%r864, %rl37;
	and.b32  	%r1520, %r864, -4;
	and.b64  	%rl38, %rl37, 4294967294;
	cvt.u32.u64 	%r167, %rl38;
	setp.gt.u32 	%p94, %r167, 3;
	selp.u32 	%r865, 1, 0, %p94;
	add.s32 	%r866, %r1521, %r865;
	setp.gt.u32 	%p95, %r866, -2147483648;
	selp.u32 	%r867, 1, 0, %p95;
	cvt.u64.u32 	%rl39, %r859;
	shr.u64 	%rl40, %rl39, 31;
	cvt.u32.u64 	%r868, %rl40;
	add.s32 	%r1525, %r867, %r868;
	@%p95 bra 	BB2_94;

	mov.u32 	%r1519, 0;
	bra.uni 	BB2_95;

BB2_94:
	not.b32 	%r871, %r1521;
	neg.s32 	%r1520, %r1520;
	setp.lt.u32 	%p96, %r167, 4;
	selp.u32 	%r872, 1, 0, %p96;
	add.s32 	%r1521, %r872, %r871;
	mov.u32 	%r1519, -2147483648;

BB2_95:
	setp.gt.s32 	%p97, %r1521, 0;
	@%p97 bra 	BB2_97;

	mov.u32 	%r1524, 0;
	bra.uni 	BB2_99;

BB2_97:
	mov.u32 	%r1524, 0;

BB2_98:
	shr.u32 	%r875, %r1520, 31;
	shl.b32 	%r876, %r1521, 1;
	or.b32  	%r1521, %r875, %r876;
	shl.b32 	%r1520, %r1520, 1;
	add.s32 	%r1524, %r1524, -1;
	setp.gt.s32 	%p98, %r1521, 0;
	@%p98 bra 	BB2_98;

BB2_99:
	mul.lo.s32 	%r1523, %r1521, -921707870;
	mov.u32 	%r879, -921707870;
	// inline asm
	mul.hi.u32 	%r877, %r1521, %r879;
	// inline asm
	setp.gt.s32 	%p99, %r877, 0;
	mov.u32 	%r1522, %r877;
	@%p99 bra 	BB2_100;
	bra.uni 	BB2_101;

BB2_100:
	shl.b32 	%r880, %r877, 1;
	shr.u32 	%r881, %r1523, 31;
	or.b32  	%r1522, %r880, %r881;
	mul.lo.s32 	%r1523, %r1521, -1843415740;
	add.s32 	%r1524, %r1524, -1;

BB2_101:
	setp.ne.s32 	%p100, %r1523, 0;
	selp.u32 	%r882, 1, 0, %p100;
	add.s32 	%r883, %r882, %r1522;
	shr.u32 	%r884, %r883, 8;
	shr.u32 	%r885, %r883, 7;
	and.b32  	%r886, %r885, 1;
	shl.b32 	%r887, %r1524, 23;
	add.s32 	%r888, %r887, %r884;
	add.s32 	%r889, %r888, %r886;
	add.s32 	%r890, %r889, 1056964608;
	or.b32  	%r891, %r890, %r1519;
	mov.b32 	 %f692, %r891;

BB2_102:
	and.b32  	%r892, %r1525, 1;
	setp.eq.s32 	%p101, %r892, 0;
	mul.rn.f32 	%f54, %f692, %f692;
	@%p101 bra 	BB2_104;

	mov.f32 	%f367, 0f37CCF5CE;
	mul.rn.f32 	%f368, %f367, %f54;
	add.f32 	%f369, %f368, 0fBAB6061A;
	mul.rn.f32 	%f370, %f369, %f54;
	add.f32 	%f371, %f370, 0f3D2AAAA5;
	mul.rn.f32 	%f372, %f371, %f54;
	add.f32 	%f373, %f372, 0fBF000000;
	mul.rn.f32 	%f374, %f373, %f54;
	add.f32 	%f693, %f374, 0f3F800000;
	bra.uni 	BB2_105;

BB2_104:
	mov.f32 	%f375, 0fB94CA1F9;
	mul.rn.f32 	%f376, %f375, %f54;
	add.f32 	%f377, %f376, 0f3C08839E;
	mul.rn.f32 	%f378, %f377, %f54;
	add.f32 	%f379, %f378, 0fBE2AAAA3;
	mul.rn.f32 	%f380, %f379, %f54;
	mul.rn.f32 	%f381, %f380, %f692;
	add.f32 	%f693, %f381, %f692;

BB2_105:
	and.b32  	%r893, %r1525, 2;
	setp.eq.s32 	%p102, %r893, 0;
	neg.f32 	%f384, %f693;
	selp.f32 	%f385, %f693, %f384, %p102;
	mul.f32 	%f386, %f385, %f2;
	add.f32 	%f387, %f50, %f386;
	max.f32 	%f58, %f387, %f123;
	mov.f32 	%f383, 0f3FC90FDB;
	// inline asm
	abs.f32 	%f382, %f383;
	// inline asm
	setp.gt.f32 	%p103, %f382, 0f473BA700;
	@%p103 bra 	BB2_107;

	mov.f32 	%f391, 0f3F22F983;
	mul.rn.f32 	%f390, %f383, %f391;
	// inline asm
	cvt.rni.f32.f32 	%f389, %f390;
	// inline asm
	cvt.rzi.s32.f32 	%r1532, %f389;
	cvt.rn.f32.s32 	%f393, %r1532;
	mov.f32 	%f394, 0f3FC90000;
	mul.rn.f32 	%f395, %f393, %f394;
	sub.f32 	%f396, %f383, %f395;
	mov.f32 	%f397, 0f39FD8000;
	mul.rn.f32 	%f398, %f393, %f397;
	sub.f32 	%f399, %f396, %f398;
	mov.f32 	%f400, 0f34A88000;
	mul.rn.f32 	%f401, %f393, %f400;
	sub.f32 	%f402, %f399, %f401;
	mov.f32 	%f403, 0f2E85A309;
	mul.rn.f32 	%f404, %f393, %f403;
	sub.f32 	%f694, %f402, %f404;
	bra.uni 	BB2_117;

BB2_107:
	ld.const.u32 	%r895, [__GPU_i2opi_f];
	mov.u32 	%r911, -921707776;
	// inline asm
	mul.hi.u32 	%r894, %r895, %r911;
	// inline asm
	ld.const.u32 	%r898, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r912, %r898, -921707776;
	// inline asm
	mul.hi.u32 	%r897, %r898, %r911;
	// inline asm
	mad.lo.s32 	%r913, %r898, -921707776, %r894;
	setp.lt.u32 	%p104, %r913, %r912;
	selp.u32 	%r914, 1, 0, %p104;
	add.s32 	%r915, %r914, %r897;
	ld.const.u32 	%r901, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r916, %r901, -921707776;
	// inline asm
	mul.hi.u32 	%r900, %r901, %r911;
	// inline asm
	mad.lo.s32 	%r917, %r901, -921707776, %r915;
	setp.lt.u32 	%p105, %r917, %r916;
	selp.u32 	%r918, 1, 0, %p105;
	add.s32 	%r919, %r918, %r900;
	ld.const.u32 	%r904, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r920, %r904, -921707776;
	// inline asm
	mul.hi.u32 	%r903, %r904, %r911;
	// inline asm
	mad.lo.s32 	%r921, %r904, -921707776, %r919;
	setp.lt.u32 	%p106, %r921, %r920;
	selp.u32 	%r922, 1, 0, %p106;
	add.s32 	%r923, %r922, %r903;
	ld.const.u32 	%r907, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r924, %r907, -921707776;
	// inline asm
	mul.hi.u32 	%r906, %r907, %r911;
	// inline asm
	mad.lo.s32 	%r925, %r907, -921707776, %r923;
	setp.lt.u32 	%p107, %r925, %r924;
	selp.u32 	%r926, 1, 0, %p107;
	add.s32 	%r927, %r926, %r906;
	ld.const.u32 	%r910, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r928, %r910, -921707776;
	// inline asm
	mul.hi.u32 	%r909, %r910, %r911;
	// inline asm
	mad.lo.s32 	%r929, %r910, -921707776, %r927;
	setp.lt.u32 	%p108, %r929, %r928;
	selp.u32 	%r930, 1, 0, %p108;
	add.s32 	%r931, %r930, %r909;
	mul.wide.u32 	%rl41, %r931, 2;
	cvt.u32.u64 	%r932, %rl41;
	and.b32  	%r933, %r932, -4;
	cvt.u64.u32 	%rl42, %r925;
	cvt.u64.u32 	%rl43, %r929;
	shl.b64 	%rl44, %rl43, 32;
	or.b64  	%rl45, %rl42, %rl44;
	shr.u64 	%rl46, %rl45, 33;
	mul.wide.u32 	%rl47, %r931, -2147483648;
	or.b64  	%rl48, %rl46, %rl47;
	cvt.u32.u64 	%r934, %rl48;
	shr.u32 	%r935, %r934, 30;
	or.b32  	%r1528, %r935, %r933;
	shr.u64 	%rl49, %rl45, 31;
	cvt.u32.u64 	%r936, %rl49;
	and.b32  	%r1527, %r936, -4;
	and.b64  	%rl50, %rl49, 4294967294;
	cvt.u32.u64 	%r194, %rl50;
	setp.gt.u32 	%p109, %r194, 3;
	selp.u32 	%r937, 1, 0, %p109;
	add.s32 	%r938, %r1528, %r937;
	setp.gt.u32 	%p110, %r938, -2147483648;
	selp.u32 	%r939, 1, 0, %p110;
	cvt.u64.u32 	%rl51, %r931;
	shr.u64 	%rl52, %rl51, 31;
	cvt.u32.u64 	%r940, %rl52;
	add.s32 	%r1532, %r939, %r940;
	@%p110 bra 	BB2_109;

	mov.u32 	%r1526, 0;
	bra.uni 	BB2_110;

BB2_109:
	not.b32 	%r943, %r1528;
	neg.s32 	%r1527, %r1527;
	setp.lt.u32 	%p111, %r194, 4;
	selp.u32 	%r944, 1, 0, %p111;
	add.s32 	%r1528, %r944, %r943;
	mov.u32 	%r1526, -2147483648;

BB2_110:
	setp.gt.s32 	%p112, %r1528, 0;
	@%p112 bra 	BB2_112;

	mov.u32 	%r1531, 0;
	bra.uni 	BB2_114;

BB2_112:
	mov.u32 	%r1531, 0;

BB2_113:
	shr.u32 	%r947, %r1527, 31;
	shl.b32 	%r948, %r1528, 1;
	or.b32  	%r1528, %r947, %r948;
	shl.b32 	%r1527, %r1527, 1;
	add.s32 	%r1531, %r1531, -1;
	setp.gt.s32 	%p113, %r1528, 0;
	@%p113 bra 	BB2_113;

BB2_114:
	mul.lo.s32 	%r1530, %r1528, -921707870;
	mov.u32 	%r951, -921707870;
	// inline asm
	mul.hi.u32 	%r949, %r1528, %r951;
	// inline asm
	setp.gt.s32 	%p114, %r949, 0;
	mov.u32 	%r1529, %r949;
	@%p114 bra 	BB2_115;
	bra.uni 	BB2_116;

BB2_115:
	shl.b32 	%r952, %r949, 1;
	shr.u32 	%r953, %r1530, 31;
	or.b32  	%r1529, %r952, %r953;
	mul.lo.s32 	%r1530, %r1528, -1843415740;
	add.s32 	%r1531, %r1531, -1;

BB2_116:
	setp.ne.s32 	%p115, %r1530, 0;
	selp.u32 	%r954, 1, 0, %p115;
	add.s32 	%r955, %r954, %r1529;
	shr.u32 	%r956, %r955, 8;
	shr.u32 	%r957, %r955, 7;
	and.b32  	%r958, %r957, 1;
	shl.b32 	%r959, %r1531, 23;
	add.s32 	%r960, %r959, %r956;
	add.s32 	%r961, %r960, %r958;
	add.s32 	%r962, %r961, 1056964608;
	or.b32  	%r963, %r962, %r1526;
	mov.b32 	 %f694, %r963;

BB2_117:
	add.s32 	%r219, %r1532, 1;
	and.b32  	%r964, %r219, 1;
	setp.eq.s32 	%p116, %r964, 0;
	mul.rn.f32 	%f62, %f694, %f694;
	@%p116 bra 	BB2_119;

	mov.f32 	%f405, 0f37CCF5CE;
	mul.rn.f32 	%f406, %f405, %f62;
	add.f32 	%f407, %f406, 0fBAB6061A;
	mul.rn.f32 	%f408, %f407, %f62;
	add.f32 	%f409, %f408, 0f3D2AAAA5;
	mul.rn.f32 	%f410, %f409, %f62;
	add.f32 	%f411, %f410, 0fBF000000;
	mul.rn.f32 	%f412, %f411, %f62;
	add.f32 	%f695, %f412, 0f3F800000;
	bra.uni 	BB2_120;

BB2_119:
	mov.f32 	%f413, 0fB94CA1F9;
	mul.rn.f32 	%f414, %f413, %f62;
	add.f32 	%f415, %f414, 0f3C08839E;
	mul.rn.f32 	%f416, %f415, %f62;
	add.f32 	%f417, %f416, 0fBE2AAAA3;
	mul.rn.f32 	%f418, %f417, %f62;
	mul.rn.f32 	%f419, %f418, %f694;
	add.f32 	%f695, %f419, %f694;

BB2_120:
	and.b32  	%r965, %r219, 2;
	setp.eq.s32 	%p117, %r965, 0;
	neg.f32 	%f422, %f695;
	selp.f32 	%f423, %f695, %f422, %p117;
	mul.f32 	%f66, %f423, %f1;
	// inline asm
	abs.f32 	%f420, %f383;
	// inline asm
	setp.gt.f32 	%p118, %f420, 0f473BA700;
	@%p118 bra 	BB2_122;

	mov.f32 	%f426, 0f3F22F983;
	mul.rn.f32 	%f425, %f383, %f426;
	// inline asm
	cvt.rni.f32.f32 	%f424, %f425;
	// inline asm
	cvt.rzi.s32.f32 	%r1539, %f424;
	cvt.rn.f32.s32 	%f428, %r1539;
	mov.f32 	%f429, 0f3FC90000;
	mul.rn.f32 	%f430, %f428, %f429;
	sub.f32 	%f431, %f383, %f430;
	mov.f32 	%f432, 0f39FD8000;
	mul.rn.f32 	%f433, %f428, %f432;
	sub.f32 	%f434, %f431, %f433;
	mov.f32 	%f435, 0f34A88000;
	mul.rn.f32 	%f436, %f428, %f435;
	sub.f32 	%f437, %f434, %f436;
	mov.f32 	%f438, 0f2E85A309;
	mul.rn.f32 	%f439, %f428, %f438;
	sub.f32 	%f696, %f437, %f439;
	bra.uni 	BB2_132;

BB2_122:
	ld.const.u32 	%r967, [__GPU_i2opi_f];
	mov.u32 	%r983, -921707776;
	// inline asm
	mul.hi.u32 	%r966, %r967, %r983;
	// inline asm
	ld.const.u32 	%r970, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r984, %r970, -921707776;
	// inline asm
	mul.hi.u32 	%r969, %r970, %r983;
	// inline asm
	mad.lo.s32 	%r985, %r970, -921707776, %r966;
	setp.lt.u32 	%p119, %r985, %r984;
	selp.u32 	%r986, 1, 0, %p119;
	add.s32 	%r987, %r986, %r969;
	ld.const.u32 	%r973, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r988, %r973, -921707776;
	// inline asm
	mul.hi.u32 	%r972, %r973, %r983;
	// inline asm
	mad.lo.s32 	%r989, %r973, -921707776, %r987;
	setp.lt.u32 	%p120, %r989, %r988;
	selp.u32 	%r990, 1, 0, %p120;
	add.s32 	%r991, %r990, %r972;
	ld.const.u32 	%r976, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r992, %r976, -921707776;
	// inline asm
	mul.hi.u32 	%r975, %r976, %r983;
	// inline asm
	mad.lo.s32 	%r993, %r976, -921707776, %r991;
	setp.lt.u32 	%p121, %r993, %r992;
	selp.u32 	%r994, 1, 0, %p121;
	add.s32 	%r995, %r994, %r975;
	ld.const.u32 	%r979, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r996, %r979, -921707776;
	// inline asm
	mul.hi.u32 	%r978, %r979, %r983;
	// inline asm
	mad.lo.s32 	%r997, %r979, -921707776, %r995;
	setp.lt.u32 	%p122, %r997, %r996;
	selp.u32 	%r998, 1, 0, %p122;
	add.s32 	%r999, %r998, %r978;
	ld.const.u32 	%r982, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1000, %r982, -921707776;
	// inline asm
	mul.hi.u32 	%r981, %r982, %r983;
	// inline asm
	mad.lo.s32 	%r1001, %r982, -921707776, %r999;
	setp.lt.u32 	%p123, %r1001, %r1000;
	selp.u32 	%r1002, 1, 0, %p123;
	add.s32 	%r1003, %r1002, %r981;
	mul.wide.u32 	%rl53, %r1003, 2;
	cvt.u32.u64 	%r1004, %rl53;
	and.b32  	%r1005, %r1004, -4;
	cvt.u64.u32 	%rl54, %r997;
	cvt.u64.u32 	%rl55, %r1001;
	shl.b64 	%rl56, %rl55, 32;
	or.b64  	%rl57, %rl54, %rl56;
	shr.u64 	%rl58, %rl57, 33;
	mul.wide.u32 	%rl59, %r1003, -2147483648;
	or.b64  	%rl60, %rl58, %rl59;
	cvt.u32.u64 	%r1006, %rl60;
	shr.u32 	%r1007, %r1006, 30;
	or.b32  	%r1535, %r1007, %r1005;
	shr.u64 	%rl61, %rl57, 31;
	cvt.u32.u64 	%r1008, %rl61;
	and.b32  	%r1534, %r1008, -4;
	and.b64  	%rl62, %rl61, 4294967294;
	cvt.u32.u64 	%r222, %rl62;
	setp.gt.u32 	%p124, %r222, 3;
	selp.u32 	%r1009, 1, 0, %p124;
	add.s32 	%r1010, %r1535, %r1009;
	setp.gt.u32 	%p125, %r1010, -2147483648;
	selp.u32 	%r1011, 1, 0, %p125;
	cvt.u64.u32 	%rl63, %r1003;
	shr.u64 	%rl64, %rl63, 31;
	cvt.u32.u64 	%r1012, %rl64;
	add.s32 	%r1539, %r1011, %r1012;
	@%p125 bra 	BB2_124;

	mov.u32 	%r1533, 0;
	bra.uni 	BB2_125;

BB2_124:
	not.b32 	%r1015, %r1535;
	neg.s32 	%r1534, %r1534;
	setp.lt.u32 	%p126, %r222, 4;
	selp.u32 	%r1016, 1, 0, %p126;
	add.s32 	%r1535, %r1016, %r1015;
	mov.u32 	%r1533, -2147483648;

BB2_125:
	setp.gt.s32 	%p127, %r1535, 0;
	@%p127 bra 	BB2_127;

	mov.u32 	%r1538, 0;
	bra.uni 	BB2_129;

BB2_127:
	mov.u32 	%r1538, 0;

BB2_128:
	shr.u32 	%r1019, %r1534, 31;
	shl.b32 	%r1020, %r1535, 1;
	or.b32  	%r1535, %r1019, %r1020;
	shl.b32 	%r1534, %r1534, 1;
	add.s32 	%r1538, %r1538, -1;
	setp.gt.s32 	%p128, %r1535, 0;
	@%p128 bra 	BB2_128;

BB2_129:
	mul.lo.s32 	%r1537, %r1535, -921707870;
	mov.u32 	%r1023, -921707870;
	// inline asm
	mul.hi.u32 	%r1021, %r1535, %r1023;
	// inline asm
	setp.gt.s32 	%p129, %r1021, 0;
	mov.u32 	%r1536, %r1021;
	@%p129 bra 	BB2_130;
	bra.uni 	BB2_131;

BB2_130:
	shl.b32 	%r1024, %r1021, 1;
	shr.u32 	%r1025, %r1537, 31;
	or.b32  	%r1536, %r1024, %r1025;
	mul.lo.s32 	%r1537, %r1535, -1843415740;
	add.s32 	%r1538, %r1538, -1;

BB2_131:
	setp.ne.s32 	%p130, %r1537, 0;
	selp.u32 	%r1026, 1, 0, %p130;
	add.s32 	%r1027, %r1026, %r1536;
	shr.u32 	%r1028, %r1027, 8;
	shr.u32 	%r1029, %r1027, 7;
	and.b32  	%r1030, %r1029, 1;
	shl.b32 	%r1031, %r1538, 23;
	add.s32 	%r1032, %r1031, %r1028;
	add.s32 	%r1033, %r1032, %r1030;
	add.s32 	%r1034, %r1033, 1056964608;
	or.b32  	%r1035, %r1034, %r1533;
	mov.b32 	 %f696, %r1035;

BB2_132:
	and.b32  	%r1036, %r1539, 1;
	setp.eq.s32 	%p131, %r1036, 0;
	mul.rn.f32 	%f70, %f696, %f696;
	@%p131 bra 	BB2_134;

	mov.f32 	%f440, 0f37CCF5CE;
	mul.rn.f32 	%f441, %f440, %f70;
	add.f32 	%f442, %f441, 0fBAB6061A;
	mul.rn.f32 	%f443, %f442, %f70;
	add.f32 	%f444, %f443, 0f3D2AAAA5;
	mul.rn.f32 	%f445, %f444, %f70;
	add.f32 	%f446, %f445, 0fBF000000;
	mul.rn.f32 	%f447, %f446, %f70;
	add.f32 	%f697, %f447, 0f3F800000;
	bra.uni 	BB2_135;

BB2_134:
	mov.f32 	%f448, 0fB94CA1F9;
	mul.rn.f32 	%f449, %f448, %f70;
	add.f32 	%f450, %f449, 0f3C08839E;
	mul.rn.f32 	%f451, %f450, %f70;
	add.f32 	%f452, %f451, 0fBE2AAAA3;
	mul.rn.f32 	%f453, %f452, %f70;
	mul.rn.f32 	%f454, %f453, %f696;
	add.f32 	%f697, %f454, %f696;

BB2_135:
	and.b32  	%r1037, %r1539, 2;
	setp.eq.s32 	%p132, %r1037, 0;
	neg.f32 	%f457, %f697;
	selp.f32 	%f458, %f697, %f457, %p132;
	mul.f32 	%f459, %f458, %f2;
	add.f32 	%f460, %f66, %f459;
	max.f32 	%f74, %f460, %f123;
	mov.f32 	%f456, 0f3FFB53D2;
	// inline asm
	abs.f32 	%f455, %f456;
	// inline asm
	setp.gt.f32 	%p133, %f455, 0f473BA700;
	@%p133 bra 	BB2_137;

	mov.f32 	%f464, 0f3F22F983;
	mul.rn.f32 	%f463, %f456, %f464;
	// inline asm
	cvt.rni.f32.f32 	%f462, %f463;
	// inline asm
	cvt.rzi.s32.f32 	%r1546, %f462;
	cvt.rn.f32.s32 	%f466, %r1546;
	mov.f32 	%f467, 0f3FC90000;
	mul.rn.f32 	%f468, %f466, %f467;
	sub.f32 	%f469, %f456, %f468;
	mov.f32 	%f470, 0f39FD8000;
	mul.rn.f32 	%f471, %f466, %f470;
	sub.f32 	%f472, %f469, %f471;
	mov.f32 	%f473, 0f34A88000;
	mul.rn.f32 	%f474, %f466, %f473;
	sub.f32 	%f475, %f472, %f474;
	mov.f32 	%f476, 0f2E85A309;
	mul.rn.f32 	%f477, %f466, %f476;
	sub.f32 	%f698, %f475, %f477;
	bra.uni 	BB2_147;

BB2_137:
	ld.const.u32 	%r1039, [__GPU_i2opi_f];
	mov.u32 	%r1055, -78392832;
	// inline asm
	mul.hi.u32 	%r1038, %r1039, %r1055;
	// inline asm
	ld.const.u32 	%r1042, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1056, %r1042, -78392832;
	// inline asm
	mul.hi.u32 	%r1041, %r1042, %r1055;
	// inline asm
	mad.lo.s32 	%r1057, %r1042, -78392832, %r1038;
	setp.lt.u32 	%p134, %r1057, %r1056;
	selp.u32 	%r1058, 1, 0, %p134;
	add.s32 	%r1059, %r1058, %r1041;
	ld.const.u32 	%r1045, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1060, %r1045, -78392832;
	// inline asm
	mul.hi.u32 	%r1044, %r1045, %r1055;
	// inline asm
	mad.lo.s32 	%r1061, %r1045, -78392832, %r1059;
	setp.lt.u32 	%p135, %r1061, %r1060;
	selp.u32 	%r1062, 1, 0, %p135;
	add.s32 	%r1063, %r1062, %r1044;
	ld.const.u32 	%r1048, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1064, %r1048, -78392832;
	// inline asm
	mul.hi.u32 	%r1047, %r1048, %r1055;
	// inline asm
	mad.lo.s32 	%r1065, %r1048, -78392832, %r1063;
	setp.lt.u32 	%p136, %r1065, %r1064;
	selp.u32 	%r1066, 1, 0, %p136;
	add.s32 	%r1067, %r1066, %r1047;
	ld.const.u32 	%r1051, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1068, %r1051, -78392832;
	// inline asm
	mul.hi.u32 	%r1050, %r1051, %r1055;
	// inline asm
	mad.lo.s32 	%r1069, %r1051, -78392832, %r1067;
	setp.lt.u32 	%p137, %r1069, %r1068;
	selp.u32 	%r1070, 1, 0, %p137;
	add.s32 	%r1071, %r1070, %r1050;
	ld.const.u32 	%r1054, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1072, %r1054, -78392832;
	// inline asm
	mul.hi.u32 	%r1053, %r1054, %r1055;
	// inline asm
	mad.lo.s32 	%r1073, %r1054, -78392832, %r1071;
	setp.lt.u32 	%p138, %r1073, %r1072;
	selp.u32 	%r1074, 1, 0, %p138;
	add.s32 	%r1075, %r1074, %r1053;
	mul.wide.u32 	%rl65, %r1075, 2;
	cvt.u32.u64 	%r1076, %rl65;
	and.b32  	%r1077, %r1076, -4;
	cvt.u64.u32 	%rl66, %r1069;
	cvt.u64.u32 	%rl67, %r1073;
	shl.b64 	%rl68, %rl67, 32;
	or.b64  	%rl69, %rl66, %rl68;
	shr.u64 	%rl70, %rl69, 33;
	mul.wide.u32 	%rl71, %r1075, -2147483648;
	or.b64  	%rl72, %rl70, %rl71;
	cvt.u32.u64 	%r1078, %rl72;
	shr.u32 	%r1079, %r1078, 30;
	or.b32  	%r1542, %r1079, %r1077;
	shr.u64 	%rl73, %rl69, 31;
	cvt.u32.u64 	%r1080, %rl73;
	and.b32  	%r1541, %r1080, -4;
	and.b64  	%rl74, %rl73, 4294967294;
	cvt.u32.u64 	%r249, %rl74;
	setp.gt.u32 	%p139, %r249, 3;
	selp.u32 	%r1081, 1, 0, %p139;
	add.s32 	%r1082, %r1542, %r1081;
	setp.gt.u32 	%p140, %r1082, -2147483648;
	selp.u32 	%r1083, 1, 0, %p140;
	cvt.u64.u32 	%rl75, %r1075;
	shr.u64 	%rl76, %rl75, 31;
	cvt.u32.u64 	%r1084, %rl76;
	add.s32 	%r1546, %r1083, %r1084;
	@%p140 bra 	BB2_139;

	mov.u32 	%r1540, 0;
	bra.uni 	BB2_140;

BB2_139:
	not.b32 	%r1087, %r1542;
	neg.s32 	%r1541, %r1541;
	setp.lt.u32 	%p141, %r249, 4;
	selp.u32 	%r1088, 1, 0, %p141;
	add.s32 	%r1542, %r1088, %r1087;
	mov.u32 	%r1540, -2147483648;

BB2_140:
	setp.gt.s32 	%p142, %r1542, 0;
	@%p142 bra 	BB2_142;

	mov.u32 	%r1545, 0;
	bra.uni 	BB2_144;

BB2_142:
	mov.u32 	%r1545, 0;

BB2_143:
	shr.u32 	%r1091, %r1541, 31;
	shl.b32 	%r1092, %r1542, 1;
	or.b32  	%r1542, %r1091, %r1092;
	shl.b32 	%r1541, %r1541, 1;
	add.s32 	%r1545, %r1545, -1;
	setp.gt.s32 	%p143, %r1542, 0;
	@%p143 bra 	BB2_143;

BB2_144:
	mul.lo.s32 	%r1544, %r1542, -921707870;
	mov.u32 	%r1095, -921707870;
	// inline asm
	mul.hi.u32 	%r1093, %r1542, %r1095;
	// inline asm
	setp.gt.s32 	%p144, %r1093, 0;
	mov.u32 	%r1543, %r1093;
	@%p144 bra 	BB2_145;
	bra.uni 	BB2_146;

BB2_145:
	shl.b32 	%r1096, %r1093, 1;
	shr.u32 	%r1097, %r1544, 31;
	or.b32  	%r1543, %r1096, %r1097;
	mul.lo.s32 	%r1544, %r1542, -1843415740;
	add.s32 	%r1545, %r1545, -1;

BB2_146:
	setp.ne.s32 	%p145, %r1544, 0;
	selp.u32 	%r1098, 1, 0, %p145;
	add.s32 	%r1099, %r1098, %r1543;
	shr.u32 	%r1100, %r1099, 8;
	shr.u32 	%r1101, %r1099, 7;
	and.b32  	%r1102, %r1101, 1;
	shl.b32 	%r1103, %r1545, 23;
	add.s32 	%r1104, %r1103, %r1100;
	add.s32 	%r1105, %r1104, %r1102;
	add.s32 	%r1106, %r1105, 1056964608;
	or.b32  	%r1107, %r1106, %r1540;
	mov.b32 	 %f698, %r1107;

BB2_147:
	add.s32 	%r274, %r1546, 1;
	and.b32  	%r1108, %r274, 1;
	setp.eq.s32 	%p146, %r1108, 0;
	mul.rn.f32 	%f78, %f698, %f698;
	@%p146 bra 	BB2_149;

	mov.f32 	%f478, 0f37CCF5CE;
	mul.rn.f32 	%f479, %f478, %f78;
	add.f32 	%f480, %f479, 0fBAB6061A;
	mul.rn.f32 	%f481, %f480, %f78;
	add.f32 	%f482, %f481, 0f3D2AAAA5;
	mul.rn.f32 	%f483, %f482, %f78;
	add.f32 	%f484, %f483, 0fBF000000;
	mul.rn.f32 	%f485, %f484, %f78;
	add.f32 	%f699, %f485, 0f3F800000;
	bra.uni 	BB2_150;

BB2_149:
	mov.f32 	%f486, 0fB94CA1F9;
	mul.rn.f32 	%f487, %f486, %f78;
	add.f32 	%f488, %f487, 0f3C08839E;
	mul.rn.f32 	%f489, %f488, %f78;
	add.f32 	%f490, %f489, 0fBE2AAAA3;
	mul.rn.f32 	%f491, %f490, %f78;
	mul.rn.f32 	%f492, %f491, %f698;
	add.f32 	%f699, %f492, %f698;

BB2_150:
	and.b32  	%r1109, %r274, 2;
	setp.eq.s32 	%p147, %r1109, 0;
	neg.f32 	%f495, %f699;
	selp.f32 	%f496, %f699, %f495, %p147;
	mul.f32 	%f82, %f496, %f1;
	// inline asm
	abs.f32 	%f493, %f456;
	// inline asm
	setp.gt.f32 	%p148, %f493, 0f473BA700;
	@%p148 bra 	BB2_152;

	mov.f32 	%f499, 0f3F22F983;
	mul.rn.f32 	%f498, %f456, %f499;
	// inline asm
	cvt.rni.f32.f32 	%f497, %f498;
	// inline asm
	cvt.rzi.s32.f32 	%r1553, %f497;
	cvt.rn.f32.s32 	%f501, %r1553;
	mov.f32 	%f502, 0f3FC90000;
	mul.rn.f32 	%f503, %f501, %f502;
	sub.f32 	%f504, %f456, %f503;
	mov.f32 	%f505, 0f39FD8000;
	mul.rn.f32 	%f506, %f501, %f505;
	sub.f32 	%f507, %f504, %f506;
	mov.f32 	%f508, 0f34A88000;
	mul.rn.f32 	%f509, %f501, %f508;
	sub.f32 	%f510, %f507, %f509;
	mov.f32 	%f511, 0f2E85A309;
	mul.rn.f32 	%f512, %f501, %f511;
	sub.f32 	%f700, %f510, %f512;
	bra.uni 	BB2_162;

BB2_152:
	ld.const.u32 	%r1111, [__GPU_i2opi_f];
	mov.u32 	%r1127, -78392832;
	// inline asm
	mul.hi.u32 	%r1110, %r1111, %r1127;
	// inline asm
	ld.const.u32 	%r1114, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1128, %r1114, -78392832;
	// inline asm
	mul.hi.u32 	%r1113, %r1114, %r1127;
	// inline asm
	mad.lo.s32 	%r1129, %r1114, -78392832, %r1110;
	setp.lt.u32 	%p149, %r1129, %r1128;
	selp.u32 	%r1130, 1, 0, %p149;
	add.s32 	%r1131, %r1130, %r1113;
	ld.const.u32 	%r1117, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1132, %r1117, -78392832;
	// inline asm
	mul.hi.u32 	%r1116, %r1117, %r1127;
	// inline asm
	mad.lo.s32 	%r1133, %r1117, -78392832, %r1131;
	setp.lt.u32 	%p150, %r1133, %r1132;
	selp.u32 	%r1134, 1, 0, %p150;
	add.s32 	%r1135, %r1134, %r1116;
	ld.const.u32 	%r1120, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1136, %r1120, -78392832;
	// inline asm
	mul.hi.u32 	%r1119, %r1120, %r1127;
	// inline asm
	mad.lo.s32 	%r1137, %r1120, -78392832, %r1135;
	setp.lt.u32 	%p151, %r1137, %r1136;
	selp.u32 	%r1138, 1, 0, %p151;
	add.s32 	%r1139, %r1138, %r1119;
	ld.const.u32 	%r1123, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1140, %r1123, -78392832;
	// inline asm
	mul.hi.u32 	%r1122, %r1123, %r1127;
	// inline asm
	mad.lo.s32 	%r1141, %r1123, -78392832, %r1139;
	setp.lt.u32 	%p152, %r1141, %r1140;
	selp.u32 	%r1142, 1, 0, %p152;
	add.s32 	%r1143, %r1142, %r1122;
	ld.const.u32 	%r1126, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1144, %r1126, -78392832;
	// inline asm
	mul.hi.u32 	%r1125, %r1126, %r1127;
	// inline asm
	mad.lo.s32 	%r1145, %r1126, -78392832, %r1143;
	setp.lt.u32 	%p153, %r1145, %r1144;
	selp.u32 	%r1146, 1, 0, %p153;
	add.s32 	%r1147, %r1146, %r1125;
	mul.wide.u32 	%rl77, %r1147, 2;
	cvt.u32.u64 	%r1148, %rl77;
	and.b32  	%r1149, %r1148, -4;
	cvt.u64.u32 	%rl78, %r1141;
	cvt.u64.u32 	%rl79, %r1145;
	shl.b64 	%rl80, %rl79, 32;
	or.b64  	%rl81, %rl78, %rl80;
	shr.u64 	%rl82, %rl81, 33;
	mul.wide.u32 	%rl83, %r1147, -2147483648;
	or.b64  	%rl84, %rl82, %rl83;
	cvt.u32.u64 	%r1150, %rl84;
	shr.u32 	%r1151, %r1150, 30;
	or.b32  	%r1549, %r1151, %r1149;
	shr.u64 	%rl85, %rl81, 31;
	cvt.u32.u64 	%r1152, %rl85;
	and.b32  	%r1548, %r1152, -4;
	and.b64  	%rl86, %rl85, 4294967294;
	cvt.u32.u64 	%r277, %rl86;
	setp.gt.u32 	%p154, %r277, 3;
	selp.u32 	%r1153, 1, 0, %p154;
	add.s32 	%r1154, %r1549, %r1153;
	setp.gt.u32 	%p155, %r1154, -2147483648;
	selp.u32 	%r1155, 1, 0, %p155;
	cvt.u64.u32 	%rl87, %r1147;
	shr.u64 	%rl88, %rl87, 31;
	cvt.u32.u64 	%r1156, %rl88;
	add.s32 	%r1553, %r1155, %r1156;
	@%p155 bra 	BB2_154;

	mov.u32 	%r1547, 0;
	bra.uni 	BB2_155;

BB2_154:
	not.b32 	%r1159, %r1549;
	neg.s32 	%r1548, %r1548;
	setp.lt.u32 	%p156, %r277, 4;
	selp.u32 	%r1160, 1, 0, %p156;
	add.s32 	%r1549, %r1160, %r1159;
	mov.u32 	%r1547, -2147483648;

BB2_155:
	setp.gt.s32 	%p157, %r1549, 0;
	@%p157 bra 	BB2_157;

	mov.u32 	%r1552, 0;
	bra.uni 	BB2_159;

BB2_157:
	mov.u32 	%r1552, 0;

BB2_158:
	shr.u32 	%r1163, %r1548, 31;
	shl.b32 	%r1164, %r1549, 1;
	or.b32  	%r1549, %r1163, %r1164;
	shl.b32 	%r1548, %r1548, 1;
	add.s32 	%r1552, %r1552, -1;
	setp.gt.s32 	%p158, %r1549, 0;
	@%p158 bra 	BB2_158;

BB2_159:
	mul.lo.s32 	%r1551, %r1549, -921707870;
	mov.u32 	%r1167, -921707870;
	// inline asm
	mul.hi.u32 	%r1165, %r1549, %r1167;
	// inline asm
	setp.gt.s32 	%p159, %r1165, 0;
	mov.u32 	%r1550, %r1165;
	@%p159 bra 	BB2_160;
	bra.uni 	BB2_161;

BB2_160:
	shl.b32 	%r1168, %r1165, 1;
	shr.u32 	%r1169, %r1551, 31;
	or.b32  	%r1550, %r1168, %r1169;
	mul.lo.s32 	%r1551, %r1549, -1843415740;
	add.s32 	%r1552, %r1552, -1;

BB2_161:
	setp.ne.s32 	%p160, %r1551, 0;
	selp.u32 	%r1170, 1, 0, %p160;
	add.s32 	%r1171, %r1170, %r1550;
	shr.u32 	%r1172, %r1171, 8;
	shr.u32 	%r1173, %r1171, 7;
	and.b32  	%r1174, %r1173, 1;
	shl.b32 	%r1175, %r1552, 23;
	add.s32 	%r1176, %r1175, %r1172;
	add.s32 	%r1177, %r1176, %r1174;
	add.s32 	%r1178, %r1177, 1056964608;
	or.b32  	%r1179, %r1178, %r1547;
	mov.b32 	 %f700, %r1179;

BB2_162:
	and.b32  	%r1180, %r1553, 1;
	setp.eq.s32 	%p161, %r1180, 0;
	mul.rn.f32 	%f86, %f700, %f700;
	@%p161 bra 	BB2_164;

	mov.f32 	%f513, 0f37CCF5CE;
	mul.rn.f32 	%f514, %f513, %f86;
	add.f32 	%f515, %f514, 0fBAB6061A;
	mul.rn.f32 	%f516, %f515, %f86;
	add.f32 	%f517, %f516, 0f3D2AAAA5;
	mul.rn.f32 	%f518, %f517, %f86;
	add.f32 	%f519, %f518, 0fBF000000;
	mul.rn.f32 	%f520, %f519, %f86;
	add.f32 	%f701, %f520, 0f3F800000;
	bra.uni 	BB2_165;

BB2_164:
	mov.f32 	%f521, 0fB94CA1F9;
	mul.rn.f32 	%f522, %f521, %f86;
	add.f32 	%f523, %f522, 0f3C08839E;
	mul.rn.f32 	%f524, %f523, %f86;
	add.f32 	%f525, %f524, 0fBE2AAAA3;
	mul.rn.f32 	%f526, %f525, %f86;
	mul.rn.f32 	%f527, %f526, %f700;
	add.f32 	%f701, %f527, %f700;

BB2_165:
	and.b32  	%r1181, %r1553, 2;
	setp.eq.s32 	%p162, %r1181, 0;
	neg.f32 	%f530, %f701;
	selp.f32 	%f531, %f701, %f530, %p162;
	mul.f32 	%f532, %f531, %f2;
	add.f32 	%f533, %f82, %f532;
	max.f32 	%f90, %f533, %f123;
	mov.f32 	%f529, 0f4016CBE4;
	// inline asm
	abs.f32 	%f528, %f529;
	// inline asm
	setp.gt.f32 	%p163, %f528, 0f473BA700;
	@%p163 bra 	BB2_167;

	mov.f32 	%f537, 0f3F22F983;
	mul.rn.f32 	%f536, %f529, %f537;
	// inline asm
	cvt.rni.f32.f32 	%f535, %f536;
	// inline asm
	cvt.rzi.s32.f32 	%r1562, %f535;
	cvt.rn.f32.s32 	%f539, %r1562;
	mov.f32 	%f540, 0f3FC90000;
	mul.rn.f32 	%f541, %f539, %f540;
	sub.f32 	%f542, %f529, %f541;
	mov.f32 	%f543, 0f39FD8000;
	mul.rn.f32 	%f544, %f539, %f543;
	sub.f32 	%f545, %f542, %f544;
	mov.f32 	%f546, 0f34A88000;
	mul.rn.f32 	%f547, %f539, %f546;
	sub.f32 	%f548, %f545, %f547;
	mov.f32 	%f549, 0f2E85A309;
	mul.rn.f32 	%f550, %f539, %f549;
	sub.f32 	%f702, %f548, %f550;
	bra.uni 	BB2_177;

BB2_167:
	ld.const.u32 	%r1183, [__GPU_i2opi_f];
	mov.u32 	%r1199, -1765022720;
	// inline asm
	mul.hi.u32 	%r1182, %r1183, %r1199;
	// inline asm
	ld.const.u32 	%r1186, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1200, %r1186, -1765022720;
	// inline asm
	mul.hi.u32 	%r1185, %r1186, %r1199;
	// inline asm
	mad.lo.s32 	%r1201, %r1186, -1765022720, %r1182;
	setp.lt.u32 	%p164, %r1201, %r1200;
	selp.u32 	%r1202, 1, 0, %p164;
	add.s32 	%r1203, %r1202, %r1185;
	ld.const.u32 	%r1189, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1204, %r1189, -1765022720;
	// inline asm
	mul.hi.u32 	%r1188, %r1189, %r1199;
	// inline asm
	mad.lo.s32 	%r1205, %r1189, -1765022720, %r1203;
	setp.lt.u32 	%p165, %r1205, %r1204;
	selp.u32 	%r1206, 1, 0, %p165;
	add.s32 	%r1207, %r1206, %r1188;
	ld.const.u32 	%r1192, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1208, %r1192, -1765022720;
	// inline asm
	mul.hi.u32 	%r1191, %r1192, %r1199;
	// inline asm
	mad.lo.s32 	%r1209, %r1192, -1765022720, %r1207;
	setp.lt.u32 	%p166, %r1209, %r1208;
	selp.u32 	%r1210, 1, 0, %p166;
	add.s32 	%r1211, %r1210, %r1191;
	ld.const.u32 	%r1195, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1212, %r1195, -1765022720;
	// inline asm
	mul.hi.u32 	%r1194, %r1195, %r1199;
	// inline asm
	mad.lo.s32 	%r1213, %r1195, -1765022720, %r1211;
	setp.lt.u32 	%p167, %r1213, %r1212;
	selp.u32 	%r1214, 1, 0, %p167;
	add.s32 	%r1215, %r1214, %r1194;
	ld.const.u32 	%r1198, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1216, %r1198, -1765022720;
	// inline asm
	mul.hi.u32 	%r1197, %r1198, %r1199;
	// inline asm
	mad.lo.s32 	%r1217, %r1198, -1765022720, %r1215;
	setp.lt.u32 	%p168, %r1217, %r1216;
	selp.u32 	%r1218, 1, 0, %p168;
	add.s32 	%r1219, %r1218, %r1197;
	shr.u32 	%r1220, %r1219, 30;
	shl.b32 	%r1221, %r1219, 2;
	cvt.u64.u32 	%rl89, %r1217;
	shl.b64 	%rl90, %rl89, 32;
	shr.u64 	%rl91, %rl90, 62;
	cvt.u32.u64 	%r1222, %rl91;
	or.b32  	%r1558, %r1222, %r1221;
	shl.b32 	%r304, %r1217, 2;
	setp.ne.s32 	%p169, %r304, 0;
	selp.u32 	%r1223, 1, 0, %p169;
	add.s32 	%r1224, %r1223, %r1558;
	setp.gt.u32 	%p170, %r1224, -2147483648;
	selp.u32 	%r1225, 1, 0, %p170;
	add.s32 	%r1562, %r1225, %r1220;
	@%p170 bra 	BB2_169;

	mov.u32 	%r1554, 0;
	mov.u32 	%r1557, %r304;
	bra.uni 	BB2_170;

BB2_169:
	not.b32 	%r1228, %r1558;
	neg.s32 	%r306, %r304;
	setp.eq.s32 	%p171, %r304, 0;
	selp.u32 	%r1229, 1, 0, %p171;
	add.s32 	%r1558, %r1229, %r1228;
	mov.u32 	%r1554, -2147483648;
	mov.u32 	%r1557, %r306;

BB2_170:
	mov.u32 	%r1556, %r1557;
	setp.gt.s32 	%p172, %r1558, 0;
	@%p172 bra 	BB2_172;

	mov.u32 	%r1561, 0;
	bra.uni 	BB2_174;

BB2_172:
	mov.u32 	%r1561, 0;

BB2_173:
	shr.u32 	%r1232, %r1556, 31;
	shl.b32 	%r1233, %r1558, 1;
	or.b32  	%r1558, %r1232, %r1233;
	shl.b32 	%r1556, %r1556, 1;
	add.s32 	%r1561, %r1561, -1;
	setp.gt.s32 	%p173, %r1558, 0;
	@%p173 bra 	BB2_173;

BB2_174:
	mul.lo.s32 	%r1560, %r1558, -921707870;
	mov.u32 	%r1236, -921707870;
	// inline asm
	mul.hi.u32 	%r1234, %r1558, %r1236;
	// inline asm
	setp.gt.s32 	%p174, %r1234, 0;
	mov.u32 	%r1559, %r1234;
	@%p174 bra 	BB2_175;
	bra.uni 	BB2_176;

BB2_175:
	shl.b32 	%r1237, %r1234, 1;
	shr.u32 	%r1238, %r1560, 31;
	or.b32  	%r1559, %r1237, %r1238;
	mul.lo.s32 	%r1560, %r1558, -1843415740;
	add.s32 	%r1561, %r1561, -1;

BB2_176:
	setp.ne.s32 	%p175, %r1560, 0;
	selp.u32 	%r1239, 1, 0, %p175;
	add.s32 	%r1240, %r1239, %r1559;
	shr.u32 	%r1241, %r1240, 8;
	shr.u32 	%r1242, %r1240, 7;
	and.b32  	%r1243, %r1242, 1;
	shl.b32 	%r1244, %r1561, 23;
	add.s32 	%r1245, %r1244, %r1241;
	add.s32 	%r1246, %r1245, %r1243;
	add.s32 	%r1247, %r1246, 1056964608;
	or.b32  	%r1248, %r1247, %r1554;
	mov.b32 	 %f702, %r1248;

BB2_177:
	add.s32 	%r328, %r1562, 1;
	and.b32  	%r1249, %r328, 1;
	setp.eq.s32 	%p176, %r1249, 0;
	mul.rn.f32 	%f94, %f702, %f702;
	@%p176 bra 	BB2_179;

	mov.f32 	%f551, 0f37CCF5CE;
	mul.rn.f32 	%f552, %f551, %f94;
	add.f32 	%f553, %f552, 0fBAB6061A;
	mul.rn.f32 	%f554, %f553, %f94;
	add.f32 	%f555, %f554, 0f3D2AAAA5;
	mul.rn.f32 	%f556, %f555, %f94;
	add.f32 	%f557, %f556, 0fBF000000;
	mul.rn.f32 	%f558, %f557, %f94;
	add.f32 	%f703, %f558, 0f3F800000;
	bra.uni 	BB2_180;

BB2_179:
	mov.f32 	%f559, 0fB94CA1F9;
	mul.rn.f32 	%f560, %f559, %f94;
	add.f32 	%f561, %f560, 0f3C08839E;
	mul.rn.f32 	%f562, %f561, %f94;
	add.f32 	%f563, %f562, 0fBE2AAAA3;
	mul.rn.f32 	%f564, %f563, %f94;
	mul.rn.f32 	%f565, %f564, %f702;
	add.f32 	%f703, %f565, %f702;

BB2_180:
	and.b32  	%r1250, %r328, 2;
	setp.eq.s32 	%p177, %r1250, 0;
	neg.f32 	%f568, %f703;
	selp.f32 	%f569, %f703, %f568, %p177;
	mul.f32 	%f98, %f569, %f1;
	// inline asm
	abs.f32 	%f566, %f529;
	// inline asm
	setp.gt.f32 	%p178, %f566, 0f473BA700;
	@%p178 bra 	BB2_182;

	mov.f32 	%f572, 0f3F22F983;
	mul.rn.f32 	%f571, %f529, %f572;
	// inline asm
	cvt.rni.f32.f32 	%f570, %f571;
	// inline asm
	cvt.rzi.s32.f32 	%r1571, %f570;
	cvt.rn.f32.s32 	%f574, %r1571;
	mov.f32 	%f575, 0f3FC90000;
	mul.rn.f32 	%f576, %f574, %f575;
	sub.f32 	%f577, %f529, %f576;
	mov.f32 	%f578, 0f39FD8000;
	mul.rn.f32 	%f579, %f574, %f578;
	sub.f32 	%f580, %f577, %f579;
	mov.f32 	%f581, 0f34A88000;
	mul.rn.f32 	%f582, %f574, %f581;
	sub.f32 	%f583, %f580, %f582;
	mov.f32 	%f584, 0f2E85A309;
	mul.rn.f32 	%f585, %f574, %f584;
	sub.f32 	%f704, %f583, %f585;
	bra.uni 	BB2_192;

BB2_182:
	ld.const.u32 	%r1252, [__GPU_i2opi_f];
	mov.u32 	%r1268, -1765022720;
	// inline asm
	mul.hi.u32 	%r1251, %r1252, %r1268;
	// inline asm
	ld.const.u32 	%r1255, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1269, %r1255, -1765022720;
	// inline asm
	mul.hi.u32 	%r1254, %r1255, %r1268;
	// inline asm
	mad.lo.s32 	%r1270, %r1255, -1765022720, %r1251;
	setp.lt.u32 	%p179, %r1270, %r1269;
	selp.u32 	%r1271, 1, 0, %p179;
	add.s32 	%r1272, %r1271, %r1254;
	ld.const.u32 	%r1258, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1273, %r1258, -1765022720;
	// inline asm
	mul.hi.u32 	%r1257, %r1258, %r1268;
	// inline asm
	mad.lo.s32 	%r1274, %r1258, -1765022720, %r1272;
	setp.lt.u32 	%p180, %r1274, %r1273;
	selp.u32 	%r1275, 1, 0, %p180;
	add.s32 	%r1276, %r1275, %r1257;
	ld.const.u32 	%r1261, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1277, %r1261, -1765022720;
	// inline asm
	mul.hi.u32 	%r1260, %r1261, %r1268;
	// inline asm
	mad.lo.s32 	%r1278, %r1261, -1765022720, %r1276;
	setp.lt.u32 	%p181, %r1278, %r1277;
	selp.u32 	%r1279, 1, 0, %p181;
	add.s32 	%r1280, %r1279, %r1260;
	ld.const.u32 	%r1264, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1281, %r1264, -1765022720;
	// inline asm
	mul.hi.u32 	%r1263, %r1264, %r1268;
	// inline asm
	mad.lo.s32 	%r1282, %r1264, -1765022720, %r1280;
	setp.lt.u32 	%p182, %r1282, %r1281;
	selp.u32 	%r1283, 1, 0, %p182;
	add.s32 	%r1284, %r1283, %r1263;
	ld.const.u32 	%r1267, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1285, %r1267, -1765022720;
	// inline asm
	mul.hi.u32 	%r1266, %r1267, %r1268;
	// inline asm
	mad.lo.s32 	%r1286, %r1267, -1765022720, %r1284;
	setp.lt.u32 	%p183, %r1286, %r1285;
	selp.u32 	%r1287, 1, 0, %p183;
	add.s32 	%r1288, %r1287, %r1266;
	shr.u32 	%r1289, %r1288, 30;
	shl.b32 	%r1290, %r1288, 2;
	cvt.u64.u32 	%rl92, %r1286;
	shl.b64 	%rl93, %rl92, 32;
	shr.u64 	%rl94, %rl93, 62;
	cvt.u32.u64 	%r1291, %rl94;
	or.b32  	%r1567, %r1291, %r1290;
	shl.b32 	%r331, %r1286, 2;
	setp.ne.s32 	%p184, %r331, 0;
	selp.u32 	%r1292, 1, 0, %p184;
	add.s32 	%r1293, %r1292, %r1567;
	setp.gt.u32 	%p185, %r1293, -2147483648;
	selp.u32 	%r1294, 1, 0, %p185;
	add.s32 	%r1571, %r1294, %r1289;
	@%p185 bra 	BB2_184;

	mov.u32 	%r1563, 0;
	mov.u32 	%r1566, %r331;
	bra.uni 	BB2_185;

BB2_184:
	not.b32 	%r1297, %r1567;
	neg.s32 	%r333, %r331;
	setp.eq.s32 	%p186, %r331, 0;
	selp.u32 	%r1298, 1, 0, %p186;
	add.s32 	%r1567, %r1298, %r1297;
	mov.u32 	%r1563, -2147483648;
	mov.u32 	%r1566, %r333;

BB2_185:
	mov.u32 	%r1565, %r1566;
	setp.gt.s32 	%p187, %r1567, 0;
	@%p187 bra 	BB2_187;

	mov.u32 	%r1570, 0;
	bra.uni 	BB2_189;

BB2_187:
	mov.u32 	%r1570, 0;

BB2_188:
	shr.u32 	%r1301, %r1565, 31;
	shl.b32 	%r1302, %r1567, 1;
	or.b32  	%r1567, %r1301, %r1302;
	shl.b32 	%r1565, %r1565, 1;
	add.s32 	%r1570, %r1570, -1;
	setp.gt.s32 	%p188, %r1567, 0;
	@%p188 bra 	BB2_188;

BB2_189:
	mul.lo.s32 	%r1569, %r1567, -921707870;
	mov.u32 	%r1305, -921707870;
	// inline asm
	mul.hi.u32 	%r1303, %r1567, %r1305;
	// inline asm
	setp.gt.s32 	%p189, %r1303, 0;
	mov.u32 	%r1568, %r1303;
	@%p189 bra 	BB2_190;
	bra.uni 	BB2_191;

BB2_190:
	shl.b32 	%r1306, %r1303, 1;
	shr.u32 	%r1307, %r1569, 31;
	or.b32  	%r1568, %r1306, %r1307;
	mul.lo.s32 	%r1569, %r1567, -1843415740;
	add.s32 	%r1570, %r1570, -1;

BB2_191:
	setp.ne.s32 	%p190, %r1569, 0;
	selp.u32 	%r1308, 1, 0, %p190;
	add.s32 	%r1309, %r1308, %r1568;
	shr.u32 	%r1310, %r1309, 8;
	shr.u32 	%r1311, %r1309, 7;
	and.b32  	%r1312, %r1311, 1;
	shl.b32 	%r1313, %r1570, 23;
	add.s32 	%r1314, %r1313, %r1310;
	add.s32 	%r1315, %r1314, %r1312;
	add.s32 	%r1316, %r1315, 1056964608;
	or.b32  	%r1317, %r1316, %r1563;
	mov.b32 	 %f704, %r1317;

BB2_192:
	and.b32  	%r1318, %r1571, 1;
	setp.eq.s32 	%p191, %r1318, 0;
	mul.rn.f32 	%f102, %f704, %f704;
	@%p191 bra 	BB2_194;

	mov.f32 	%f586, 0f37CCF5CE;
	mul.rn.f32 	%f587, %f586, %f102;
	add.f32 	%f588, %f587, 0fBAB6061A;
	mul.rn.f32 	%f589, %f588, %f102;
	add.f32 	%f590, %f589, 0f3D2AAAA5;
	mul.rn.f32 	%f591, %f590, %f102;
	add.f32 	%f592, %f591, 0fBF000000;
	mul.rn.f32 	%f593, %f592, %f102;
	add.f32 	%f705, %f593, 0f3F800000;
	bra.uni 	BB2_195;

BB2_194:
	mov.f32 	%f594, 0fB94CA1F9;
	mul.rn.f32 	%f595, %f594, %f102;
	add.f32 	%f596, %f595, 0f3C08839E;
	mul.rn.f32 	%f597, %f596, %f102;
	add.f32 	%f598, %f597, 0fBE2AAAA3;
	mul.rn.f32 	%f599, %f598, %f102;
	mul.rn.f32 	%f600, %f599, %f704;
	add.f32 	%f705, %f600, %f704;

BB2_195:
	and.b32  	%r1319, %r1571, 2;
	setp.eq.s32 	%p192, %r1319, 0;
	neg.f32 	%f603, %f705;
	selp.f32 	%f604, %f705, %f603, %p192;
	mul.f32 	%f605, %f604, %f2;
	add.f32 	%f606, %f98, %f605;
	max.f32 	%f106, %f606, %f123;
	mov.f32 	%f602, 0f402FEDE0;
	// inline asm
	abs.f32 	%f601, %f602;
	// inline asm
	setp.gt.f32 	%p193, %f601, 0f473BA700;
	@%p193 bra 	BB2_197;

	mov.f32 	%f610, 0f3F22F983;
	mul.rn.f32 	%f609, %f602, %f610;
	// inline asm
	cvt.rni.f32.f32 	%f608, %f609;
	// inline asm
	cvt.rzi.s32.f32 	%r1580, %f608;
	cvt.rn.f32.s32 	%f612, %r1580;
	mov.f32 	%f613, 0f3FC90000;
	mul.rn.f32 	%f614, %f612, %f613;
	sub.f32 	%f615, %f602, %f614;
	mov.f32 	%f616, 0f39FD8000;
	mul.rn.f32 	%f617, %f612, %f616;
	sub.f32 	%f618, %f615, %f617;
	mov.f32 	%f619, 0f34A88000;
	mul.rn.f32 	%f620, %f612, %f619;
	sub.f32 	%f621, %f618, %f620;
	mov.f32 	%f622, 0f2E85A309;
	mul.rn.f32 	%f623, %f612, %f622;
	sub.f32 	%f706, %f621, %f623;
	bra.uni 	BB2_207;

BB2_197:
	ld.const.u32 	%r1321, [__GPU_i2opi_f];
	mov.u32 	%r1337, -1343365120;
	// inline asm
	mul.hi.u32 	%r1320, %r1321, %r1337;
	// inline asm
	ld.const.u32 	%r1324, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1338, %r1324, -1343365120;
	// inline asm
	mul.hi.u32 	%r1323, %r1324, %r1337;
	// inline asm
	mad.lo.s32 	%r1339, %r1324, -1343365120, %r1320;
	setp.lt.u32 	%p194, %r1339, %r1338;
	selp.u32 	%r1340, 1, 0, %p194;
	add.s32 	%r1341, %r1340, %r1323;
	ld.const.u32 	%r1327, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1342, %r1327, -1343365120;
	// inline asm
	mul.hi.u32 	%r1326, %r1327, %r1337;
	// inline asm
	mad.lo.s32 	%r1343, %r1327, -1343365120, %r1341;
	setp.lt.u32 	%p195, %r1343, %r1342;
	selp.u32 	%r1344, 1, 0, %p195;
	add.s32 	%r1345, %r1344, %r1326;
	ld.const.u32 	%r1330, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1346, %r1330, -1343365120;
	// inline asm
	mul.hi.u32 	%r1329, %r1330, %r1337;
	// inline asm
	mad.lo.s32 	%r1347, %r1330, -1343365120, %r1345;
	setp.lt.u32 	%p196, %r1347, %r1346;
	selp.u32 	%r1348, 1, 0, %p196;
	add.s32 	%r1349, %r1348, %r1329;
	ld.const.u32 	%r1333, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1350, %r1333, -1343365120;
	// inline asm
	mul.hi.u32 	%r1332, %r1333, %r1337;
	// inline asm
	mad.lo.s32 	%r1351, %r1333, -1343365120, %r1349;
	setp.lt.u32 	%p197, %r1351, %r1350;
	selp.u32 	%r1352, 1, 0, %p197;
	add.s32 	%r1353, %r1352, %r1332;
	ld.const.u32 	%r1336, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1354, %r1336, -1343365120;
	// inline asm
	mul.hi.u32 	%r1335, %r1336, %r1337;
	// inline asm
	mad.lo.s32 	%r1355, %r1336, -1343365120, %r1353;
	setp.lt.u32 	%p198, %r1355, %r1354;
	selp.u32 	%r1356, 1, 0, %p198;
	add.s32 	%r1357, %r1356, %r1335;
	shr.u32 	%r1358, %r1357, 30;
	shl.b32 	%r1359, %r1357, 2;
	cvt.u64.u32 	%rl95, %r1355;
	shl.b64 	%rl96, %rl95, 32;
	shr.u64 	%rl97, %rl96, 62;
	cvt.u32.u64 	%r1360, %rl97;
	or.b32  	%r1576, %r1360, %r1359;
	shl.b32 	%r357, %r1355, 2;
	setp.ne.s32 	%p199, %r357, 0;
	selp.u32 	%r1361, 1, 0, %p199;
	add.s32 	%r1362, %r1361, %r1576;
	setp.gt.u32 	%p200, %r1362, -2147483648;
	selp.u32 	%r1363, 1, 0, %p200;
	add.s32 	%r1580, %r1363, %r1358;
	@%p200 bra 	BB2_199;

	mov.u32 	%r1572, 0;
	mov.u32 	%r1575, %r357;
	bra.uni 	BB2_200;

BB2_199:
	not.b32 	%r1366, %r1576;
	neg.s32 	%r359, %r357;
	setp.eq.s32 	%p201, %r357, 0;
	selp.u32 	%r1367, 1, 0, %p201;
	add.s32 	%r1576, %r1367, %r1366;
	mov.u32 	%r1572, -2147483648;
	mov.u32 	%r1575, %r359;

BB2_200:
	mov.u32 	%r1574, %r1575;
	setp.gt.s32 	%p202, %r1576, 0;
	@%p202 bra 	BB2_202;

	mov.u32 	%r1579, 0;
	bra.uni 	BB2_204;

BB2_202:
	mov.u32 	%r1579, 0;

BB2_203:
	shr.u32 	%r1370, %r1574, 31;
	shl.b32 	%r1371, %r1576, 1;
	or.b32  	%r1576, %r1370, %r1371;
	shl.b32 	%r1574, %r1574, 1;
	add.s32 	%r1579, %r1579, -1;
	setp.gt.s32 	%p203, %r1576, 0;
	@%p203 bra 	BB2_203;

BB2_204:
	mul.lo.s32 	%r1578, %r1576, -921707870;
	mov.u32 	%r1374, -921707870;
	// inline asm
	mul.hi.u32 	%r1372, %r1576, %r1374;
	// inline asm
	setp.gt.s32 	%p204, %r1372, 0;
	mov.u32 	%r1577, %r1372;
	@%p204 bra 	BB2_205;
	bra.uni 	BB2_206;

BB2_205:
	shl.b32 	%r1375, %r1372, 1;
	shr.u32 	%r1376, %r1578, 31;
	or.b32  	%r1577, %r1375, %r1376;
	mul.lo.s32 	%r1578, %r1576, -1843415740;
	add.s32 	%r1579, %r1579, -1;

BB2_206:
	setp.ne.s32 	%p205, %r1578, 0;
	selp.u32 	%r1377, 1, 0, %p205;
	add.s32 	%r1378, %r1377, %r1577;
	shr.u32 	%r1379, %r1378, 8;
	shr.u32 	%r1380, %r1378, 7;
	and.b32  	%r1381, %r1380, 1;
	shl.b32 	%r1382, %r1579, 23;
	add.s32 	%r1383, %r1382, %r1379;
	add.s32 	%r1384, %r1383, %r1381;
	add.s32 	%r1385, %r1384, 1056964608;
	or.b32  	%r1386, %r1385, %r1572;
	mov.b32 	 %f706, %r1386;

BB2_207:
	add.s32 	%r381, %r1580, 1;
	and.b32  	%r1387, %r381, 1;
	setp.eq.s32 	%p206, %r1387, 0;
	mul.rn.f32 	%f110, %f706, %f706;
	@%p206 bra 	BB2_209;

	mov.f32 	%f624, 0f37CCF5CE;
	mul.rn.f32 	%f625, %f624, %f110;
	add.f32 	%f626, %f625, 0fBAB6061A;
	mul.rn.f32 	%f627, %f626, %f110;
	add.f32 	%f628, %f627, 0f3D2AAAA5;
	mul.rn.f32 	%f629, %f628, %f110;
	add.f32 	%f630, %f629, 0fBF000000;
	mul.rn.f32 	%f631, %f630, %f110;
	add.f32 	%f707, %f631, 0f3F800000;
	bra.uni 	BB2_210;

BB2_209:
	mov.f32 	%f632, 0fB94CA1F9;
	mul.rn.f32 	%f633, %f632, %f110;
	add.f32 	%f634, %f633, 0f3C08839E;
	mul.rn.f32 	%f635, %f634, %f110;
	add.f32 	%f636, %f635, 0fBE2AAAA3;
	mul.rn.f32 	%f637, %f636, %f110;
	mul.rn.f32 	%f638, %f637, %f706;
	add.f32 	%f707, %f638, %f706;

BB2_210:
	and.b32  	%r1388, %r381, 2;
	setp.eq.s32 	%p207, %r1388, 0;
	neg.f32 	%f641, %f707;
	selp.f32 	%f642, %f707, %f641, %p207;
	mul.f32 	%f114, %f642, %f1;
	// inline asm
	abs.f32 	%f639, %f602;
	// inline asm
	setp.gt.f32 	%p208, %f639, 0f473BA700;
	@%p208 bra 	BB2_212;

	mov.f32 	%f645, 0f3F22F983;
	mul.rn.f32 	%f644, %f602, %f645;
	// inline asm
	cvt.rni.f32.f32 	%f643, %f644;
	// inline asm
	cvt.rzi.s32.f32 	%r1589, %f643;
	cvt.rn.f32.s32 	%f647, %r1589;
	mov.f32 	%f648, 0f3FC90000;
	mul.rn.f32 	%f649, %f647, %f648;
	sub.f32 	%f650, %f602, %f649;
	mov.f32 	%f651, 0f39FD8000;
	mul.rn.f32 	%f652, %f647, %f651;
	sub.f32 	%f653, %f650, %f652;
	mov.f32 	%f654, 0f34A88000;
	mul.rn.f32 	%f655, %f647, %f654;
	sub.f32 	%f656, %f653, %f655;
	mov.f32 	%f657, 0f2E85A309;
	mul.rn.f32 	%f658, %f647, %f657;
	sub.f32 	%f708, %f656, %f658;
	bra.uni 	BB2_222;

BB2_212:
	ld.const.u32 	%r1390, [__GPU_i2opi_f];
	mov.u32 	%r1406, -1343365120;
	// inline asm
	mul.hi.u32 	%r1389, %r1390, %r1406;
	// inline asm
	ld.const.u32 	%r1393, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1407, %r1393, -1343365120;
	// inline asm
	mul.hi.u32 	%r1392, %r1393, %r1406;
	// inline asm
	mad.lo.s32 	%r1408, %r1393, -1343365120, %r1389;
	setp.lt.u32 	%p209, %r1408, %r1407;
	selp.u32 	%r1409, 1, 0, %p209;
	add.s32 	%r1410, %r1409, %r1392;
	ld.const.u32 	%r1396, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1411, %r1396, -1343365120;
	// inline asm
	mul.hi.u32 	%r1395, %r1396, %r1406;
	// inline asm
	mad.lo.s32 	%r1412, %r1396, -1343365120, %r1410;
	setp.lt.u32 	%p210, %r1412, %r1411;
	selp.u32 	%r1413, 1, 0, %p210;
	add.s32 	%r1414, %r1413, %r1395;
	ld.const.u32 	%r1399, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1415, %r1399, -1343365120;
	// inline asm
	mul.hi.u32 	%r1398, %r1399, %r1406;
	// inline asm
	mad.lo.s32 	%r1416, %r1399, -1343365120, %r1414;
	setp.lt.u32 	%p211, %r1416, %r1415;
	selp.u32 	%r1417, 1, 0, %p211;
	add.s32 	%r1418, %r1417, %r1398;
	ld.const.u32 	%r1402, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1419, %r1402, -1343365120;
	// inline asm
	mul.hi.u32 	%r1401, %r1402, %r1406;
	// inline asm
	mad.lo.s32 	%r1420, %r1402, -1343365120, %r1418;
	setp.lt.u32 	%p212, %r1420, %r1419;
	selp.u32 	%r1421, 1, 0, %p212;
	add.s32 	%r1422, %r1421, %r1401;
	ld.const.u32 	%r1405, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1423, %r1405, -1343365120;
	// inline asm
	mul.hi.u32 	%r1404, %r1405, %r1406;
	// inline asm
	mad.lo.s32 	%r1424, %r1405, -1343365120, %r1422;
	setp.lt.u32 	%p213, %r1424, %r1423;
	selp.u32 	%r1425, 1, 0, %p213;
	add.s32 	%r1426, %r1425, %r1404;
	shr.u32 	%r1427, %r1426, 30;
	shl.b32 	%r1428, %r1426, 2;
	shr.u32 	%r1429, %r1424, 30;
	or.b32  	%r1585, %r1429, %r1428;
	shl.b32 	%r384, %r1424, 2;
	setp.ne.s32 	%p214, %r384, 0;
	selp.u32 	%r1430, 1, 0, %p214;
	add.s32 	%r1431, %r1430, %r1585;
	setp.gt.u32 	%p215, %r1431, -2147483648;
	selp.u32 	%r1432, 1, 0, %p215;
	add.s32 	%r1589, %r1432, %r1427;
	@%p215 bra 	BB2_214;

	mov.u32 	%r1581, 0;
	mov.u32 	%r1584, %r384;
	bra.uni 	BB2_215;

BB2_214:
	not.b32 	%r1435, %r1585;
	neg.s32 	%r386, %r384;
	setp.eq.s32 	%p216, %r384, 0;
	selp.u32 	%r1436, 1, 0, %p216;
	add.s32 	%r1585, %r1436, %r1435;
	mov.u32 	%r1581, -2147483648;
	mov.u32 	%r1584, %r386;

BB2_215:
	mov.u32 	%r1583, %r1584;
	setp.gt.s32 	%p217, %r1585, 0;
	@%p217 bra 	BB2_217;

	mov.u32 	%r1588, 0;
	bra.uni 	BB2_219;

BB2_217:
	mov.u32 	%r1588, 0;

BB2_218:
	shr.u32 	%r1439, %r1583, 31;
	shl.b32 	%r1440, %r1585, 1;
	or.b32  	%r1585, %r1439, %r1440;
	shl.b32 	%r1583, %r1583, 1;
	add.s32 	%r1588, %r1588, -1;
	setp.gt.s32 	%p218, %r1585, 0;
	@%p218 bra 	BB2_218;

BB2_219:
	mul.lo.s32 	%r1587, %r1585, -921707870;
	mov.u32 	%r1443, -921707870;
	// inline asm
	mul.hi.u32 	%r1441, %r1585, %r1443;
	// inline asm
	setp.gt.s32 	%p219, %r1441, 0;
	mov.u32 	%r1586, %r1441;
	@%p219 bra 	BB2_220;
	bra.uni 	BB2_221;

BB2_220:
	shl.b32 	%r1444, %r1441, 1;
	shr.u32 	%r1445, %r1587, 31;
	or.b32  	%r1586, %r1444, %r1445;
	mul.lo.s32 	%r1587, %r1585, -1843415740;
	add.s32 	%r1588, %r1588, -1;

BB2_221:
	setp.ne.s32 	%p220, %r1587, 0;
	selp.u32 	%r1446, 1, 0, %p220;
	add.s32 	%r1447, %r1446, %r1586;
	shr.u32 	%r1448, %r1447, 8;
	shr.u32 	%r1449, %r1447, 7;
	and.b32  	%r1450, %r1449, 1;
	shl.b32 	%r1451, %r1588, 23;
	add.s32 	%r1452, %r1451, %r1448;
	add.s32 	%r1453, %r1452, %r1450;
	add.s32 	%r1454, %r1453, 1056964608;
	or.b32  	%r1455, %r1454, %r1581;
	mov.b32 	 %f708, %r1455;

BB2_222:
	and.b32  	%r1456, %r1589, 1;
	setp.eq.s32 	%p221, %r1456, 0;
	mul.rn.f32 	%f118, %f708, %f708;
	@%p221 bra 	BB2_224;

	mov.f32 	%f659, 0f37CCF5CE;
	mul.rn.f32 	%f660, %f659, %f118;
	add.f32 	%f661, %f660, 0fBAB6061A;
	mul.rn.f32 	%f662, %f661, %f118;
	add.f32 	%f663, %f662, 0f3D2AAAA5;
	mul.rn.f32 	%f664, %f663, %f118;
	add.f32 	%f665, %f664, 0fBF000000;
	mul.rn.f32 	%f666, %f665, %f118;
	add.f32 	%f709, %f666, 0f3F800000;
	bra.uni 	BB2_225;

BB2_224:
	mov.f32 	%f667, 0fB94CA1F9;
	mul.rn.f32 	%f668, %f667, %f118;
	add.f32 	%f669, %f668, 0f3C08839E;
	mul.rn.f32 	%f670, %f669, %f118;
	add.f32 	%f671, %f670, 0fBE2AAAA3;
	mul.rn.f32 	%f672, %f671, %f118;
	mul.rn.f32 	%f673, %f672, %f708;
	add.f32 	%f709, %f673, %f708;

BB2_225:
	and.b32  	%r1457, %r1589, 2;
	setp.eq.s32 	%p222, %r1457, 0;
	neg.f32 	%f674, %f709;
	selp.f32 	%f675, %f709, %f674, %p222;
	mul.f32 	%f676, %f675, %f2;
	add.f32 	%f677, %f114, %f676;
	max.f32 	%f679, %f677, %f123;
	ld.param.u32 	%r1471, [gradient_8all_param_1];
	mad.lo.s32 	%r1458, %r4, %r1471, %r5;
	shl.b32 	%r1459, %r1458, 2;
	ld.param.u32 	%r1470, [gradient_8all_param_0];
	add.s32 	%r1460, %r1470, %r1459;
	ld.param.u32 	%r1472, [gradient_8all_param_2];
	mul.lo.s32 	%r1461, %r1472, %r1471;
	shl.b32 	%r1462, %r1461, 2;
	st.global.f32 	[%r1460], %f10;
	add.s32 	%r1463, %r1460, %r1462;
	st.global.f32 	[%r1463], %f26;
	add.s32 	%r1464, %r1463, %r1462;
	st.global.f32 	[%r1464], %f42;
	add.s32 	%r1465, %r1464, %r1462;
	st.global.f32 	[%r1465], %f58;
	add.s32 	%r1466, %r1465, %r1462;
	st.global.f32 	[%r1466], %f74;
	add.s32 	%r1467, %r1466, %r1462;
	st.global.f32 	[%r1467], %f90;
	add.s32 	%r1468, %r1467, %r1462;
	st.global.f32 	[%r1468], %f106;
	add.s32 	%r1469, %r1468, %r1462;
	st.global.f32 	[%r1469], %f679;
	ret;
}

.entry convolve_x11(
	.param .u32 .ptr .global .align 4 convolve_x11_param_0,
	.param .u32 .ptr .const .align 4 convolve_x11_param_1,
	.param .u32 convolve_x11_param_2,
	.param .u32 convolve_x11_param_3
)
{
	.reg .f32 	%f<60>;
	.reg .pred 	%p<5>;
	.reg .s32 	%r<69>;


	ld.param.u32 	%r1, [convolve_x11_param_0];
	ld.param.u32 	%r3, [convolve_x11_param_2];
	// inline asm
	mov.u32 	%r25, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r26, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r27, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r28, %ctaid.x;
	// inline asm
	add.s32 	%r33, %r28, %r27;
	shl.b32 	%r34, %r33, 6;
	add.s32 	%r35, %r25, %r34;
	add.s32 	%r7, %r35, -16;
	// inline asm
	mov.u32 	%r29, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r31, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r32, %tid.y;
	// inline asm
	add.s32 	%r36, %r32, %r29;
	mad.lo.s32 	%r37, %r31, %r30, %r36;
	mad.lo.s32 	%r8, %r37, %r3, %r7;
	mad.lo.s32 	%r38, %r37, %r3, %r25;
	add.s32 	%r39, %r38, %r34;
	shl.b32 	%r40, %r39, 2;
	add.s32 	%r9, %r1, %r40;
	mov.u32 	%r41, shr_3_lclArray;
	mad.lo.s32 	%r11, %r26, 384, %r41;
	shl.b32 	%r42, %r25, 2;
	add.s32 	%r10, %r42, %r11;
	ld.global.f32 	%f20, [%r9];
	st.shared.f32 	[%r10+64], %f20;
	ld.global.f32 	%f21, [%r9+64];
	st.shared.f32 	[%r10+128], %f21;
	ld.global.f32 	%f22, [%r9+128];
	st.shared.f32 	[%r10+192], %f22;
	ld.global.f32 	%f23, [%r9+192];
	st.shared.f32 	[%r10+256], %f23;
	setp.gt.s32 	%p2, %r7, -1;
	@%p2 bra 	BB3_2;

	ld.shared.f32 	%f57, [%r11+64];
	bra.uni 	BB3_3;

BB3_2:
	ld.global.f32 	%f57, [%r9+-64];

BB3_3:
	st.shared.f32 	[%r10], %f57;
	add.s32 	%r43, %r7, 80;
	ld.param.u32 	%r61, [convolve_x11_param_2];
	setp.lt.s32 	%p3, %r43, %r61;
	@%p3 bra 	BB3_5;

	ld.shared.f32 	%f58, [%r11+316];
	bra.uni 	BB3_6;

BB3_5:
	ld.global.f32 	%f58, [%r9+256];

BB3_6:
	st.shared.f32 	[%r10+320], %f58;
	bar.sync 	0;
	ld.param.u32 	%r60, [convolve_x11_param_2];
	ld.param.u32 	%r62, [convolve_x11_param_3];
	mul.lo.s32 	%r47, %r60, %r62;
	shl.b32 	%r48, %r47, 3;
	add.s32 	%r49, %r25, 6;
	add.s32 	%r50, %r25, -5;
	setp.lt.s32 	%p1, %r50, %r49;
	add.s32 	%r12, %r8, %r48;
	ld.param.u32 	%r59, [convolve_x11_param_1];
	ld.const.f32 	%f7, [%r59+28];
	ld.const.f32 	%f8, [%r59+32];
	ld.const.f32 	%f9, [%r59+36];
	ld.const.f32 	%f10, [%r59+40];
	ld.const.f32 	%f11, [%r59+44];
	ld.const.f32 	%f12, [%r59+48];
	ld.const.f32 	%f13, [%r59+52];
	ld.const.f32 	%f14, [%r59+56];
	ld.const.f32 	%f15, [%r59+60];
	ld.const.f32 	%f16, [%r59+64];
	ld.const.f32 	%f17, [%r59+68];
	add.s32 	%r64, %r10, 84;
	mov.u32 	%r65, 1;
	mov.u32 	%r68, 16;
	mov.u32 	%r63, 4;

BB3_7:
	mov.u32 	%r66, %r68;
	mov.u32 	%r15, %r66;
	add.s32 	%r18, %r64, -40;
	shl.b32 	%r19, %r65, 4;
	@%p1 bra 	BB3_9;

	mov.f32 	%f59, 0f00000000;
	mov.u32 	%r67, %r19;
	bra.uni 	BB3_10;

BB3_9:
	ld.shared.f32 	%f25, [%r18];
	mul.f32 	%f26, %f25, %f7;
	add.f32 	%f27, %f26, 0f00000000;
	ld.shared.f32 	%f28, [%r18+4];
	mul.f32 	%f29, %f28, %f8;
	add.f32 	%f30, %f27, %f29;
	ld.shared.f32 	%f31, [%r18+8];
	mul.f32 	%f32, %f31, %f9;
	add.f32 	%f33, %f30, %f32;
	ld.shared.f32 	%f34, [%r18+12];
	mul.f32 	%f35, %f34, %f10;
	add.f32 	%f36, %f33, %f35;
	ld.shared.f32 	%f37, [%r18+16];
	mul.f32 	%f38, %f37, %f11;
	add.f32 	%f39, %f36, %f38;
	ld.shared.f32 	%f40, [%r18+20];
	mul.f32 	%f41, %f40, %f12;
	add.f32 	%f42, %f39, %f41;
	ld.shared.f32 	%f43, [%r18+24];
	mul.f32 	%f44, %f43, %f13;
	add.f32 	%f45, %f42, %f44;
	ld.shared.f32 	%f46, [%r18+28];
	mul.f32 	%f47, %f46, %f14;
	add.f32 	%f48, %f45, %f47;
	ld.shared.f32 	%f49, [%r18+32];
	mul.f32 	%f50, %f49, %f15;
	add.f32 	%f51, %f48, %f50;
	ld.shared.f32 	%f52, [%r18+36];
	mul.f32 	%f53, %f52, %f16;
	add.f32 	%f54, %f51, %f53;
	ld.shared.f32 	%f55, [%r18+40];
	mul.f32 	%f56, %f55, %f17;
	add.f32 	%f59, %f54, %f56;
	mov.u32 	%r67, %r15;

BB3_10:
	mov.u32 	%r20, %r67;
	add.s32 	%r55, %r12, %r20;
	shl.b32 	%r56, %r55, 2;
	ld.param.u32 	%r58, [convolve_x11_param_0];
	add.s32 	%r57, %r58, %r56;
	st.global.f32 	[%r57], %f59;
	add.s32 	%r65, %r65, 1;
	add.s32 	%r64, %r64, 64;
	add.s32 	%r23, %r15, 16;
	add.s32 	%r63, %r63, -1;
	setp.ne.s32 	%p4, %r63, 0;
	mov.u32 	%r68, %r23;
	@%p4 bra 	BB3_7;

	ret;
}

.entry convolve_y11(
	.param .u32 .ptr .global .align 4 convolve_y11_param_0,
	.param .u32 .ptr .const .align 4 convolve_y11_param_1,
	.param .u32 convolve_y11_param_2,
	.param .u32 convolve_y11_param_3
)
{
	.reg .f32 	%f<64>;
	.reg .pred 	%p<5>;
	.reg .s32 	%r<84>;


	ld.param.u32 	%r32, [convolve_y11_param_0];
	ld.param.u32 	%r2, [convolve_y11_param_2];
	ld.param.u32 	%r3, [convolve_y11_param_3];
	// inline asm
	mov.u32 	%r24, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r25, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r26, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r27, %ctaid.y;
	// inline asm
	add.s32 	%r33, %r27, %r26;
	shl.b32 	%r34, %r33, 6;
	add.s32 	%r35, %r24, %r34;
	add.s32 	%r36, %r35, -8;
	// inline asm
	mov.u32 	%r28, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r29, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r31, %tid.x;
	// inline asm
	add.s32 	%r37, %r28, %r31;
	mad.lo.s32 	%r38, %r30, %r29, %r37;
	shl.b32 	%r39, %r3, 3;
	add.s32 	%r40, %r35, %r39;
	mad.lo.s32 	%r41, %r40, %r2, %r38;
	shl.b32 	%r42, %r41, 2;
	add.s32 	%r6, %r32, %r42;
	mov.u32 	%r43, shr_4_lclArray;
	mad.lo.s32 	%r10, %r25, 324, %r43;
	shl.b32 	%r44, %r24, 2;
	add.s32 	%r7, %r44, %r10;
	ld.global.f32 	%f20, [%r6];
	st.shared.f32 	[%r7+32], %f20;
	shl.b32 	%r45, %r2, 5;
	add.s32 	%r46, %r6, %r45;
	ld.global.f32 	%f21, [%r46];
	st.shared.f32 	[%r7+64], %f21;
	add.s32 	%r47, %r46, %r45;
	ld.global.f32 	%f22, [%r47];
	st.shared.f32 	[%r7+96], %f22;
	add.s32 	%r48, %r47, %r45;
	ld.global.f32 	%f23, [%r48];
	st.shared.f32 	[%r7+128], %f23;
	add.s32 	%r49, %r48, %r45;
	ld.global.f32 	%f24, [%r49];
	st.shared.f32 	[%r7+160], %f24;
	add.s32 	%r8, %r49, %r45;
	ld.global.f32 	%f25, [%r8];
	st.shared.f32 	[%r7+192], %f25;
	add.s32 	%r50, %r8, %r45;
	ld.global.f32 	%f26, [%r50];
	st.shared.f32 	[%r7+224], %f26;
	add.s32 	%r51, %r50, %r45;
	ld.global.f32 	%f27, [%r51];
	st.shared.f32 	[%r7+256], %f27;
	rem.s32 	%r9, %r36, %r3;
	setp.gt.s32 	%p2, %r9, -1;
	@%p2 bra 	BB4_2;

	ld.shared.f32 	%f61, [%r10+32];
	bra.uni 	BB4_3;

BB4_2:
	ld.param.u32 	%r75, [convolve_y11_param_2];
	shl.b32 	%r52, %r75, 3;
	shl.b32 	%r53, %r52, 2;
	sub.s32 	%r54, %r6, %r53;
	ld.global.f32 	%f61, [%r54];

BB4_3:
	st.shared.f32 	[%r7], %f61;
	add.s32 	%r55, %r9, 72;
	ld.param.u32 	%r77, [convolve_y11_param_3];
	setp.lt.s32 	%p3, %r55, %r77;
	@%p3 bra 	BB4_5;

	ld.shared.f32 	%f62, [%r10+284];
	bra.uni 	BB4_6;

BB4_5:
	ld.param.u32 	%r74, [convolve_y11_param_2];
	shl.b32 	%r56, %r74, 8;
	add.s32 	%r57, %r6, %r56;
	ld.global.f32 	%f62, [%r57];

BB4_6:
	st.shared.f32 	[%r7+288], %f62;
	bar.sync 	0;
	add.s32 	%r61, %r24, 6;
	add.s32 	%r62, %r24, -5;
	setp.lt.s32 	%p1, %r62, %r61;
	ld.param.u32 	%r72, [convolve_y11_param_1];
	ld.const.f32 	%f7, [%r72+28];
	ld.const.f32 	%f8, [%r72+32];
	ld.const.f32 	%f9, [%r72+36];
	ld.const.f32 	%f10, [%r72+40];
	ld.const.f32 	%f11, [%r72+44];
	ld.const.f32 	%f12, [%r72+48];
	ld.const.f32 	%f13, [%r72+52];
	ld.const.f32 	%f14, [%r72+56];
	ld.const.f32 	%f15, [%r72+60];
	ld.const.f32 	%f16, [%r72+64];
	ld.const.f32 	%f17, [%r72+68];
	add.s32 	%r79, %r7, 28;
	ld.param.u32 	%r76, [convolve_y11_param_3];
	shl.b32 	%r67, %r76, 5;
	mov.u32 	%r68, -192;
	sub.s32 	%r12, %r68, %r67;
	mov.u32 	%r80, 1;
	mov.u32 	%r83, 8;
	mov.u32 	%r78, %r83;

BB4_7:
	mov.u32 	%r81, %r83;
	mov.u32 	%r14, %r81;
	add.s32 	%r17, %r79, -16;
	shl.b32 	%r18, %r80, 3;
	@%p1 bra 	BB4_9;

	mov.f32 	%f63, 0f00000000;
	mov.u32 	%r82, %r18;
	bra.uni 	BB4_10;

BB4_9:
	ld.shared.f32 	%f29, [%r17];
	mul.f32 	%f30, %f29, %f7;
	add.f32 	%f31, %f30, 0f00000000;
	ld.shared.f32 	%f32, [%r17+4];
	mul.f32 	%f33, %f32, %f8;
	add.f32 	%f34, %f31, %f33;
	ld.shared.f32 	%f35, [%r17+8];
	mul.f32 	%f36, %f35, %f9;
	add.f32 	%f37, %f34, %f36;
	ld.shared.f32 	%f38, [%r17+12];
	mul.f32 	%f39, %f38, %f10;
	add.f32 	%f40, %f37, %f39;
	ld.shared.f32 	%f41, [%r17+16];
	mul.f32 	%f42, %f41, %f11;
	add.f32 	%f43, %f40, %f42;
	ld.shared.f32 	%f44, [%r17+20];
	mul.f32 	%f45, %f44, %f12;
	add.f32 	%f46, %f43, %f45;
	ld.shared.f32 	%f47, [%r17+24];
	mul.f32 	%f48, %f47, %f13;
	add.f32 	%f49, %f46, %f48;
	ld.shared.f32 	%f50, [%r17+28];
	mul.f32 	%f51, %f50, %f14;
	add.f32 	%f52, %f49, %f51;
	ld.shared.f32 	%f53, [%r17+32];
	mul.f32 	%f54, %f53, %f15;
	add.f32 	%f55, %f52, %f54;
	ld.shared.f32 	%f56, [%r17+36];
	mul.f32 	%f57, %f56, %f16;
	add.f32 	%f58, %f55, %f57;
	ld.shared.f32 	%f59, [%r17+40];
	mul.f32 	%f60, %f59, %f17;
	add.f32 	%f63, %f58, %f60;
	mov.u32 	%r82, %r14;

BB4_10:
	mov.u32 	%r19, %r82;
	shl.b32 	%r69, %r19, 2;
	add.s32 	%r70, %r12, %r69;
	ld.param.u32 	%r73, [convolve_y11_param_2];
	mad.lo.s32 	%r71, %r73, %r70, %r8;
	st.global.f32 	[%r71], %f63;
	add.s32 	%r80, %r80, 1;
	add.s32 	%r79, %r79, 32;
	add.s32 	%r22, %r14, 8;
	add.s32 	%r78, %r78, -1;
	setp.ne.s32 	%p4, %r78, 0;
	mov.u32 	%r83, %r22;
	@%p4 bra 	BB4_7;

	ret;
}

.entry convolve_x23(
	.param .u32 .ptr .global .align 4 convolve_x23_param_0,
	.param .u32 .ptr .const .align 4 convolve_x23_param_1,
	.param .u32 convolve_x23_param_2,
	.param .u32 convolve_x23_param_3
)
{
	.reg .f32 	%f<112>;
	.reg .pred 	%p<5>;
	.reg .s32 	%r<69>;


	ld.param.u32 	%r1, [convolve_x23_param_0];
	ld.param.u32 	%r3, [convolve_x23_param_2];
	// inline asm
	mov.u32 	%r25, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r26, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r27, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r28, %ctaid.x;
	// inline asm
	add.s32 	%r33, %r28, %r27;
	shl.b32 	%r34, %r33, 7;
	add.s32 	%r35, %r25, %r34;
	add.s32 	%r7, %r35, -16;
	// inline asm
	mov.u32 	%r29, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r31, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r32, %tid.y;
	// inline asm
	add.s32 	%r36, %r32, %r29;
	mad.lo.s32 	%r37, %r31, %r30, %r36;
	mad.lo.s32 	%r8, %r37, %r3, %r7;
	mad.lo.s32 	%r38, %r37, %r3, %r25;
	add.s32 	%r39, %r38, %r34;
	shl.b32 	%r40, %r39, 2;
	add.s32 	%r9, %r1, %r40;
	mov.u32 	%r41, shr_5_lclArray;
	mad.lo.s32 	%r11, %r26, 640, %r41;
	shl.b32 	%r42, %r25, 2;
	add.s32 	%r10, %r42, %r11;
	ld.global.f32 	%f32, [%r9];
	st.shared.f32 	[%r10+64], %f32;
	ld.global.f32 	%f33, [%r9+64];
	st.shared.f32 	[%r10+128], %f33;
	ld.global.f32 	%f34, [%r9+128];
	st.shared.f32 	[%r10+192], %f34;
	ld.global.f32 	%f35, [%r9+192];
	st.shared.f32 	[%r10+256], %f35;
	ld.global.f32 	%f36, [%r9+256];
	st.shared.f32 	[%r10+320], %f36;
	ld.global.f32 	%f37, [%r9+320];
	st.shared.f32 	[%r10+384], %f37;
	ld.global.f32 	%f38, [%r9+384];
	st.shared.f32 	[%r10+448], %f38;
	ld.global.f32 	%f39, [%r9+448];
	st.shared.f32 	[%r10+512], %f39;
	setp.gt.s32 	%p2, %r7, -1;
	@%p2 bra 	BB5_2;

	ld.shared.f32 	%f109, [%r11+64];
	bra.uni 	BB5_3;

BB5_2:
	ld.global.f32 	%f109, [%r9+-64];

BB5_3:
	st.shared.f32 	[%r10], %f109;
	add.s32 	%r43, %r7, 144;
	ld.param.u32 	%r61, [convolve_x23_param_2];
	setp.lt.s32 	%p3, %r43, %r61;
	@%p3 bra 	BB5_5;

	ld.shared.f32 	%f110, [%r11+572];
	bra.uni 	BB5_6;

BB5_5:
	ld.global.f32 	%f110, [%r9+512];

BB5_6:
	st.shared.f32 	[%r10+576], %f110;
	bar.sync 	0;
	ld.param.u32 	%r60, [convolve_x23_param_2];
	ld.param.u32 	%r62, [convolve_x23_param_3];
	mul.lo.s32 	%r47, %r60, %r62;
	shl.b32 	%r48, %r47, 4;
	add.s32 	%r49, %r25, 12;
	add.s32 	%r50, %r25, -11;
	setp.lt.s32 	%p1, %r50, %r49;
	add.s32 	%r12, %r8, %r48;
	ld.param.u32 	%r59, [convolve_x23_param_1];
	ld.const.f32 	%f7, [%r59+72];
	ld.const.f32 	%f8, [%r59+76];
	ld.const.f32 	%f9, [%r59+80];
	ld.const.f32 	%f10, [%r59+84];
	ld.const.f32 	%f11, [%r59+88];
	ld.const.f32 	%f12, [%r59+92];
	ld.const.f32 	%f13, [%r59+96];
	ld.const.f32 	%f14, [%r59+100];
	ld.const.f32 	%f15, [%r59+104];
	ld.const.f32 	%f16, [%r59+108];
	ld.const.f32 	%f17, [%r59+112];
	ld.const.f32 	%f18, [%r59+116];
	ld.const.f32 	%f19, [%r59+120];
	ld.const.f32 	%f20, [%r59+124];
	ld.const.f32 	%f21, [%r59+128];
	ld.const.f32 	%f22, [%r59+132];
	ld.const.f32 	%f23, [%r59+136];
	ld.const.f32 	%f24, [%r59+140];
	ld.const.f32 	%f25, [%r59+144];
	ld.const.f32 	%f26, [%r59+148];
	ld.const.f32 	%f27, [%r59+152];
	ld.const.f32 	%f28, [%r59+156];
	ld.const.f32 	%f29, [%r59+160];
	add.s32 	%r64, %r10, 56;
	mov.u32 	%r65, 1;
	mov.u32 	%r68, 16;
	mov.u32 	%r63, 8;

BB5_7:
	mov.u32 	%r66, %r68;
	mov.u32 	%r15, %r66;
	add.s32 	%r18, %r64, -36;
	shl.b32 	%r19, %r65, 4;
	@%p1 bra 	BB5_9;

	mov.f32 	%f111, 0f00000000;
	mov.u32 	%r67, %r19;
	bra.uni 	BB5_10;

BB5_9:
	ld.shared.f32 	%f41, [%r18];
	mul.f32 	%f42, %f41, %f7;
	add.f32 	%f43, %f42, 0f00000000;
	ld.shared.f32 	%f44, [%r18+4];
	mul.f32 	%f45, %f44, %f8;
	add.f32 	%f46, %f43, %f45;
	ld.shared.f32 	%f47, [%r18+8];
	mul.f32 	%f48, %f47, %f9;
	add.f32 	%f49, %f46, %f48;
	ld.shared.f32 	%f50, [%r18+12];
	mul.f32 	%f51, %f50, %f10;
	add.f32 	%f52, %f49, %f51;
	ld.shared.f32 	%f53, [%r18+16];
	mul.f32 	%f54, %f53, %f11;
	add.f32 	%f55, %f52, %f54;
	ld.shared.f32 	%f56, [%r18+20];
	mul.f32 	%f57, %f56, %f12;
	add.f32 	%f58, %f55, %f57;
	ld.shared.f32 	%f59, [%r18+24];
	mul.f32 	%f60, %f59, %f13;
	add.f32 	%f61, %f58, %f60;
	ld.shared.f32 	%f62, [%r18+28];
	mul.f32 	%f63, %f62, %f14;
	add.f32 	%f64, %f61, %f63;
	ld.shared.f32 	%f65, [%r18+32];
	mul.f32 	%f66, %f65, %f15;
	add.f32 	%f67, %f64, %f66;
	ld.shared.f32 	%f68, [%r18+36];
	mul.f32 	%f69, %f68, %f16;
	add.f32 	%f70, %f67, %f69;
	ld.shared.f32 	%f71, [%r18+40];
	mul.f32 	%f72, %f71, %f17;
	add.f32 	%f73, %f70, %f72;
	ld.shared.f32 	%f74, [%r18+44];
	mul.f32 	%f75, %f74, %f18;
	add.f32 	%f76, %f73, %f75;
	ld.shared.f32 	%f77, [%r18+48];
	mul.f32 	%f78, %f77, %f19;
	add.f32 	%f79, %f76, %f78;
	ld.shared.f32 	%f80, [%r18+52];
	mul.f32 	%f81, %f80, %f20;
	add.f32 	%f82, %f79, %f81;
	ld.shared.f32 	%f83, [%r18+56];
	mul.f32 	%f84, %f83, %f21;
	add.f32 	%f85, %f82, %f84;
	ld.shared.f32 	%f86, [%r18+60];
	mul.f32 	%f87, %f86, %f22;
	add.f32 	%f88, %f85, %f87;
	ld.shared.f32 	%f89, [%r18+64];
	mul.f32 	%f90, %f89, %f23;
	add.f32 	%f91, %f88, %f90;
	ld.shared.f32 	%f92, [%r18+68];
	mul.f32 	%f93, %f92, %f24;
	add.f32 	%f94, %f91, %f93;
	ld.shared.f32 	%f95, [%r18+72];
	mul.f32 	%f96, %f95, %f25;
	add.f32 	%f97, %f94, %f96;
	ld.shared.f32 	%f98, [%r18+76];
	mul.f32 	%f99, %f98, %f26;
	add.f32 	%f100, %f97, %f99;
	ld.shared.f32 	%f101, [%r18+80];
	mul.f32 	%f102, %f101, %f27;
	add.f32 	%f103, %f100, %f102;
	ld.shared.f32 	%f104, [%r18+84];
	mul.f32 	%f105, %f104, %f28;
	add.f32 	%f106, %f103, %f105;
	ld.shared.f32 	%f107, [%r18+88];
	mul.f32 	%f108, %f107, %f29;
	add.f32 	%f111, %f106, %f108;
	mov.u32 	%r67, %r15;

BB5_10:
	mov.u32 	%r20, %r67;
	add.s32 	%r55, %r12, %r20;
	shl.b32 	%r56, %r55, 2;
	ld.param.u32 	%r58, [convolve_x23_param_0];
	add.s32 	%r57, %r58, %r56;
	st.global.f32 	[%r57], %f111;
	add.s32 	%r65, %r65, 1;
	add.s32 	%r64, %r64, 64;
	add.s32 	%r23, %r15, 16;
	add.s32 	%r63, %r63, -1;
	setp.ne.s32 	%p4, %r63, 0;
	mov.u32 	%r68, %r23;
	@%p4 bra 	BB5_7;

	ret;
}

.entry convolve_y23(
	.param .u32 .ptr .global .align 4 convolve_y23_param_0,
	.param .u32 .ptr .const .align 4 convolve_y23_param_1,
	.param .u32 convolve_y23_param_2,
	.param .u32 convolve_y23_param_3
)
{
	.reg .f32 	%f<108>;
	.reg .pred 	%p<5>;
	.reg .s32 	%r<80>;


	ld.param.u32 	%r32, [convolve_y23_param_0];
	ld.param.u32 	%r2, [convolve_y23_param_2];
	ld.param.u32 	%r3, [convolve_y23_param_3];
	// inline asm
	mov.u32 	%r24, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r25, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r26, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r27, %ctaid.y;
	// inline asm
	add.s32 	%r33, %r27, %r26;
	shl.b32 	%r34, %r33, 6;
	add.s32 	%r35, %r24, %r34;
	add.s32 	%r36, %r35, -16;
	// inline asm
	mov.u32 	%r28, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r29, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r31, %tid.x;
	// inline asm
	add.s32 	%r37, %r28, %r31;
	mad.lo.s32 	%r38, %r30, %r29, %r37;
	shl.b32 	%r39, %r3, 4;
	add.s32 	%r40, %r35, %r39;
	mad.lo.s32 	%r41, %r40, %r2, %r38;
	shl.b32 	%r42, %r41, 2;
	add.s32 	%r6, %r32, %r42;
	mov.u32 	%r43, shr_6_lclArray;
	mad.lo.s32 	%r10, %r25, 388, %r43;
	shl.b32 	%r44, %r24, 2;
	add.s32 	%r7, %r44, %r10;
	ld.global.f32 	%f32, [%r6];
	st.shared.f32 	[%r7+64], %f32;
	shl.b32 	%r45, %r2, 6;
	add.s32 	%r46, %r6, %r45;
	ld.global.f32 	%f33, [%r46];
	st.shared.f32 	[%r7+128], %f33;
	add.s32 	%r47, %r46, %r45;
	ld.global.f32 	%f34, [%r47];
	st.shared.f32 	[%r7+192], %f34;
	add.s32 	%r8, %r47, %r45;
	ld.global.f32 	%f35, [%r8];
	st.shared.f32 	[%r7+256], %f35;
	rem.s32 	%r9, %r36, %r3;
	setp.gt.s32 	%p2, %r9, -1;
	@%p2 bra 	BB6_2;

	ld.shared.f32 	%f105, [%r10+64];
	bra.uni 	BB6_3;

BB6_2:
	ld.param.u32 	%r71, [convolve_y23_param_2];
	shl.b32 	%r48, %r71, 4;
	shl.b32 	%r49, %r48, 2;
	sub.s32 	%r50, %r6, %r49;
	ld.global.f32 	%f105, [%r50];

BB6_3:
	st.shared.f32 	[%r7], %f105;
	add.s32 	%r51, %r9, 80;
	ld.param.u32 	%r73, [convolve_y23_param_3];
	setp.lt.s32 	%p3, %r51, %r73;
	@%p3 bra 	BB6_5;

	ld.shared.f32 	%f106, [%r10+316];
	bra.uni 	BB6_6;

BB6_5:
	ld.param.u32 	%r70, [convolve_y23_param_2];
	shl.b32 	%r52, %r70, 8;
	add.s32 	%r53, %r6, %r52;
	ld.global.f32 	%f106, [%r53];

BB6_6:
	st.shared.f32 	[%r7+320], %f106;
	bar.sync 	0;
	add.s32 	%r57, %r24, 12;
	add.s32 	%r58, %r24, -11;
	setp.lt.s32 	%p1, %r58, %r57;
	ld.param.u32 	%r68, [convolve_y23_param_1];
	ld.const.f32 	%f7, [%r68+72];
	ld.const.f32 	%f8, [%r68+76];
	ld.const.f32 	%f9, [%r68+80];
	ld.const.f32 	%f10, [%r68+84];
	ld.const.f32 	%f11, [%r68+88];
	ld.const.f32 	%f12, [%r68+92];
	ld.const.f32 	%f13, [%r68+96];
	ld.const.f32 	%f14, [%r68+100];
	ld.const.f32 	%f15, [%r68+104];
	ld.const.f32 	%f16, [%r68+108];
	ld.const.f32 	%f17, [%r68+112];
	ld.const.f32 	%f18, [%r68+116];
	ld.const.f32 	%f19, [%r68+120];
	ld.const.f32 	%f20, [%r68+124];
	ld.const.f32 	%f21, [%r68+128];
	ld.const.f32 	%f22, [%r68+132];
	ld.const.f32 	%f23, [%r68+136];
	ld.const.f32 	%f24, [%r68+140];
	ld.const.f32 	%f25, [%r68+144];
	ld.const.f32 	%f26, [%r68+148];
	ld.const.f32 	%f27, [%r68+152];
	ld.const.f32 	%f28, [%r68+156];
	ld.const.f32 	%f29, [%r68+160];
	add.s32 	%r75, %r7, 56;
	ld.param.u32 	%r72, [convolve_y23_param_3];
	shl.b32 	%r63, %r72, 5;
	mov.u32 	%r64, -256;
	sub.s32 	%r12, %r64, %r63;
	mov.u32 	%r76, 1;
	mov.u32 	%r79, 16;
	mov.u32 	%r74, 4;

BB6_7:
	mov.u32 	%r77, %r79;
	mov.u32 	%r14, %r77;
	add.s32 	%r17, %r75, -36;
	shl.b32 	%r18, %r76, 4;
	@%p1 bra 	BB6_9;

	mov.f32 	%f107, 0f00000000;
	mov.u32 	%r78, %r18;
	bra.uni 	BB6_10;

BB6_9:
	ld.shared.f32 	%f37, [%r17];
	mul.f32 	%f38, %f37, %f7;
	add.f32 	%f39, %f38, 0f00000000;
	ld.shared.f32 	%f40, [%r17+4];
	mul.f32 	%f41, %f40, %f8;
	add.f32 	%f42, %f39, %f41;
	ld.shared.f32 	%f43, [%r17+8];
	mul.f32 	%f44, %f43, %f9;
	add.f32 	%f45, %f42, %f44;
	ld.shared.f32 	%f46, [%r17+12];
	mul.f32 	%f47, %f46, %f10;
	add.f32 	%f48, %f45, %f47;
	ld.shared.f32 	%f49, [%r17+16];
	mul.f32 	%f50, %f49, %f11;
	add.f32 	%f51, %f48, %f50;
	ld.shared.f32 	%f52, [%r17+20];
	mul.f32 	%f53, %f52, %f12;
	add.f32 	%f54, %f51, %f53;
	ld.shared.f32 	%f55, [%r17+24];
	mul.f32 	%f56, %f55, %f13;
	add.f32 	%f57, %f54, %f56;
	ld.shared.f32 	%f58, [%r17+28];
	mul.f32 	%f59, %f58, %f14;
	add.f32 	%f60, %f57, %f59;
	ld.shared.f32 	%f61, [%r17+32];
	mul.f32 	%f62, %f61, %f15;
	add.f32 	%f63, %f60, %f62;
	ld.shared.f32 	%f64, [%r17+36];
	mul.f32 	%f65, %f64, %f16;
	add.f32 	%f66, %f63, %f65;
	ld.shared.f32 	%f67, [%r17+40];
	mul.f32 	%f68, %f67, %f17;
	add.f32 	%f69, %f66, %f68;
	ld.shared.f32 	%f70, [%r17+44];
	mul.f32 	%f71, %f70, %f18;
	add.f32 	%f72, %f69, %f71;
	ld.shared.f32 	%f73, [%r17+48];
	mul.f32 	%f74, %f73, %f19;
	add.f32 	%f75, %f72, %f74;
	ld.shared.f32 	%f76, [%r17+52];
	mul.f32 	%f77, %f76, %f20;
	add.f32 	%f78, %f75, %f77;
	ld.shared.f32 	%f79, [%r17+56];
	mul.f32 	%f80, %f79, %f21;
	add.f32 	%f81, %f78, %f80;
	ld.shared.f32 	%f82, [%r17+60];
	mul.f32 	%f83, %f82, %f22;
	add.f32 	%f84, %f81, %f83;
	ld.shared.f32 	%f85, [%r17+64];
	mul.f32 	%f86, %f85, %f23;
	add.f32 	%f87, %f84, %f86;
	ld.shared.f32 	%f88, [%r17+68];
	mul.f32 	%f89, %f88, %f24;
	add.f32 	%f90, %f87, %f89;
	ld.shared.f32 	%f91, [%r17+72];
	mul.f32 	%f92, %f91, %f25;
	add.f32 	%f93, %f90, %f92;
	ld.shared.f32 	%f94, [%r17+76];
	mul.f32 	%f95, %f94, %f26;
	add.f32 	%f96, %f93, %f95;
	ld.shared.f32 	%f97, [%r17+80];
	mul.f32 	%f98, %f97, %f27;
	add.f32 	%f99, %f96, %f98;
	ld.shared.f32 	%f100, [%r17+84];
	mul.f32 	%f101, %f100, %f28;
	add.f32 	%f102, %f99, %f101;
	ld.shared.f32 	%f103, [%r17+88];
	mul.f32 	%f104, %f103, %f29;
	add.f32 	%f107, %f102, %f104;
	mov.u32 	%r78, %r14;

BB6_10:
	mov.u32 	%r19, %r78;
	shl.b32 	%r65, %r19, 2;
	add.s32 	%r66, %r12, %r65;
	ld.param.u32 	%r69, [convolve_y23_param_2];
	mad.lo.s32 	%r67, %r69, %r66, %r8;
	st.global.f32 	[%r67], %f107;
	add.s32 	%r76, %r76, 1;
	add.s32 	%r75, %r75, 64;
	add.s32 	%r22, %r14, 16;
	add.s32 	%r74, %r74, -1;
	setp.ne.s32 	%p4, %r74, 0;
	mov.u32 	%r79, %r22;
	@%p4 bra 	BB6_7;

	ret;
}

.entry convolve_x29(
	.param .u32 .ptr .global .align 4 convolve_x29_param_0,
	.param .u32 .ptr .const .align 4 convolve_x29_param_1,
	.param .u32 convolve_x29_param_2,
	.param .u32 convolve_x29_param_3
)
{
	.reg .f32 	%f<26>;
	.reg .pred 	%p<6>;
	.reg .s32 	%r<81>;


	ld.param.u32 	%r1, [convolve_x29_param_0];
	ld.param.u32 	%r3, [convolve_x29_param_2];
	ld.param.u32 	%r4, [convolve_x29_param_3];
	// inline asm
	mov.u32 	%r29, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r30, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r31, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r32, %ctaid.x;
	// inline asm
	add.s32 	%r37, %r32, %r31;
	shl.b32 	%r38, %r37, 7;
	add.s32 	%r39, %r29, %r38;
	add.s32 	%r7, %r39, -16;
	// inline asm
	mov.u32 	%r33, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r34, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r35, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r36, %tid.y;
	// inline asm
	shl.b32 	%r40, %r4, 3;
	add.s32 	%r41, %r33, %r40;
	mad.lo.s32 	%r42, %r35, %r34, %r41;
	add.s32 	%r43, %r42, %r36;
	mad.lo.s32 	%r8, %r43, %r3, %r7;
	add.s32 	%r44, %r33, %r36;
	mad.lo.s32 	%r45, %r35, %r34, %r44;
	add.s32 	%r46, %r45, %r40;
	mad.lo.s32 	%r47, %r46, %r3, %r29;
	add.s32 	%r48, %r47, %r38;
	shl.b32 	%r49, %r48, 2;
	add.s32 	%r9, %r1, %r49;
	mov.u32 	%r50, shr_7_lclArray;
	mad.lo.s32 	%r11, %r30, 640, %r50;
	shl.b32 	%r51, %r29, 2;
	add.s32 	%r10, %r51, %r11;
	ld.global.f32 	%f10, [%r9];
	st.shared.f32 	[%r10+64], %f10;
	ld.global.f32 	%f11, [%r9+64];
	st.shared.f32 	[%r10+128], %f11;
	ld.global.f32 	%f12, [%r9+128];
	st.shared.f32 	[%r10+192], %f12;
	ld.global.f32 	%f13, [%r9+192];
	st.shared.f32 	[%r10+256], %f13;
	ld.global.f32 	%f14, [%r9+256];
	st.shared.f32 	[%r10+320], %f14;
	ld.global.f32 	%f15, [%r9+320];
	st.shared.f32 	[%r10+384], %f15;
	ld.global.f32 	%f16, [%r9+384];
	st.shared.f32 	[%r10+448], %f16;
	ld.global.f32 	%f17, [%r9+448];
	st.shared.f32 	[%r10+512], %f17;
	setp.gt.s32 	%p2, %r7, -1;
	@%p2 bra 	BB7_2;

	ld.shared.f32 	%f23, [%r11+64];
	bra.uni 	BB7_3;

BB7_2:
	ld.global.f32 	%f23, [%r9+-64];

BB7_3:
	st.shared.f32 	[%r10], %f23;
	add.s32 	%r52, %r7, 144;
	ld.param.u32 	%r71, [convolve_x29_param_2];
	setp.lt.s32 	%p3, %r52, %r71;
	@%p3 bra 	BB7_5;

	ld.shared.f32 	%f24, [%r11+572];
	bra.uni 	BB7_6;

BB7_5:
	ld.global.f32 	%f24, [%r9+512];

BB7_6:
	st.shared.f32 	[%r10+576], %f24;
	bar.sync 	0;
	ld.param.u32 	%r70, [convolve_x29_param_2];
	ld.param.u32 	%r72, [convolve_x29_param_3];
	mul.lo.s32 	%r55, %r70, %r72;
	shl.b32 	%r56, %r55, 4;
	add.s32 	%r57, %r29, 15;
	add.s32 	%r58, %r29, -14;
	setp.lt.s32 	%p1, %r58, %r57;
	add.s32 	%r12, %r8, %r56;
	add.s32 	%r78, %r10, 8;
	mov.u32 	%r74, 1;
	mov.u32 	%r73, 0;

BB7_7:
	mov.u32 	%r76, %r78;
	mov.u32 	%r14, %r76;
	shl.b32 	%r63, %r73, 4;
	add.s32 	%r17, %r63, 16;
	shl.b32 	%r18, %r74, 4;
	@%p1 bra 	BB7_9;

	mov.f32 	%f25, 0f00000000;
	mov.u32 	%r80, %r18;
	bra.uni 	BB7_12;

BB7_9:
	mov.f32 	%f25, 0f00000000;
	mov.u32 	%r75, 29;
	ld.param.u32 	%r79, [convolve_x29_param_1];
	mov.u32 	%r77, %r14;

BB7_10:
	mov.u32 	%r20, %r77;
	ld.const.f32 	%f20, [%r79+164];
	ld.shared.f32 	%f21, [%r20];
	mul.f32 	%f22, %f21, %f20;
	add.f32 	%f25, %f25, %f22;
	add.s32 	%r79, %r79, 4;
	add.s32 	%r23, %r20, 4;
	add.s32 	%r75, %r75, -1;
	setp.ne.s32 	%p4, %r75, 0;
	mov.u32 	%r77, %r23;
	@%p4 bra 	BB7_10;

	mov.u32 	%r80, %r17;

BB7_12:
	add.s32 	%r65, %r12, %r80;
	shl.b32 	%r66, %r65, 2;
	ld.param.u32 	%r68, [convolve_x29_param_0];
	add.s32 	%r67, %r68, %r66;
	st.global.f32 	[%r67], %f25;
	add.s32 	%r74, %r74, 1;
	add.s32 	%r73, %r73, 1;
	add.s32 	%r28, %r14, 64;
	setp.ne.s32 	%p5, %r73, 8;
	mov.u32 	%r78, %r28;
	@%p5 bra 	BB7_7;

	ret;
}

.entry convolve_y29(
	.param .u32 .ptr .global .align 4 convolve_y29_param_0,
	.param .u32 .ptr .const .align 4 convolve_y29_param_1,
	.param .u32 convolve_y29_param_2,
	.param .u32 convolve_y29_param_3
)
{
	.reg .f32 	%f<22>;
	.reg .pred 	%p<6>;
	.reg .s32 	%r<86>;


	ld.param.u32 	%r36, [convolve_y29_param_0];
	ld.param.u32 	%r2, [convolve_y29_param_2];
	ld.param.u32 	%r3, [convolve_y29_param_3];
	// inline asm
	mov.u32 	%r28, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r29, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r30, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r31, %ctaid.y;
	// inline asm
	add.s32 	%r37, %r31, %r30;
	shl.b32 	%r38, %r37, 6;
	add.s32 	%r39, %r28, %r38;
	add.s32 	%r40, %r39, -16;
	// inline asm
	mov.u32 	%r32, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r33, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r34, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r35, %tid.x;
	// inline asm
	add.s32 	%r41, %r32, %r35;
	mad.lo.s32 	%r42, %r34, %r33, %r41;
	mad.lo.s32 	%r43, %r3, 24, %r39;
	mad.lo.s32 	%r44, %r43, %r2, %r42;
	shl.b32 	%r45, %r44, 2;
	add.s32 	%r6, %r36, %r45;
	mov.u32 	%r46, shr_8_lclArray;
	mad.lo.s32 	%r10, %r29, 388, %r46;
	shl.b32 	%r47, %r28, 2;
	add.s32 	%r7, %r47, %r10;
	ld.global.f32 	%f10, [%r6];
	st.shared.f32 	[%r7+64], %f10;
	shl.b32 	%r48, %r2, 6;
	add.s32 	%r49, %r6, %r48;
	ld.global.f32 	%f11, [%r49];
	st.shared.f32 	[%r7+128], %f11;
	add.s32 	%r50, %r49, %r48;
	ld.global.f32 	%f12, [%r50];
	st.shared.f32 	[%r7+192], %f12;
	add.s32 	%r8, %r50, %r48;
	ld.global.f32 	%f13, [%r8];
	st.shared.f32 	[%r7+256], %f13;
	rem.s32 	%r9, %r40, %r3;
	setp.gt.s32 	%p2, %r9, -1;
	@%p2 bra 	BB8_2;

	ld.shared.f32 	%f19, [%r10+64];
	bra.uni 	BB8_3;

BB8_2:
	ld.param.u32 	%r75, [convolve_y29_param_2];
	shl.b32 	%r51, %r75, 4;
	shl.b32 	%r52, %r51, 2;
	sub.s32 	%r53, %r6, %r52;
	ld.global.f32 	%f19, [%r53];

BB8_3:
	st.shared.f32 	[%r7], %f19;
	add.s32 	%r54, %r9, 80;
	ld.param.u32 	%r77, [convolve_y29_param_3];
	setp.lt.s32 	%p3, %r54, %r77;
	@%p3 bra 	BB8_5;

	ld.shared.f32 	%f20, [%r10+316];
	bra.uni 	BB8_6;

BB8_5:
	ld.param.u32 	%r74, [convolve_y29_param_2];
	shl.b32 	%r55, %r74, 8;
	add.s32 	%r56, %r6, %r55;
	ld.global.f32 	%f20, [%r56];

BB8_6:
	st.shared.f32 	[%r7+320], %f20;
	bar.sync 	0;
	add.s32 	%r59, %r28, 15;
	add.s32 	%r60, %r28, -14;
	setp.lt.s32 	%p1, %r60, %r59;
	add.s32 	%r83, %r7, 8;
	ld.param.u32 	%r76, [convolve_y29_param_3];
	shl.b32 	%r65, %r76, 5;
	mov.u32 	%r66, -256;
	sub.s32 	%r12, %r66, %r65;
	mov.u32 	%r79, 1;
	mov.u32 	%r78, 0;

BB8_7:
	mov.u32 	%r81, %r83;
	mov.u32 	%r13, %r81;
	shl.b32 	%r67, %r78, 4;
	add.s32 	%r16, %r67, 16;
	shl.b32 	%r17, %r79, 4;
	@%p1 bra 	BB8_9;

	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r85, %r17;
	bra.uni 	BB8_12;

BB8_9:
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r80, 29;
	ld.param.u32 	%r84, [convolve_y29_param_1];
	mov.u32 	%r82, %r13;

BB8_10:
	mov.u32 	%r19, %r82;
	ld.const.f32 	%f16, [%r84+164];
	ld.shared.f32 	%f17, [%r19];
	mul.f32 	%f18, %f17, %f16;
	add.f32 	%f21, %f21, %f18;
	add.s32 	%r84, %r84, 4;
	add.s32 	%r22, %r19, 4;
	add.s32 	%r80, %r80, -1;
	setp.ne.s32 	%p4, %r80, 0;
	mov.u32 	%r82, %r22;
	@%p4 bra 	BB8_10;

	mov.u32 	%r85, %r16;

BB8_12:
	shl.b32 	%r69, %r85, 2;
	add.s32 	%r70, %r12, %r69;
	ld.param.u32 	%r73, [convolve_y29_param_2];
	mad.lo.s32 	%r71, %r73, %r70, %r8;
	st.global.f32 	[%r71], %f21;
	add.s32 	%r79, %r79, 1;
	add.s32 	%r78, %r78, 1;
	add.s32 	%r27, %r13, 64;
	setp.ne.s32 	%p5, %r78, 4;
	mov.u32 	%r83, %r27;
	@%p5 bra 	BB8_7;

	ret;
}

.entry transposeGradients(
	.param .u32 .ptr .global .align 4 transposeGradients_param_0,
	.param .u32 .ptr .global .align 4 transposeGradients_param_1,
	.param .u32 transposeGradients_param_2,
	.param .u32 transposeGradients_param_3,
	.param .u32 transposeGradients_param_4,
	.param .u32 transposeGradients_param_5
)
{
	.reg .f32 	%f<3>;
	.reg .s32 	%r<66>;


	ld.param.u32 	%r21, [transposeGradients_param_0];
	ld.param.u32 	%r22, [transposeGradients_param_2];
	ld.param.u32 	%r23, [transposeGradients_param_3];
	shl.b32 	%r24, %r23, 3;
	// inline asm
	mov.u32 	%r6, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r7, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r8, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r9, %tid.y;
	// inline asm
	add.s32 	%r25, %r9, %r6;
	mad.lo.s32 	%r26, %r8, %r7, %r25;
	div.u32 	%r4, %r26, %r24;
	// inline asm
	mov.u32 	%r10, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r11, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r12, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r13, %tid.y;
	// inline asm
	add.s32 	%r27, %r13, %r10;
	mad.lo.s32 	%r28, %r12, %r11, %r27;
	rem.u32 	%r29, %r28, %r24;
	shr.u32 	%r5, %r29, 3;
	// inline asm
	mov.u32 	%r14, %tid.y;
	// inline asm
	mad.lo.s32 	%r30, %r4, %r24, %r5;
	mad.lo.s32 	%r31, %r14, %r23, %r30;
	// inline asm
	mov.u32 	%r15, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r16, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r17, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r18, %tid.x;
	// inline asm
	mad.lo.s32 	%r32, %r31, %r22, %r15;
	add.s32 	%r33, %r32, %r18;
	mad.lo.s32 	%r34, %r17, %r16, %r33;
	shl.b32 	%r35, %r34, 2;
	add.s32 	%r36, %r21, %r35;
	ld.global.f32 	%f1, [%r36];
	// inline asm
	mov.u32 	%r19, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r20, %tid.x;
	// inline asm
	mad.lo.s32 	%r37, %r19, 33, %r20;
	shl.b32 	%r38, %r37, 2;
	mov.u32 	%r39, shr_9_lclArray;
	add.s32 	%r40, %r39, %r38;
	st.shared.f32 	[%r40], %f1;
	bar.sync 	0;
	// inline asm
	mov.u32 	%r41, %tid.x;
	// inline asm
	and.b32  	%r46, %r41, 7;
	// inline asm
	mov.u32 	%r42, %tid.x;
	// inline asm
	shr.u32 	%r47, %r42, 3;
	// inline asm
	mov.u32 	%r43, %tid.y;
	// inline asm
	shl.b32 	%r48, %r43, 2;
	add.s32 	%r49, %r48, %r47;
	ld.param.u32 	%r65, [transposeGradients_param_5];
	mad.lo.s32 	%r50, %r4, %r65, %r5;
	// inline asm
	mov.u32 	%r44, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r45, %ctaid.x;
	// inline asm
	add.s32 	%r51, %r45, %r44;
	shl.b32 	%r52, %r51, 8;
	shl.b32 	%r53, %r49, 3;
	mad.lo.s32 	%r54, %r46, 33, %r49;
	shl.b32 	%r55, %r54, 2;
	add.s32 	%r57, %r39, %r55;
	ld.param.u32 	%r64, [transposeGradients_param_4];
	mad.lo.s32 	%r58, %r50, %r64, %r46;
	add.s32 	%r59, %r58, %r53;
	add.s32 	%r60, %r59, %r52;
	shl.b32 	%r61, %r60, 2;
	ld.param.u32 	%r63, [transposeGradients_param_1];
	add.s32 	%r62, %r63, %r61;
	ld.shared.f32 	%f2, [%r57];
	st.global.f32 	[%r62], %f2;
	ret;
}

.entry transposeDaisy(
	.param .u32 .ptr .global .align 4 transposeDaisy_param_0,
	.param .u32 .ptr .global .align 4 transposeDaisy_param_1,
	.param .u32 .ptr .const .align 4 transposeDaisy_param_2,
	.param .u32 .ptr .shared .align 4 transposeDaisy_param_3,
	.param .u32 transposeDaisy_param_4,
	.param .u32 transposeDaisy_param_5,
	.param .u32 transposeDaisy_param_6,
	.param .u32 transposeDaisy_param_7,
	.param .u32 transposeDaisy_param_8
)
{
	.reg .f32 	%f<13>;
	.reg .pred 	%p<17>;
	.reg .s32 	%r<265>;


	ld.param.u32 	%r4, [transposeDaisy_param_3];
	ld.param.u32 	%r5, [transposeDaisy_param_4];
	ld.param.u32 	%r6, [transposeDaisy_param_5];
	ld.param.u32 	%r9, [transposeDaisy_param_8];
	// inline asm
	mov.u32 	%r35, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r36, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r37, %ctaid.x;
	// inline asm
	mul.lo.s32 	%r11, %r37, %r36;
	// inline asm
	mov.u32 	%r38, %tid.x;
	// inline asm
	mad.lo.s32 	%r45, %r37, %r36, %r35;
	add.s32 	%r46, %r45, %r38;
	add.s32 	%r47, %r46, -16;
	// inline asm
	mov.u32 	%r39, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r40, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r41, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r42, %tid.y;
	// inline asm
	mad.lo.s32 	%r48, %r41, %r40, %r39;
	add.s32 	%r49, %r48, %r42;
	add.s32 	%r13, %r49, -16;
	// inline asm
	mov.u32 	%r43, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r44, %tid.y;
	// inline asm
	setp.lt.s32 	%p3, %r47, %r5;
	setp.gt.s32 	%p4, %r47, -1;
	and.pred  	%p5, %p3, %p4;
	setp.gt.s32 	%p6, %r13, -1;
	and.pred  	%p7, %p5, %p6;
	setp.lt.s32 	%p8, %r13, %r6;
	and.pred  	%p9, %p8, %p7;
	add.s32 	%r50, %r9, 128;
	mad.lo.s32 	%r16, %r44, %r50, %r43;
	shl.b32 	%r51, %r16, 2;
	add.s32 	%r17, %r4, %r51;
	@%p9 bra 	BB10_2;

	ld.param.u32 	%r263, [transposeDaisy_param_8];
	add.s32 	%r60, %r263, 128;
	mad.lo.s32 	%r61, %r44, %r60, %r43;
	mov.u32 	%r62, 0;
	st.shared.u32 	[%r17], %r62;
	// inline asm
	mov.u32 	%r53, %ntid.x;
	// inline asm
	add.s32 	%r63, %r61, %r53;
	shl.b32 	%r64, %r63, 2;
	ld.param.u32 	%r254, [transposeDaisy_param_3];
	add.s32 	%r65, %r254, %r64;
	st.shared.u32 	[%r65], %r62;
	// inline asm
	mov.u32 	%r54, %ntid.x;
	// inline asm
	shl.b32 	%r66, %r54, 1;
	add.s32 	%r67, %r61, %r66;
	shl.b32 	%r68, %r67, 2;
	add.s32 	%r69, %r254, %r68;
	st.shared.u32 	[%r69], %r62;
	// inline asm
	mov.u32 	%r55, %ntid.x;
	// inline asm
	mad.lo.s32 	%r70, %r55, 3, %r61;
	shl.b32 	%r71, %r70, 2;
	add.s32 	%r72, %r254, %r71;
	st.shared.u32 	[%r72], %r62;
	// inline asm
	mov.u32 	%r56, %ntid.x;
	// inline asm
	shl.b32 	%r73, %r56, 2;
	add.s32 	%r74, %r61, %r73;
	shl.b32 	%r75, %r74, 2;
	add.s32 	%r76, %r254, %r75;
	st.shared.u32 	[%r76], %r62;
	// inline asm
	mov.u32 	%r57, %ntid.x;
	// inline asm
	mad.lo.s32 	%r77, %r57, 5, %r61;
	shl.b32 	%r78, %r77, 2;
	add.s32 	%r79, %r254, %r78;
	st.shared.u32 	[%r79], %r62;
	// inline asm
	mov.u32 	%r58, %ntid.x;
	// inline asm
	mad.lo.s32 	%r80, %r58, 6, %r61;
	shl.b32 	%r81, %r80, 2;
	add.s32 	%r82, %r254, %r81;
	st.shared.u32 	[%r82], %r62;
	// inline asm
	mov.u32 	%r59, %ntid.x;
	// inline asm
	mad.lo.s32 	%r83, %r59, 7, %r61;
	shl.b32 	%r84, %r83, 2;
	add.s32 	%r85, %r254, %r84;
	st.shared.u32 	[%r85], %r62;
	bra.uni 	BB10_3;

BB10_2:
	ld.param.u32 	%r256, [transposeDaisy_param_4];
	mul.lo.s32 	%r110, %r256, %r13;
	shl.b32 	%r111, %r110, 3;
	ld.param.u32 	%r258, [transposeDaisy_param_6];
	add.s32 	%r112, %r43, %r258;
	add.s32 	%r113, %r112, %r111;
	add.s32 	%r114, %r35, %r38;
	add.s32 	%r115, %r114, %r11;
	add.s32 	%r116, %r115, -16;
	// inline asm
	mov.u32 	%r86, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r87, %ntid.x;
	// inline asm
	div.u32 	%r117, %r116, %r86;
	mul.lo.s32 	%r118, %r117, %r87;
	shl.b32 	%r119, %r118, 3;
	add.s32 	%r120, %r113, %r119;
	shl.b32 	%r121, %r120, 2;
	ld.param.u32 	%r249, [transposeDaisy_param_0];
	add.s32 	%r122, %r249, %r121;
	ld.global.f32 	%f1, [%r122];
	st.shared.f32 	[%r17], %f1;
	// inline asm
	mov.u32 	%r89, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r90, %ntid.x;
	// inline asm
	div.u32 	%r123, %r116, %r89;
	shl.b32 	%r124, %r123, 3;
	or.b32  	%r125, %r124, 1;
	mad.lo.s32 	%r126, %r125, %r90, %r113;
	shl.b32 	%r127, %r126, 2;
	add.s32 	%r128, %r249, %r127;
	ld.global.f32 	%f2, [%r128];
	// inline asm
	mov.u32 	%r91, %ntid.x;
	// inline asm
	add.s32 	%r129, %r16, %r91;
	shl.b32 	%r130, %r129, 2;
	ld.param.u32 	%r253, [transposeDaisy_param_3];
	add.s32 	%r131, %r253, %r130;
	st.shared.f32 	[%r131], %f2;
	// inline asm
	mov.u32 	%r92, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r93, %ntid.x;
	// inline asm
	div.u32 	%r132, %r116, %r92;
	shl.b32 	%r133, %r132, 3;
	or.b32  	%r134, %r133, 2;
	mad.lo.s32 	%r135, %r134, %r93, %r113;
	shl.b32 	%r136, %r135, 2;
	add.s32 	%r137, %r249, %r136;
	ld.global.f32 	%f3, [%r137];
	// inline asm
	mov.u32 	%r94, %ntid.x;
	// inline asm
	shl.b32 	%r138, %r94, 1;
	add.s32 	%r139, %r16, %r138;
	shl.b32 	%r140, %r139, 2;
	add.s32 	%r141, %r253, %r140;
	st.shared.f32 	[%r141], %f3;
	// inline asm
	mov.u32 	%r95, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r96, %ntid.x;
	// inline asm
	div.u32 	%r142, %r116, %r95;
	shl.b32 	%r143, %r142, 3;
	or.b32  	%r144, %r143, 3;
	mad.lo.s32 	%r145, %r144, %r96, %r113;
	shl.b32 	%r146, %r145, 2;
	add.s32 	%r147, %r249, %r146;
	ld.global.f32 	%f4, [%r147];
	// inline asm
	mov.u32 	%r97, %ntid.x;
	// inline asm
	mad.lo.s32 	%r148, %r97, 3, %r16;
	shl.b32 	%r149, %r148, 2;
	add.s32 	%r150, %r253, %r149;
	st.shared.f32 	[%r150], %f4;
	// inline asm
	mov.u32 	%r98, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r99, %ntid.x;
	// inline asm
	div.u32 	%r151, %r116, %r98;
	shl.b32 	%r152, %r151, 3;
	or.b32  	%r153, %r152, 4;
	mad.lo.s32 	%r154, %r153, %r99, %r113;
	shl.b32 	%r155, %r154, 2;
	add.s32 	%r156, %r249, %r155;
	ld.global.f32 	%f5, [%r156];
	// inline asm
	mov.u32 	%r100, %ntid.x;
	// inline asm
	shl.b32 	%r157, %r100, 2;
	add.s32 	%r158, %r16, %r157;
	shl.b32 	%r159, %r158, 2;
	add.s32 	%r160, %r253, %r159;
	st.shared.f32 	[%r160], %f5;
	// inline asm
	mov.u32 	%r101, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r102, %ntid.x;
	// inline asm
	div.u32 	%r161, %r116, %r101;
	shl.b32 	%r162, %r161, 3;
	or.b32  	%r163, %r162, 5;
	mad.lo.s32 	%r164, %r163, %r102, %r113;
	shl.b32 	%r165, %r164, 2;
	add.s32 	%r166, %r249, %r165;
	ld.global.f32 	%f6, [%r166];
	// inline asm
	mov.u32 	%r103, %ntid.x;
	// inline asm
	mad.lo.s32 	%r167, %r103, 5, %r16;
	shl.b32 	%r168, %r167, 2;
	add.s32 	%r169, %r253, %r168;
	st.shared.f32 	[%r169], %f6;
	// inline asm
	mov.u32 	%r104, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r105, %ntid.x;
	// inline asm
	div.u32 	%r170, %r116, %r104;
	shl.b32 	%r171, %r170, 3;
	or.b32  	%r172, %r171, 6;
	mad.lo.s32 	%r173, %r172, %r105, %r113;
	shl.b32 	%r174, %r173, 2;
	add.s32 	%r175, %r249, %r174;
	ld.global.f32 	%f7, [%r175];
	// inline asm
	mov.u32 	%r106, %ntid.x;
	// inline asm
	mad.lo.s32 	%r176, %r106, 6, %r16;
	shl.b32 	%r177, %r176, 2;
	add.s32 	%r178, %r253, %r177;
	st.shared.f32 	[%r178], %f7;
	// inline asm
	mov.u32 	%r107, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r108, %ntid.x;
	// inline asm
	div.u32 	%r179, %r116, %r107;
	shl.b32 	%r180, %r179, 3;
	or.b32  	%r181, %r180, 7;
	mad.lo.s32 	%r182, %r181, %r108, %r113;
	shl.b32 	%r183, %r182, 2;
	add.s32 	%r184, %r249, %r183;
	ld.global.f32 	%f8, [%r184];
	// inline asm
	mov.u32 	%r109, %ntid.x;
	// inline asm
	mad.lo.s32 	%r185, %r109, 7, %r16;
	shl.b32 	%r186, %r185, 2;
	add.s32 	%r187, %r253, %r186;
	st.shared.f32 	[%r187], %f8;

BB10_3:
	bar.sync 	0;
	// inline asm
	mov.u32 	%r188, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r189, %ntid.y;
	// inline asm
	mul.lo.s32 	%r197, %r189, %r188;
	shr.u32 	%r198, %r197, 4;
	ld.param.u32 	%r261, [transposeDaisy_param_7];
	div.u32 	%r199, %r261, %r198;
	// inline asm
	mov.u32 	%r190, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r191, %ntid.x;
	// inline asm
	mul.lo.s32 	%r200, %r191, %r190;
	shr.u32 	%r201, %r200, 4;
	// inline asm
	mov.u32 	%r192, %ntid.x;
	// inline asm
	mad.lo.s32 	%r202, %r192, %r44, %r43;
	shr.u32 	%r203, %r202, 4;
	// inline asm
	mov.u32 	%r193, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r194, %ctaid.y;
	// inline asm
	add.s32 	%r204, %r194, %r193;
	shl.b32 	%r205, %r204, 4;
	add.s32 	%r18, %r205, -16;
	// inline asm
	mov.u32 	%r195, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r196, %ctaid.x;
	// inline asm
	add.s32 	%r206, %r196, %r195;
	shl.b32 	%r19, %r206, 4;
	ld.param.u32 	%r255, [transposeDaisy_param_4];
	shl.b32 	%r207, %r255, 3;
	ld.param.u32 	%r259, [transposeDaisy_param_6];
	div.s32 	%r208, %r259, %r207;
	ld.param.u32 	%r257, [transposeDaisy_param_5];
	div.s32 	%r209, %r208, %r257;
	rem.s32 	%r210, %r261, %r199;
	setp.lt.s32 	%p10, %r203, %r210;
	min.s32 	%r211, %r203, %r210;
	mad.lo.s32 	%r264, %r203, %r199, %r211;
	add.s32 	%r212, %r201, -1;
	setp.eq.s32 	%p1, %r203, %r212;
	setp.gt.s32 	%p11, %r43, 7;
	selp.b32 	%r21, -1, 0, %p11;
	setp.lt.s32 	%p2, %r43, 8;
	ld.param.u32 	%r262, [transposeDaisy_param_8];
	add.s32 	%r22, %r262, 128;
	shr.s32 	%r213, %r43, 31;
	shr.u32 	%r214, %r213, 29;
	add.s32 	%r215, %r43, %r214;
	and.b32  	%r216, %r215, -8;
	sub.s32 	%r23, %r43, %r216;
	shl.b32 	%r217, %r209, 3;
	or.b32  	%r24, %r217, 1;
	add.s32 	%r218, %r203, 1;
	mad.lo.s32 	%r219, %r218, %r199, %r211;
	selp.u32 	%r220, 1, 0, %p10;
	add.s32 	%r25, %r219, %r220;

BB10_4:
	ld.param.u32 	%r260, [transposeDaisy_param_7];
	selp.b32 	%r221, %r260, %r25, %p1;
	setp.lt.s32 	%p12, %r264, %r221;
	@%p12 bra 	BB10_6;

	ret;

BB10_6:
	shl.b32 	%r222, %r264, 4;
	ld.param.u32 	%r251, [transposeDaisy_param_2];
	add.s32 	%r223, %r251, %r222;
	ld.const.u32 	%r27, [%r223];
	ld.const.u32 	%r28, [%r223+4];
	ld.const.u32 	%r29, [%r223+12];
	ld.const.u32 	%r224, [%r223+8];
	cvt.rn.f32.s32 	%f11, %r224;
	div.full.f32 	%f10, %f11, 0f447A0000;
	// inline asm
	cvt.rmi.f32.f32 	%f9, %f10;
	// inline asm
	cvt.rzi.s32.f32 	%r225, %f9;
	mul.lo.s32 	%r226, %r225, 1000;
	sub.s32 	%r30, %r224, %r226;
	sub.s32 	%r227, %r28, %r27;
	and.b32  	%r31, %r227, %r21;
	add.s32 	%r32, %r225, %r18;
	setp.gt.u32 	%p13, %r32, 511;
	@%p13 bra 	BB10_10;

	add.s32 	%r228, %r30, %r19;
	add.s32 	%r33, %r228, -516;
	setp.gt.u32 	%p14, %r33, 511;
	@%p14 bra 	BB10_10;

	setp.ne.s32 	%p15, %r28, -999;
	or.pred  	%p16, %p15, %p2;
	@!%p16 bra 	BB10_10;

	add.s32 	%r229, %r31, %r27;
	shr.s32 	%r230, %r229, 31;
	shr.u32 	%r231, %r230, 28;
	add.s32 	%r232, %r229, %r231;
	shr.s32 	%r233, %r232, 4;
	and.b32  	%r234, %r232, 134217712;
	sub.s32 	%r235, %r229, %r234;
	shl.b32 	%r236, %r235, 3;
	mad.lo.s32 	%r237, %r233, %r22, %r23;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 2;
	ld.param.u32 	%r252, [transposeDaisy_param_3];
	add.s32 	%r240, %r252, %r239;
	shl.b32 	%r241, %r32, 9;
	add.s32 	%r242, %r33, %r241;
	add.s32 	%r243, %r24, %r29;
	shl.b32 	%r244, %r243, 3;
	add.s32 	%r245, %r244, %r43;
	mad.lo.s32 	%r246, %r242, 200, %r245;
	shl.b32 	%r247, %r246, 2;
	ld.param.u32 	%r250, [transposeDaisy_param_1];
	add.s32 	%r248, %r250, %r247;
	ld.shared.f32 	%f12, [%r240];
	st.global.f32 	[%r248], %f12;

BB10_10:
	add.s32 	%r264, %r264, 1;
	bra.uni 	BB10_4;
}


