# do {sim1_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:23:35 on Jan 14,2019
# vlog -64 -incr -dpiheader ../../../../firmware/driver/vc_hdrs.h -printinfilenames -work xil_defaultlib "+incdir+../../../../simple_platform.srcs/sources_1/new" "+incdir+../../../../firmware/driver" "+incdir+C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" ../../../../simple_platform.srcs/sources_1/imports/platform/camellia.v 
# Open Verilog file "../../../../simple_platform.srcs/sources_1/imports/platform/camellia.v"
# -- Skipping module camellia
# -- Skipping module Camellia_sequencer
# -- Skipping module Camellia_key_scheduler
# -- Skipping module Camellia_randomize
# -- Skipping module Camellia_f_func
# -- Skipping module Camellia_p_func
# -- Skipping module Camellia_fl
# -- Skipping module Camellia_fl_plus
# -- Skipping module Camellia_fl_minus
# -- Skipping module Camellia_sbox1
# -- Skipping module Camellia_sbox2
# -- Skipping module Camellia_sbox3
# -- Skipping module Camellia_sbox4
# Close file "../../../../simple_platform.srcs/sources_1/imports/platform/camellia.v"
# 
# Top level modules:
# 	camellia
# (vlog-7035) Skip generating the empty DPI header '../../../../firmware/driver/vc_hdrs.h'.
# End time: 12:23:35 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:23:35 on Jan 14,2019
# vlog -64 -incr -dpiheader ../../../../firmware/driver/vc_hdrs.h -printinfilenames -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../simple_platform.srcs/sources_1/new" "+incdir+../../../../firmware/driver" "+incdir+C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" ../../../../simple_platform.srcs/sources_1/new/buslayer_master.sv ../../../../simple_platform.srcs/sources_1/new/buslayer_slave.sv ../../../../simple_platform.srcs/sources_1/new/camellia_wrapper.v ../../../../simple_platform.srcs/sources_1/new/core_wrapper.v ../../../../simple_platform.srcs/sources_1/new/serial_transmitter.v ../../../../simple_platform.srcs/sources_1/new/serial_transmitter_wrapper.v ../../../../simple_platform.srcs/sources_1/new/simple_platform.sv ../../../../simple_platform.srcs/sources_1/new/syscon.v ../../../../simple_platform.srcs/sources_1/new/wishbone_bus.v ../../../../simple_platform.srcs/sources_1/new/wishbone_bus_selector.v ../../../../simple_platform.srcs/sim_1/new/sim1.v 
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/buslayer_master.sv"
# -- Skipping module buslayer_master
# Close file "../../../../simple_platform.srcs/sources_1/new/buslayer_master.sv"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/buslayer_slave.sv"
# -- Skipping module buslayer_slave
# Close file "../../../../simple_platform.srcs/sources_1/new/buslayer_slave.sv"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/camellia_wrapper.v"
# -- Skipping module camellia_wrapper
# Close file "../../../../simple_platform.srcs/sources_1/new/camellia_wrapper.v"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/core_wrapper.v"
# -- Compiling module core_wrapper
# Close file "../../../../simple_platform.srcs/sources_1/new/core_wrapper.v"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/serial_transmitter.v"
# -- Skipping module serial_transmitter
# Close file "../../../../simple_platform.srcs/sources_1/new/serial_transmitter.v"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/serial_transmitter_wrapper.v"
# -- Skipping module serial_transmitter_wrapper
# Close file "../../../../simple_platform.srcs/sources_1/new/serial_transmitter_wrapper.v"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/simple_platform.sv"
# -- Skipping module simple_platform
# Close file "../../../../simple_platform.srcs/sources_1/new/simple_platform.sv"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/syscon.v"
# -- Skipping module syscon
# Close file "../../../../simple_platform.srcs/sources_1/new/syscon.v"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/wishbone_bus.v"
# ** Warning: ../../../../simple_platform.srcs/sources_1/new/wishbone_bus.v(55): (vlog-13314) Defaulting port 'wb_ack_s' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../../simple_platform.srcs/sources_1/new/wishbone_bus.v(56): (vlog-13314) Defaulting port 'wb_err_s' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../../simple_platform.srcs/sources_1/new/wishbone_bus.v(57): (vlog-13314) Defaulting port 'wb_stall_s' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../../simple_platform.srcs/sources_1/new/wishbone_bus.v(58): (vlog-13314) Defaulting port 'wb_dat_o_s' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Skipping module wishbone_bus
# Close file "../../../../simple_platform.srcs/sources_1/new/wishbone_bus.v"
# Open SystemVerilog file "../../../../simple_platform.srcs/sources_1/new/wishbone_bus_selector.v"
# -- Skipping module wishbone_bus_selector
# Close file "../../../../simple_platform.srcs/sources_1/new/wishbone_bus_selector.v"
# Open SystemVerilog file "../../../../simple_platform.srcs/sim_1/new/sim1.v"
# -- Compiling module sim1
# Close file "../../../../simple_platform.srcs/sim_1/new/sim1.v"
# 
# Top level modules:
# 	sim1
# End time: 12:23:35 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:23:36 on Jan 14,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:23:36 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
