/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_genet_0_tbuf.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 4:30p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:21 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_genet_0_tbuf.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 4:30p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_GENET_0_TBUF_H__
#define BCHP_GENET_0_TBUF_H__

/***************************************************************************
 *GENET_0_TBUF
 ***************************************************************************/
#define BCHP_GENET_0_TBUF_CNTRL                  0x00b80600 /* TBUF Control Register */
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL         0x00b80608 /* TBUF Endianess Control Register */
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL      0x00b8060c /* TBUF Backpressure Mask and Control Register */
#define BCHP_GENET_0_TBUF_TXCHK_PKTRDY_THLD      0x00b80610 /* TXCHK Packet Ready Threshold Register */
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL           0x00b80614 /* TBUF Energy Control Register */
#define BCHP_GENET_0_TBUF_EXT_BP_STATUS          0x00b80618 /* MOCA Transmit Buffer Threshold Crossed Status Register */
#define BCHP_GENET_0_TBUF_TSV_MASK_0             0x00b8061c /* TBUF TSV Mask Register 0 */
#define BCHP_GENET_0_TBUF_TSV_MASK_1             0x00b80620 /* TBUF TSV Mask Register 1 */
#define BCHP_GENET_0_TBUF_TSV_STATUS_0           0x00b80624 /* TBUF TSV Status Register 0 */
#define BCHP_GENET_0_TBUF_TSV_STATUS_1           0x00b80628 /* TBUF TSV Status Register 1 */

/***************************************************************************
 *CNTRL - TBUF Control Register
 ***************************************************************************/
/* GENET_0_TBUF :: CNTRL :: reserved0 [31:01] */
#define BCHP_GENET_0_TBUF_CNTRL_reserved0_MASK                     0xfffffffe
#define BCHP_GENET_0_TBUF_CNTRL_reserved0_SHIFT                    1

/* GENET_0_TBUF :: CNTRL :: status_64b_en [00:00] */
#define BCHP_GENET_0_TBUF_CNTRL_status_64b_en_MASK                 0x00000001
#define BCHP_GENET_0_TBUF_CNTRL_status_64b_en_SHIFT                0
#define BCHP_GENET_0_TBUF_CNTRL_status_64b_en_DEFAULT              0x00000000

/***************************************************************************
 *ENDINESS_CNTRL - TBUF Endianess Control Register
 ***************************************************************************/
/* GENET_0_TBUF :: ENDINESS_CNTRL :: reserved0 [31:03] */
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_reserved0_MASK            0xfffffff8
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_reserved0_SHIFT           3

/* GENET_0_TBUF :: ENDINESS_CNTRL :: swap_en [02:02] */
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_swap_en_MASK              0x00000004
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_swap_en_SHIFT             2
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_swap_en_DEFAULT           0x00000001

/* GENET_0_TBUF :: ENDINESS_CNTRL :: reg_mode [01:01] */
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_reg_mode_MASK             0x00000002
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_reg_mode_SHIFT            1
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_reg_mode_DEFAULT          0x00000000

/* GENET_0_TBUF :: ENDINESS_CNTRL :: big_endian_mode [00:00] */
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_big_endian_mode_MASK      0x00000001
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_big_endian_mode_SHIFT     0
#define BCHP_GENET_0_TBUF_ENDINESS_CNTRL_big_endian_mode_DEFAULT   0x00000001

/***************************************************************************
 *BP_MASK_AND_CNTRL - TBUF Backpressure Mask and Control Register
 ***************************************************************************/
/* GENET_0_TBUF :: BP_MASK_AND_CNTRL :: reserved0 [31:22] */
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_reserved0_MASK         0xffc00000
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_reserved0_SHIFT        22

/* GENET_0_TBUF :: BP_MASK_AND_CNTRL :: ext_bp_all_disable [21:21] */
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_ext_bp_all_disable_MASK 0x00200000
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_ext_bp_all_disable_SHIFT 21
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_ext_bp_all_disable_DEFAULT 0x00000000

/* GENET_0_TBUF :: BP_MASK_AND_CNTRL :: cpu_backpressure [20:20] */
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_cpu_backpressure_MASK  0x00100000
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_cpu_backpressure_SHIFT 20
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_cpu_backpressure_DEFAULT 0x00000000

/* GENET_0_TBUF :: BP_MASK_AND_CNTRL :: reserved1 [19:18] */
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_reserved1_MASK         0x000c0000
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_reserved1_SHIFT        18

/* GENET_0_TBUF :: BP_MASK_AND_CNTRL :: bp_in_en [17:17] */
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_bp_in_en_MASK          0x00020000
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_bp_in_en_SHIFT         17
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_bp_in_en_DEFAULT       0x00000000

/* GENET_0_TBUF :: BP_MASK_AND_CNTRL :: bp_mask [16:00] */
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_bp_mask_MASK           0x0001ffff
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_bp_mask_SHIFT          0
#define BCHP_GENET_0_TBUF_BP_MASK_AND_CNTRL_bp_mask_DEFAULT        0x0000ffff

/***************************************************************************
 *TXCHK_PKTRDY_THLD - TXCHK Packet Ready Threshold Register
 ***************************************************************************/
/* GENET_0_TBUF :: TXCHK_PKTRDY_THLD :: reserved0 [31:08] */
#define BCHP_GENET_0_TBUF_TXCHK_PKTRDY_THLD_reserved0_MASK         0xffffff00
#define BCHP_GENET_0_TBUF_TXCHK_PKTRDY_THLD_reserved0_SHIFT        8

/* GENET_0_TBUF :: TXCHK_PKTRDY_THLD :: pkt_rdy_thld [07:00] */
#define BCHP_GENET_0_TBUF_TXCHK_PKTRDY_THLD_pkt_rdy_thld_MASK      0x000000ff
#define BCHP_GENET_0_TBUF_TXCHK_PKTRDY_THLD_pkt_rdy_thld_SHIFT     0
#define BCHP_GENET_0_TBUF_TXCHK_PKTRDY_THLD_pkt_rdy_thld_DEFAULT   0x00000080

/***************************************************************************
 *ENERGY_CNTRL - TBUF Energy Control Register
 ***************************************************************************/
/* GENET_0_TBUF :: ENERGY_CNTRL :: reserved0 [31:02] */
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL_reserved0_MASK              0xfffffffc
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL_reserved0_SHIFT             2

/* GENET_0_TBUF :: ENERGY_CNTRL :: pm_en [01:01] */
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL_pm_en_MASK                  0x00000002
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL_pm_en_SHIFT                 1
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL_pm_en_DEFAULT               0x00000000

/* GENET_0_TBUF :: ENERGY_CNTRL :: eee_en [00:00] */
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL_eee_en_MASK                 0x00000001
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL_eee_en_SHIFT                0
#define BCHP_GENET_0_TBUF_ENERGY_CNTRL_eee_en_DEFAULT              0x00000000

/***************************************************************************
 *EXT_BP_STATUS - MOCA Transmit Buffer Threshold Crossed Status Register
 ***************************************************************************/
/* GENET_0_TBUF :: EXT_BP_STATUS :: reserved0 [31:18] */
#define BCHP_GENET_0_TBUF_EXT_BP_STATUS_reserved0_MASK             0xfffc0000
#define BCHP_GENET_0_TBUF_EXT_BP_STATUS_reserved0_SHIFT            18

/* GENET_0_TBUF :: EXT_BP_STATUS :: ext_pfc_vld_str [17:17] */
#define BCHP_GENET_0_TBUF_EXT_BP_STATUS_ext_pfc_vld_str_MASK       0x00020000
#define BCHP_GENET_0_TBUF_EXT_BP_STATUS_ext_pfc_vld_str_SHIFT      17

/* GENET_0_TBUF :: EXT_BP_STATUS :: ext_pfc_bp [16:00] */
#define BCHP_GENET_0_TBUF_EXT_BP_STATUS_ext_pfc_bp_MASK            0x0001ffff
#define BCHP_GENET_0_TBUF_EXT_BP_STATUS_ext_pfc_bp_SHIFT           0

/***************************************************************************
 *TSV_MASK_0 - TBUF TSV Mask Register 0
 ***************************************************************************/
/* GENET_0_TBUF :: TSV_MASK_0 :: tsv_mask_l [31:00] */
#define BCHP_GENET_0_TBUF_TSV_MASK_0_tsv_mask_l_MASK               0xffffffff
#define BCHP_GENET_0_TBUF_TSV_MASK_0_tsv_mask_l_SHIFT              0
#define BCHP_GENET_0_TBUF_TSV_MASK_0_tsv_mask_l_DEFAULT            0x00000000

/***************************************************************************
 *TSV_MASK_1 - TBUF TSV Mask Register 1
 ***************************************************************************/
/* GENET_0_TBUF :: TSV_MASK_1 :: reserved0 [31:05] */
#define BCHP_GENET_0_TBUF_TSV_MASK_1_reserved0_MASK                0xffffffe0
#define BCHP_GENET_0_TBUF_TSV_MASK_1_reserved0_SHIFT               5

/* GENET_0_TBUF :: TSV_MASK_1 :: tsv_mask_h [04:00] */
#define BCHP_GENET_0_TBUF_TSV_MASK_1_tsv_mask_h_MASK               0x0000001f
#define BCHP_GENET_0_TBUF_TSV_MASK_1_tsv_mask_h_SHIFT              0
#define BCHP_GENET_0_TBUF_TSV_MASK_1_tsv_mask_h_DEFAULT            0x00000000

/***************************************************************************
 *TSV_STATUS_0 - TBUF TSV Status Register 0
 ***************************************************************************/
/* GENET_0_TBUF :: TSV_STATUS_0 :: tsv_l [31:00] */
#define BCHP_GENET_0_TBUF_TSV_STATUS_0_tsv_l_MASK                  0xffffffff
#define BCHP_GENET_0_TBUF_TSV_STATUS_0_tsv_l_SHIFT                 0
#define BCHP_GENET_0_TBUF_TSV_STATUS_0_tsv_l_DEFAULT               0x00000000

/***************************************************************************
 *TSV_STATUS_1 - TBUF TSV Status Register 1
 ***************************************************************************/
/* GENET_0_TBUF :: TSV_STATUS_1 :: reserved0 [31:21] */
#define BCHP_GENET_0_TBUF_TSV_STATUS_1_reserved0_MASK              0xffe00000
#define BCHP_GENET_0_TBUF_TSV_STATUS_1_reserved0_SHIFT             21

/* GENET_0_TBUF :: TSV_STATUS_1 :: tsv_h [20:00] */
#define BCHP_GENET_0_TBUF_TSV_STATUS_1_tsv_h_MASK                  0x001fffff
#define BCHP_GENET_0_TBUF_TSV_STATUS_1_tsv_h_SHIFT                 0
#define BCHP_GENET_0_TBUF_TSV_STATUS_1_tsv_h_DEFAULT               0x00000000

#endif /* #ifndef BCHP_GENET_0_TBUF_H__ */

/* End of File */
