
*** Running vivado
    with args -log inverter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source inverter.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source inverter.tcl -notrace
Command: link_design -top inverter -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.625 ; gain = 0.031 ; free physical = 30412 ; free virtual = 35988
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 30357 ; free virtual = 35937
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2770.059 ; gain = 77.477 ; free physical = 30357 ; free virtual = 35936

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d67b9925

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3223.520 ; gain = 453.461 ; free physical = 29815 ; free virtual = 35415

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d67b9925

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3501.449 ; gain = 0.738 ; free physical = 29562 ; free virtual = 35162
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d67b9925

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3501.469 ; gain = 0.758 ; free physical = 29562 ; free virtual = 35162
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d67b9925

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3501.590 ; gain = 0.879 ; free physical = 29562 ; free virtual = 35162
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d67b9925

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3533.938 ; gain = 33.227 ; free physical = 29562 ; free virtual = 35162
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d67b9925

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3533.961 ; gain = 33.250 ; free physical = 29562 ; free virtual = 35162
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d67b9925

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3533.984 ; gain = 33.273 ; free physical = 29562 ; free virtual = 35162
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.047 ; gain = 8.039 ; free physical = 29546 ; free virtual = 35146
Ending Logic Optimization Task | Checksum: d67b9925

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3542.047 ; gain = 41.336 ; free physical = 29546 ; free virtual = 35146

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d67b9925

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.164 ; gain = 0.074 ; free physical = 29546 ; free virtual = 35146

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d67b9925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.168 ; gain = 0.000 ; free physical = 29554 ; free virtual = 35154

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.172 ; gain = 0.000 ; free physical = 29554 ; free virtual = 35154
Ending Netlist Obfuscation Task | Checksum: d67b9925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.172 ; gain = 0.000 ; free physical = 29554 ; free virtual = 35154
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3542.191 ; gain = 849.691 ; free physical = 29554 ; free virtual = 35154
INFO: [Common 17-1381] The checkpoint '/home/user/work_docker/lab3/lab3.runs/impl_1/inverter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file inverter_drc_opted.rpt -pb inverter_drc_opted.pb -rpx inverter_drc_opted.rpx
Command: report_drc -file inverter_drc_opted.rpt -pb inverter_drc_opted.pb -rpx inverter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/work_docker/lab3/lab3.runs/impl_1/inverter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29561 ; free virtual = 35163
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4512fbd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29561 ; free virtual = 35163
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29561 ; free virtual = 35163

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8bff3815

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29565 ; free virtual = 35171

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cba62dab

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29565 ; free virtual = 35171

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cba62dab

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29565 ; free virtual = 35171
Phase 1 Placer Initialization | Checksum: cba62dab

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29565 ; free virtual = 35172

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cba62dab

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29565 ; free virtual = 35172

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cba62dab

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29565 ; free virtual = 35172

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cba62dab

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29565 ; free virtual = 35172

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 11ff9eef0

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30004 ; free virtual = 35612
Phase 2 Global Placement | Checksum: 11ff9eef0

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30004 ; free virtual = 35612

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ff9eef0

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30004 ; free virtual = 35612

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 141fbe5c3

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30004 ; free virtual = 35612

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bb4161c2

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30004 ; free virtual = 35612

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bb4161c2

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30004 ; free virtual = 35612

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 164d66178

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 164d66178

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 164d66178

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641
Phase 3 Detail Placement | Checksum: 164d66178

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 164d66178

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 164d66178

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 164d66178

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641
Phase 4.3 Placer Reporting | Checksum: 164d66178

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 164d66178

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641
Ending Placer Task | Checksum: 1076d8015

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30033 ; free virtual = 35641
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30022 ; free virtual = 35631
INFO: [Common 17-1381] The checkpoint '/home/user/work_docker/lab3/lab3.runs/impl_1/inverter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file inverter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29979 ; free virtual = 35588
INFO: [runtcl-4] Executing : report_utilization -file inverter_utilization_placed.rpt -pb inverter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file inverter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29976 ; free virtual = 35584
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30069 ; free virtual = 35677
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 30070 ; free virtual = 35678
INFO: [Common 17-1381] The checkpoint '/home/user/work_docker/lab3/lab3.runs/impl_1/inverter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c25a843c ConstDB: 0 ShapeSum: 4512fbd9 RouteDB: 0
Post Restoration Checksum: NetGraph: 9dfacd6f NumContArr: 4deb16e8 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ebe5e457

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29969 ; free virtual = 35560

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ebe5e457

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29929 ; free virtual = 35524

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ebe5e457

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29929 ; free virtual = 35524

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ebe5e457

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29922 ; free virtual = 35516

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ebe5e457

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29922 ; free virtual = 35516
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 132cd05a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29918 ; free virtual = 35513

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 132cd05a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29918 ; free virtual = 35513
Phase 4 Rip-up And Reroute | Checksum: 132cd05a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29918 ; free virtual = 35513

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 132cd05a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29918 ; free virtual = 35513

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 132cd05a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29918 ; free virtual = 35513
Phase 6 Post Hold Fix | Checksum: 132cd05a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29918 ; free virtual = 35513

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.97257e-05 %
  Global Horizontal Routing Utilization  = 0.000520562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 132cd05a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29918 ; free virtual = 35513

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 132cd05a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3662.031 ; gain = 0.000 ; free physical = 29918 ; free virtual = 35513

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 112b8c785

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3667.816 ; gain = 5.785 ; free physical = 29918 ; free virtual = 35513
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3667.816 ; gain = 5.785 ; free physical = 29923 ; free virtual = 35518

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3667.816 ; gain = 5.785 ; free physical = 29923 ; free virtual = 35519
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3674.977 ; gain = 7.160 ; free physical = 29921 ; free virtual = 35517
INFO: [Common 17-1381] The checkpoint '/home/user/work_docker/lab3/lab3.runs/impl_1/inverter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file inverter_drc_routed.rpt -pb inverter_drc_routed.pb -rpx inverter_drc_routed.rpx
Command: report_drc -file inverter_drc_routed.rpt -pb inverter_drc_routed.pb -rpx inverter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/work_docker/lab3/lab3.runs/impl_1/inverter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file inverter_methodology_drc_routed.rpt -pb inverter_methodology_drc_routed.pb -rpx inverter_methodology_drc_routed.rpx
Command: report_methodology -file inverter_methodology_drc_routed.rpt -pb inverter_methodology_drc_routed.pb -rpx inverter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/work_docker/lab3/lab3.runs/impl_1/inverter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file inverter_power_routed.rpt -pb inverter_power_summary_routed.pb -rpx inverter_power_routed.rpx
Command: report_power -file inverter_power_routed.rpt -pb inverter_power_summary_routed.pb -rpx inverter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file inverter_route_status.rpt -pb inverter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file inverter_timing_summary_routed.rpt -pb inverter_timing_summary_routed.pb -rpx inverter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file inverter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file inverter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file inverter_bus_skew_routed.rpt -pb inverter_bus_skew_routed.pb -rpx inverter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 25 13:59:26 2025...
