================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'cw444' on host 'amdpool-03' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Wed Dec 17 05:26:00 EST 2014
            in directory '/home/student/cw444/Fall2014/ece5775/options-accel/final_design'
@I [HLS-10] Creating and opening project '/home/student/cw444/Fall2014/ece5775/options-accel/final_design/hls.prj'.
@I [HLS-10] Adding design file 'BlackScholes_dut.cpp' to the project
@I [HLS-10] Adding design file 'BlackScholes.cpp' to the project
@I [HLS-10] Adding design file 'CND.cpp' to the project
@I [HLS-10] Adding design file 'mt19937ar.cpp' to the project
@I [HLS-10] Creating and opening solution '/home/student/cw444/Fall2014/ece5775/options-accel/final_design/hls.prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'mt19937ar.cpp' ... 
@I [HLS-10] Analyzing design file 'CND.cpp' ... 
@I [HLS-10] Analyzing design file 'BlackScholes.cpp' ... 
@I [HLS-10] Analyzing design file 'BlackScholes_dut.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<168, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<long, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<116, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'mod_N' into 'rand_uint32' (mt19937ar.cpp:141) automatically.
@I [XFORM-602] Inlining function 'mod_N_p1' into 'rand_uint32' (mt19937ar.cpp:142) automatically.
@I [XFORM-602] Inlining function 'mod_N_pm' into 'rand_uint32' (mt19937ar.cpp:143) automatically.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kk' in region (mt19937ar.cpp:87).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kkp1' in region (mt19937ar.cpp:87).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kkpm' in region (mt19937ar.cpp:87).
@I [HLS-111] Elapsed time: 15.49 seconds; current memory usage: 351 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'rand_uint32'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 351 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'BlackScholes'.
@I [SCHED-61] Pipelining result: Target II: 4, Final II: 3, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'loop'.
@I [SCHED-61] Pipelining result: Target II: 4, Final II: 4, Depth: 4.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'rand_uint32'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'BlackScholes'.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 353 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/in_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/out_fifo_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_none'.
@W [RTGEN-101] Global scalar 'kk' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'kk_p1' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'kk_pm' will not be exposed as RTL port.
@W [RTGEN-101] Port 'dut/out_fifo_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 354 MB.
@I [RTMG-278] Implementing memory 'rand_uint32_mt_kk_ram' using block RAMs with reset.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dut'.
@I [WVHDL-304] Generating RTL VHDL for 'dut'.
@I [WVLOG-307] Generating RTL Verilog for 'dut'.
@I [HLS-112] Total elapsed time: 115.35 seconds; peak memory usage: 354 MB.
@I [LIC-101] Checked in feature [HLS]
