// Seed: 3787817853
`define pp_0 0
`celldefine `timescale 1ps / 1ps
module module_0;
  type_3(
      id_0, 1
  ); type_4(
      1, id_1
  );
  logic id_2;
endmodule
