// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan2(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=64, blocks_per_sm=16

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception6764[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 64, 1, 1
.minnctapersm 16
{
	.reg .pred 	%p<338>;
	.reg .b16 	%rs<99>;
	.reg .b32 	%r<2870>;
	.reg .f32 	%f<665>;
	.reg .b64 	%rd<545>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r201, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd43, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r208, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r208, 49663;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r209, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r209, 49663;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r202, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r210, %r4, 6;
	or.b32  	%r211, %r2, %r3;
	or.b32  	%r212, %r211, %r210;
	mul.wide.u32 	%rd48, %r212, 4;
	add.s64 	%rd5, %rd4, %rd48;
	mov.u32 	%r213, 1;
	st.global.u32 	[%rd5], %r213;
	setp.gt.u32 	%p3, %r202, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L131
	ld.param.u32 	%r203, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r203, %r202;
	setp.gt.s32 	%p5, %r203, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L138
	ld.param.u32 	%r204, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r214, %r203, %r202;
	and.b32  	%r215, %r214, 255;
	setp.ne.s32 	%p7, %r215, 0;
	setp.gt.u32 	%p8, %r204, 16383;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L149
	ld.param.u32 	%r205, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r205, %r204;
	setp.gt.s32 	%p11, %r205, 32767;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L156
	sub.s32 	%r216, %r205, %r204;
	add.s32 	%r217, %r216, 3;
	and.b32  	%r218, %r217, 127;
	setp.eq.s32 	%p13, %r218, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L269
	ld.param.u32 	%r206, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r206, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L271
	ld.param.u32 	%r207, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r206, %r207;
	setp.lt.s32 	%p16, %r207, 49;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass149
	mov.f32 	%f46, 0f41900000;
	mov.f32 	%f47, 0fC0E00000;
	div.approx.f32 	%f42, %f47, %f46;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f45, 0f3F800000;
	mov.f32 	%f657, %f45;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L449
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r229, %f74;
	and.b32  	%r230, %r229, -2147483648;
	or.b32  	%r231, %r230, 1056964608;
	mov.b32 	%f75, %r231;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r232, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r233, %r232, 1;
	setp.eq.b32 	%p26, %r233, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r234, %r232, 2;
	setp.eq.s32 	%p27, %r234, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f657, %f99, %f100;
$L__BB0_15:                             // %L453
	mov.f32 	%f105, 0fC0A00000;
	div.approx.f32 	%f4, %f105, %f46;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f658, %f45;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L464
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r242, %f132;
	and.b32  	%r243, %r242, -2147483648;
	or.b32  	%r244, %r243, 1056964608;
	mov.b32 	%f133, %r244;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r245, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r246, %r245, 1;
	setp.eq.b32 	%p37, %r246, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r247, %r245, 2;
	setp.eq.s32 	%p38, %r247, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f658, %f157, %f158;
$L__BB0_17:                             // %L468
	mov.f32 	%f164, 0fC0400000;
	div.approx.f32 	%f9, %f164, %f46;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f659, %f45;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L501
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r258, %f191;
	and.b32  	%r259, %r258, -2147483648;
	or.b32  	%r260, %r259, 1056964608;
	mov.b32 	%f192, %r260;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r261, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r262, %r261, 1;
	setp.eq.b32 	%p48, %r262, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r263, %r261, 2;
	setp.eq.s32 	%p49, %r263, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f659, %f216, %f217;
$L__BB0_19:                             // %L505
	mov.f32 	%f222, 0fBF800000;
	div.approx.f32 	%f15, %f222, %f46;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f660, %f45;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L516
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r271, %f249;
	and.b32  	%r272, %r271, -2147483648;
	or.b32  	%r273, %r272, 1056964608;
	mov.b32 	%f250, %r273;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r274, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r275, %r274, 1;
	setp.eq.b32 	%p59, %r275, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r276, %r274, 2;
	setp.eq.s32 	%p60, %r276, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f660, %f274, %f275;
$L__BB0_21:                             // %L520
	div.approx.f32 	%f20, %f45, %f46;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f661, %f45;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L553
	add.f32 	%f307, %f22, %f22;
	mov.b32 	%r287, %f307;
	and.b32  	%r288, %r287, -2147483648;
	or.b32  	%r289, %r288, 1056964608;
	mov.b32 	%f308, %r289;
	add.f32 	%f309, %f307, %f308;
	cvt.rzi.f32.f32 	%f310, %f309;
	abs.f32 	%f311, %f307;
	setp.gt.f32 	%p68, %f311, 0f4B000000;
	selp.f32 	%f312, %f307, %f310, %p68;
	cvt.rzi.f32.f32 	%f313, %f307;
	setp.lt.f32 	%p69, %f311, 0f3F000000;
	selp.f32 	%f314, %f313, %f312, %p69;
	cvt.rzi.s32.f32 	%r290, %f314;
	fma.rn.f32 	%f315, %f314, 0fBF000000, %f22;
	mul.f32 	%f316, %f315, %f315;
	fma.rn.f32 	%f317, %f316, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f318, %f316, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f319, %f317, %f316, 0fC0A55DF6;
	fma.rn.f32 	%f320, %f318, %f316, 0f4081E0CF;
	fma.rn.f32 	%f321, %f316, %f315, 0f00000000;
	fma.rn.f32 	%f322, %f320, %f316, 0fC09DE9E6;
	fma.rn.f32 	%f323, %f319, %f321, 0f00000000;
	fma.rn.f32 	%f324, %f322, %f316, 0f3F800000;
	fma.rn.f32 	%f325, %f315, 0f40490FDB, %f323;
	and.b32  	%r291, %r290, 1;
	setp.eq.b32 	%p70, %r291, 1;
	selp.f32 	%f326, %f324, %f325, %p70;
	and.b32  	%r292, %r290, 2;
	setp.eq.s32 	%p71, %r292, 0;
	sub.f32 	%f328, %f71, %f326;
	selp.f32 	%f329, %f326, %f328, %p71;
	cvt.rzi.f32.f32 	%f330, %f22;
	setp.eq.f32 	%p72, %f22, %f330;
	mul.f32 	%f331, %f22, 0f00000000;
	selp.f32 	%f332, %f331, %f329, %p72;
	mul.f32 	%f333, %f20, 0f41490FDB;
	div.approx.f32 	%f661, %f332, %f333;
$L__BB0_23:                             // %L557
	mov.f32 	%f338, 0f40400000;
	div.approx.f32 	%f26, %f338, %f46;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f662, %f45;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L568
	add.f32 	%f365, %f28, %f28;
	mov.b32 	%r300, %f365;
	and.b32  	%r301, %r300, -2147483648;
	or.b32  	%r302, %r301, 1056964608;
	mov.b32 	%f366, %r302;
	add.f32 	%f367, %f365, %f366;
	cvt.rzi.f32.f32 	%f368, %f367;
	abs.f32 	%f369, %f365;
	setp.gt.f32 	%p79, %f369, 0f4B000000;
	selp.f32 	%f370, %f365, %f368, %p79;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p80, %f369, 0f3F000000;
	selp.f32 	%f372, %f371, %f370, %p80;
	cvt.rzi.s32.f32 	%r303, %f372;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f28;
	mul.f32 	%f374, %f373, %f373;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	and.b32  	%r304, %r303, 1;
	setp.eq.b32 	%p81, %r304, 1;
	selp.f32 	%f384, %f382, %f383, %p81;
	and.b32  	%r305, %r303, 2;
	setp.eq.s32 	%p82, %r305, 0;
	sub.f32 	%f386, %f71, %f384;
	selp.f32 	%f387, %f384, %f386, %p82;
	cvt.rzi.f32.f32 	%f388, %f28;
	setp.eq.f32 	%p83, %f28, %f388;
	mul.f32 	%f389, %f28, 0f00000000;
	selp.f32 	%f390, %f389, %f387, %p83;
	mul.f32 	%f391, %f26, 0f41490FDB;
	div.approx.f32 	%f662, %f390, %f391;
$L__BB0_25:                             // %L572
	mov.f32 	%f397, 0f40A00000;
	div.approx.f32 	%f31, %f397, %f46;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f663, %f45;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L605
	add.f32 	%f424, %f33, %f33;
	mov.b32 	%r316, %f424;
	and.b32  	%r317, %r316, -2147483648;
	or.b32  	%r318, %r317, 1056964608;
	mov.b32 	%f425, %r318;
	add.f32 	%f426, %f424, %f425;
	cvt.rzi.f32.f32 	%f427, %f426;
	abs.f32 	%f428, %f424;
	setp.gt.f32 	%p90, %f428, 0f4B000000;
	selp.f32 	%f429, %f424, %f427, %p90;
	cvt.rzi.f32.f32 	%f430, %f424;
	setp.lt.f32 	%p91, %f428, 0f3F000000;
	selp.f32 	%f431, %f430, %f429, %p91;
	cvt.rzi.s32.f32 	%r319, %f431;
	fma.rn.f32 	%f432, %f431, 0fBF000000, %f33;
	mul.f32 	%f433, %f432, %f432;
	fma.rn.f32 	%f434, %f433, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f435, %f433, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f436, %f434, %f433, 0fC0A55DF6;
	fma.rn.f32 	%f437, %f435, %f433, 0f4081E0CF;
	fma.rn.f32 	%f438, %f433, %f432, 0f00000000;
	fma.rn.f32 	%f439, %f437, %f433, 0fC09DE9E6;
	fma.rn.f32 	%f440, %f436, %f438, 0f00000000;
	fma.rn.f32 	%f441, %f439, %f433, 0f3F800000;
	fma.rn.f32 	%f442, %f432, 0f40490FDB, %f440;
	and.b32  	%r320, %r319, 1;
	setp.eq.b32 	%p92, %r320, 1;
	selp.f32 	%f443, %f441, %f442, %p92;
	and.b32  	%r321, %r319, 2;
	setp.eq.s32 	%p93, %r321, 0;
	sub.f32 	%f445, %f71, %f443;
	selp.f32 	%f446, %f443, %f445, %p93;
	cvt.rzi.f32.f32 	%f447, %f33;
	setp.eq.f32 	%p94, %f33, %f447;
	mul.f32 	%f448, %f33, 0f00000000;
	selp.f32 	%f449, %f448, %f446, %p94;
	mul.f32 	%f450, %f31, 0f41490FDB;
	div.approx.f32 	%f663, %f449, %f450;
$L__BB0_27:                             // %L609
	mov.f32 	%f455, 0f40E00000;
	div.approx.f32 	%f37, %f455, %f46;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	mov.f32 	%f664, %f45;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L620
	add.f32 	%f482, %f39, %f39;
	mov.b32 	%r329, %f482;
	and.b32  	%r330, %r329, -2147483648;
	or.b32  	%r331, %r330, 1056964608;
	mov.b32 	%f483, %r331;
	add.f32 	%f484, %f482, %f483;
	cvt.rzi.f32.f32 	%f485, %f484;
	abs.f32 	%f486, %f482;
	setp.gt.f32 	%p101, %f486, 0f4B000000;
	selp.f32 	%f487, %f482, %f485, %p101;
	cvt.rzi.f32.f32 	%f488, %f482;
	setp.lt.f32 	%p102, %f486, 0f3F000000;
	selp.f32 	%f489, %f488, %f487, %p102;
	cvt.rzi.s32.f32 	%r332, %f489;
	fma.rn.f32 	%f490, %f489, 0fBF000000, %f39;
	mul.f32 	%f491, %f490, %f490;
	fma.rn.f32 	%f492, %f491, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f493, %f491, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f494, %f492, %f491, 0fC0A55DF6;
	fma.rn.f32 	%f495, %f493, %f491, 0f4081E0CF;
	fma.rn.f32 	%f496, %f491, %f490, 0f00000000;
	fma.rn.f32 	%f497, %f495, %f491, 0fC09DE9E6;
	fma.rn.f32 	%f498, %f494, %f496, 0f00000000;
	fma.rn.f32 	%f499, %f497, %f491, 0f3F800000;
	fma.rn.f32 	%f500, %f490, 0f40490FDB, %f498;
	and.b32  	%r333, %r332, 1;
	setp.eq.b32 	%p103, %r333, 1;
	selp.f32 	%f501, %f499, %f500, %p103;
	and.b32  	%r334, %r332, 2;
	setp.eq.s32 	%p104, %r334, 0;
	sub.f32 	%f503, %f71, %f501;
	selp.f32 	%f504, %f501, %f503, %p104;
	cvt.rzi.f32.f32 	%f505, %f39;
	setp.eq.f32 	%p105, %f39, %f505;
	mul.f32 	%f506, %f39, 0f00000000;
	selp.f32 	%f507, %f506, %f504, %p105;
	mul.f32 	%f508, %f37, 0f41490FDB;
	div.approx.f32 	%f664, %f507, %f508;
$L__BB0_29:                             // %L624
	setp.le.s32 	%p137, %r203, %r202;
	mov.u32 	%r2862, 0;
	@%p137 bra 	$L__BB0_36;
// %bb.30:                              // %L995.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f281, %f20;
	abs.f32 	%f339, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f281, 0f4B800000;
	mul.f32 	%f282, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f339, 0f4B800000;
	mul.f32 	%f340, %f26, 0f00000000;
	abs.f32 	%f398, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f283, %f282, %f20, %p62;
	selp.f32 	%f341, %f340, %f26, %p73;
	setp.gt.f32 	%p84, %f398, 0f4B800000;
	mul.f32 	%f399, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f284, %f283, %f283;
	add.f32 	%f342, %f341, %f341;
	selp.f32 	%f400, %f399, %f31, %p84;
	abs.f32 	%f456, %f37;
	mov.b32 	%r222, %f51;
	mov.b32 	%r235, %f109;
	mov.b32 	%r251, %f168;
	mov.b32 	%r264, %f226;
	mov.b32 	%r280, %f284;
	mov.b32 	%r293, %f342;
	add.f32 	%f401, %f400, %f400;
	setp.gt.f32 	%p95, %f456, 0f4B800000;
	mul.f32 	%f457, %f37, 0f00000000;
	and.b32  	%r223, %r222, -2147483648;
	and.b32  	%r236, %r235, -2147483648;
	and.b32  	%r252, %r251, -2147483648;
	and.b32  	%r265, %r264, -2147483648;
	and.b32  	%r281, %r280, -2147483648;
	and.b32  	%r294, %r293, -2147483648;
	mov.b32 	%r309, %f401;
	selp.f32 	%f458, %f457, %f37, %p95;
	or.b32  	%r224, %r223, 1056964608;
	or.b32  	%r237, %r236, 1056964608;
	or.b32  	%r253, %r252, 1056964608;
	or.b32  	%r266, %r265, 1056964608;
	or.b32  	%r282, %r281, 1056964608;
	or.b32  	%r295, %r294, 1056964608;
	and.b32  	%r310, %r309, -2147483648;
	add.f32 	%f459, %f458, %f458;
	mov.b32 	%f52, %r224;
	mov.b32 	%f110, %r237;
	mov.b32 	%f169, %r253;
	mov.b32 	%f227, %r266;
	mov.b32 	%f285, %r282;
	mov.b32 	%f343, %r295;
	or.b32  	%r311, %r310, 1056964608;
	mov.b32 	%r322, %f459;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f286, %f284, %f285;
	abs.f32 	%f288, %f284;
	add.f32 	%f344, %f342, %f343;
	abs.f32 	%f346, %f342;
	mov.b32 	%f402, %r311;
	and.b32  	%r323, %r322, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f287, %f286;
	setp.gt.f32 	%p63, %f288, 0f4B000000;
	cvt.rzi.f32.f32 	%f345, %f344;
	setp.gt.f32 	%p74, %f346, 0f4B000000;
	add.f32 	%f403, %f401, %f402;
	abs.f32 	%f405, %f401;
	or.b32  	%r324, %r323, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f289, %f284, %f287, %p63;
	cvt.rzi.f32.f32 	%f290, %f284;
	setp.lt.f32 	%p64, %f288, 0f3F000000;
	selp.f32 	%f347, %f342, %f345, %p74;
	cvt.rzi.f32.f32 	%f348, %f342;
	setp.lt.f32 	%p75, %f346, 0f3F000000;
	cvt.rzi.f32.f32 	%f404, %f403;
	setp.gt.f32 	%p85, %f405, 0f4B000000;
	mov.b32 	%f460, %r324;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f291, %f290, %f289, %p64;
	selp.f32 	%f349, %f348, %f347, %p75;
	selp.f32 	%f406, %f401, %f404, %p85;
	cvt.rzi.f32.f32 	%f407, %f401;
	setp.lt.f32 	%p86, %f405, 0f3F000000;
	add.f32 	%f461, %f459, %f460;
	abs.f32 	%f463, %f459;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f292, %f291, 0fBF000000, %f283;
	fma.rn.f32 	%f350, %f349, 0fBF000000, %f341;
	selp.f32 	%f408, %f407, %f406, %p86;
	cvt.rzi.f32.f32 	%f462, %f461;
	setp.gt.f32 	%p96, %f463, 0f4B000000;
	shr.u32 	%r219, %r4, 3;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f293, %f292, %f292;
	mul.f32 	%f351, %f350, %f350;
	fma.rn.f32 	%f409, %f408, 0fBF000000, %f400;
	selp.f32 	%f464, %f459, %f462, %p96;
	cvt.rzi.f32.f32 	%f465, %f459;
	setp.lt.f32 	%p97, %f463, 0f3F000000;
	cvt.u16.u32 	%rs1, %r219;
	cvt.rzi.s32.f32 	%r225, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r238, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r254, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r267, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r283, %f291;
	fma.rn.f32 	%f294, %f293, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f295, %f293, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r296, %f349;
	fma.rn.f32 	%f352, %f351, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f353, %f351, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f410, %f409, %f409;
	selp.f32 	%f466, %f465, %f464, %p97;
	and.b16  	%rs2, %rs1, 255;
	add.s32 	%r226, %r225, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r239, %r238, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r255, %r254, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r268, %r267, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r284, %r283, 1;
	fma.rn.f32 	%f296, %f294, %f293, 0fC0A55DF6;
	fma.rn.f32 	%f297, %f295, %f293, 0f4081E0CF;
	fma.rn.f32 	%f298, %f293, %f292, 0f00000000;
	add.s32 	%r297, %r296, 1;
	fma.rn.f32 	%f354, %f352, %f351, 0fC0A55DF6;
	fma.rn.f32 	%f355, %f353, %f351, 0f4081E0CF;
	fma.rn.f32 	%f356, %f351, %f350, 0f00000000;
	cvt.rzi.s32.f32 	%r312, %f408;
	fma.rn.f32 	%f411, %f410, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f412, %f410, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f467, %f466, 0fBF000000, %f458;
	mul.lo.s16 	%rs3, %rs2, 171;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r227, %r226, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r240, %r239, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r256, %r255, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r269, %r268, 1;
	fma.rn.f32 	%f299, %f297, %f293, 0fC09DE9E6;
	fma.rn.f32 	%f300, %f296, %f298, 0f00000000;
	and.b32  	%r285, %r284, 1;
	fma.rn.f32 	%f357, %f355, %f351, 0fC09DE9E6;
	fma.rn.f32 	%f358, %f354, %f356, 0f00000000;
	and.b32  	%r298, %r297, 1;
	add.s32 	%r313, %r312, 1;
	fma.rn.f32 	%f413, %f411, %f410, 0fC0A55DF6;
	fma.rn.f32 	%f414, %f412, %f410, 0f4081E0CF;
	fma.rn.f32 	%f415, %f410, %f409, 0f00000000;
	mul.f32 	%f468, %f467, %f467;
	shr.u16 	%rs4, %rs3, 13;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r227, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r240, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r256, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r269, 1;
	fma.rn.f32 	%f301, %f299, %f293, 0f3F800000;
	fma.rn.f32 	%f302, %f292, 0f40490FDB, %f300;
	setp.eq.b32 	%p65, %r285, 1;
	fma.rn.f32 	%f359, %f357, %f351, 0f3F800000;
	fma.rn.f32 	%f360, %f350, 0f40490FDB, %f358;
	setp.eq.b32 	%p76, %r298, 1;
	fma.rn.f32 	%f416, %f414, %f410, 0fC09DE9E6;
	fma.rn.f32 	%f417, %f413, %f415, 0f00000000;
	and.b32  	%r314, %r313, 1;
	cvt.rzi.s32.f32 	%r325, %f466;
	fma.rn.f32 	%f469, %f468, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f470, %f468, 0f3E684E12, 0fBFAAD2E0;
	mul.lo.s16 	%rs5, %rs4, 48;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r228, %r226, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r241, %r239, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r257, %r255, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r270, %r268, 2;
	selp.f32 	%f303, %f301, %f302, %p65;
	and.b32  	%r286, %r284, 2;
	selp.f32 	%f361, %f359, %f360, %p76;
	and.b32  	%r299, %r297, 2;
	fma.rn.f32 	%f418, %f416, %f410, 0f3F800000;
	fma.rn.f32 	%f419, %f409, 0f40490FDB, %f417;
	setp.eq.b32 	%p87, %r314, 1;
	add.s32 	%r326, %r325, 1;
	fma.rn.f32 	%f471, %f469, %f468, 0fC0A55DF6;
	fma.rn.f32 	%f472, %f470, %f468, 0f4081E0CF;
	fma.rn.f32 	%f473, %f468, %f467, 0f00000000;
	sub.s16 	%rs6, %rs1, %rs5;
	setp.eq.s32 	%p22, %r228, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r241, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r257, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r270, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r286, 0;
	sub.f32 	%f305, %f71, %f303;
	setp.eq.s32 	%p77, %r299, 0;
	sub.f32 	%f363, %f71, %f361;
	selp.f32 	%f420, %f418, %f419, %p87;
	and.b32  	%r315, %r313, 2;
	fma.rn.f32 	%f474, %f472, %f468, 0fC09DE9E6;
	fma.rn.f32 	%f475, %f471, %f473, 0f00000000;
	and.b32  	%r327, %r326, 1;
	cvt.u32.u16 	%r220, %rs6;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f306, %f303, %f305, %p66;
	selp.f32 	%f364, %f361, %f363, %p77;
	setp.eq.s32 	%p88, %r315, 0;
	sub.f32 	%f422, %f71, %f420;
	fma.rn.f32 	%f476, %f474, %f468, 0f3F800000;
	fma.rn.f32 	%f477, %f467, 0f40490FDB, %f475;
	setp.eq.b32 	%p98, %r327, 1;
	and.b32  	%r221, %r220, 15;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f306, %f306;
	mul.f32 	%f27, %f364, %f364;
	selp.f32 	%f423, %f420, %f422, %p88;
	selp.f32 	%f478, %f476, %f477, %p98;
	and.b32  	%r328, %r326, 2;
	ld.param.u64 	%rd1, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd49, %r221, 4;
	mul.f32 	%f102, %f657, %f43;
	mov.f32 	%f103, 0f40000000;
	mul.f32 	%f160, %f658, %f5;
	mul.f32 	%f219, %f659, %f10;
	mul.f32 	%f277, %f660, %f16;
	mul.f32 	%f335, %f661, %f21;
	mul.f32 	%f393, %f662, %f27;
	mul.f32 	%f32, %f423, %f423;
	setp.eq.s32 	%p99, %r328, 0;
	sub.f32 	%f480, %f71, %f478;
	add.s64 	%rd50, %rd1, %rd49;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f335, %f103;
	div.approx.f32 	%f395, %f393, %f103;
	mul.f32 	%f452, %f663, %f32;
	selp.f32 	%f481, %f478, %f480, %p99;
	ld.param.u64 	%rd2, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b32  	%r64, %r220, 255;
	ld.global.u32 	%r65, [%rd50];
	mov.b32 	%r250, %f162;
	mov.b32 	%r249, %f3;
	mov.b32 	%r279, %f279;
	mov.b32 	%r278, %f14;
	mov.b32 	%r308, %f395;
	mov.b32 	%r307, %f25;
	div.approx.f32 	%f36, %f452, %f103;
	mul.f32 	%f38, %f481, %f481;
	// begin inline asm
	cvt.rn.f16x2.f32 %r248, %r250, %r249;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r277, %r279, %r278;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r306, %r308, %r307;
	// end inline asm
	mul.f32 	%f509, %f664, %f38;
	div.approx.f32 	%f511, %f509, %f103;
	mov.b32 	%r337, %f511;
	mov.b32 	%r336, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r335, %r337, %r336;
	// end inline asm
	div.approx.f32 	%f513, %f71, %f103;
	add.f32 	%f514, %f513, %f513;
	mov.b32 	%r368, %f514;
	and.b32  	%r369, %r368, -2147483648;
	or.b32  	%r370, %r369, 1056964608;
	mov.b32 	%f515, %r370;
	add.f32 	%f516, %f514, %f515;
	cvt.rzi.f32.f32 	%f517, %f516;
	abs.f32 	%f518, %f514;
	setp.gt.f32 	%p106, %f518, 0f4B000000;
	selp.f32 	%f519, %f514, %f517, %p106;
	cvt.rzi.f32.f32 	%f520, %f514;
	setp.lt.f32 	%p107, %f518, 0f3F000000;
	selp.f32 	%f521, %f520, %f519, %p107;
	cvt.rzi.s32.f32 	%r371, %f521;
	fma.rn.f32 	%f522, %f521, 0fBF000000, %f513;
	mul.f32 	%f523, %f522, %f522;
	fma.rn.f32 	%f524, %f523, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f525, %f523, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f526, %f524, %f523, 0fC0A55DF6;
	fma.rn.f32 	%f527, %f525, %f523, 0f4081E0CF;
	fma.rn.f32 	%f528, %f523, %f522, 0f00000000;
	fma.rn.f32 	%f529, %f527, %f523, 0fC09DE9E6;
	fma.rn.f32 	%f530, %f526, %f528, 0f00000000;
	fma.rn.f32 	%f531, %f529, %f523, 0f3F800000;
	fma.rn.f32 	%f532, %f522, 0f40490FDB, %f530;
	and.b32  	%r372, %r371, 1;
	setp.eq.b32 	%p108, %r372, 1;
	selp.f32 	%f533, %f531, %f532, %p108;
	selp.f32 	%f534, %f532, %f531, %p108;
	and.b32  	%r373, %r371, 2;
	setp.eq.s32 	%p109, %r373, 0;
	neg.f32 	%f535, %f533;
	selp.f32 	%f536, %f533, %f535, %p109;
	add.s32 	%r374, %r371, 1;
	and.b32  	%r375, %r374, 2;
	setp.eq.s32 	%p110, %r375, 0;
	sub.f32 	%f537, %f71, %f534;
	selp.f32 	%f538, %f534, %f537, %p110;
	cvt.rzi.f32.f32 	%f539, %f513;
	setp.eq.f32 	%p111, %f539, %f513;
	mul.f32 	%f540, %f513, 0f00000000;
	selp.f32 	%f541, %f540, %f536, %p111;
	abs.f32 	%f542, %f513;
	setp.gt.f32 	%p112, %f542, 0f4B800000;
	add.f32 	%f543, %f541, 0f3F800000;
	selp.f32 	%f544, %f543, %f538, %p112;
	div.approx.f32 	%f546, %f45, %f103;
	add.f32 	%f547, %f546, %f546;
	mov.b32 	%r376, %f547;
	and.b32  	%r377, %r376, -2147483648;
	or.b32  	%r378, %r377, 1056964608;
	mov.b32 	%f548, %r378;
	add.f32 	%f549, %f547, %f548;
	cvt.rzi.f32.f32 	%f550, %f549;
	abs.f32 	%f551, %f547;
	setp.gt.f32 	%p113, %f551, 0f4B000000;
	selp.f32 	%f552, %f547, %f550, %p113;
	cvt.rzi.f32.f32 	%f553, %f547;
	setp.lt.f32 	%p114, %f551, 0f3F000000;
	selp.f32 	%f554, %f553, %f552, %p114;
	cvt.rzi.s32.f32 	%r379, %f554;
	fma.rn.f32 	%f555, %f554, 0fBF000000, %f546;
	mul.f32 	%f556, %f555, %f555;
	fma.rn.f32 	%f557, %f556, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f558, %f556, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f559, %f557, %f556, 0fC0A55DF6;
	fma.rn.f32 	%f560, %f558, %f556, 0f4081E0CF;
	fma.rn.f32 	%f561, %f556, %f555, 0f00000000;
	fma.rn.f32 	%f562, %f560, %f556, 0fC09DE9E6;
	fma.rn.f32 	%f563, %f559, %f561, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f556, 0f3F800000;
	fma.rn.f32 	%f565, %f555, 0f40490FDB, %f563;
	and.b32  	%r380, %r379, 1;
	setp.eq.b32 	%p115, %r380, 1;
	selp.f32 	%f566, %f564, %f565, %p115;
	selp.f32 	%f567, %f565, %f564, %p115;
	and.b32  	%r381, %r379, 2;
	setp.eq.s32 	%p116, %r381, 0;
	neg.f32 	%f568, %f566;
	selp.f32 	%f569, %f566, %f568, %p116;
	add.s32 	%r382, %r379, 1;
	and.b32  	%r383, %r382, 2;
	setp.eq.s32 	%p117, %r383, 0;
	sub.f32 	%f570, %f71, %f567;
	selp.f32 	%f571, %f567, %f570, %p117;
	cvt.rzi.f32.f32 	%f572, %f546;
	setp.eq.f32 	%p118, %f572, %f546;
	mul.f32 	%f573, %f546, 0f00000000;
	selp.f32 	%f574, %f573, %f569, %p118;
	abs.f32 	%f575, %f546;
	setp.gt.f32 	%p119, %f575, 0f4B800000;
	add.f32 	%f576, %f574, 0f3F800000;
	selp.f32 	%f577, %f576, %f571, %p119;
	mov.b32 	%r339, %f544;
	mov.b32 	%r340, %f577;
	// begin inline asm
	cvt.rn.f16x2.f32 %r338, %r340, %r339;
	// end inline asm
	mov.b32 	%r342, %f541;
	mov.b32 	%r343, %f574;
	// begin inline asm
	cvt.rn.f16x2.f32 %r341, %r343, %r342;
	// end inline asm
	shr.u32 	%r384, %r3, 4;
	shr.u32 	%r385, %r3, 2;
	and.b32  	%r386, %r385, 2;
	or.b32  	%r387, %r386, %r384;
	cvt.u16.u32 	%rs7, %r3;
	and.b16  	%rs8, %rs7, 2;
	shl.b16 	%rs9, %rs7, 1;
	shr.u16 	%rs10, %rs8, 1;
	or.b16  	%rs11, %rs9, %rs10;
	and.b16  	%rs12, %rs11, 3;
	cvt.u32.u16 	%r388, %rs12;
	setp.eq.s32 	%p120, %r387, %r388;
	selp.f32 	%f578, 0f3F800000, 0f00000000, %p120;
	mul.f32 	%f579, %f544, %f578;
	neg.f32 	%f580, %f578;
	mul.f32 	%f581, %f541, %f580;
	shr.u32 	%r389, %r3, 1;
	and.b32  	%r390, %r389, 2;
	cvt.rn.f32.s32 	%f582, %r390;
	div.approx.f32 	%f583, %f582, %f103;
	add.f32 	%f584, %f583, %f583;
	mov.b32 	%r391, %f584;
	and.b32  	%r392, %r391, -2147483648;
	or.b32  	%r393, %r392, 1056964608;
	mov.b32 	%f585, %r393;
	add.f32 	%f586, %f584, %f585;
	cvt.rzi.f32.f32 	%f587, %f586;
	abs.f32 	%f588, %f584;
	setp.gt.f32 	%p121, %f588, 0f4B000000;
	selp.f32 	%f589, %f584, %f587, %p121;
	cvt.rzi.f32.f32 	%f590, %f584;
	setp.lt.f32 	%p122, %f588, 0f3F000000;
	selp.f32 	%f591, %f590, %f589, %p122;
	cvt.rzi.s32.f32 	%r394, %f591;
	fma.rn.f32 	%f592, %f591, 0fBF000000, %f583;
	mul.f32 	%f593, %f592, %f592;
	fma.rn.f32 	%f594, %f593, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f595, %f593, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f596, %f594, %f593, 0fC0A55DF6;
	fma.rn.f32 	%f597, %f595, %f593, 0f4081E0CF;
	fma.rn.f32 	%f598, %f593, %f592, 0f00000000;
	fma.rn.f32 	%f599, %f597, %f593, 0fC09DE9E6;
	fma.rn.f32 	%f600, %f596, %f598, 0f00000000;
	fma.rn.f32 	%f601, %f599, %f593, 0f3F800000;
	fma.rn.f32 	%f602, %f592, 0f40490FDB, %f600;
	and.b32  	%r395, %r394, 1;
	setp.eq.b32 	%p123, %r395, 1;
	selp.f32 	%f603, %f601, %f602, %p123;
	selp.f32 	%f604, %f602, %f601, %p123;
	and.b32  	%r396, %r394, 2;
	setp.eq.s32 	%p124, %r396, 0;
	neg.f32 	%f605, %f603;
	selp.f32 	%f606, %f603, %f605, %p124;
	add.s32 	%r397, %r394, 1;
	and.b32  	%r398, %r397, 2;
	setp.eq.s32 	%p125, %r398, 0;
	sub.f32 	%f607, %f71, %f604;
	selp.f32 	%f608, %f604, %f607, %p125;
	cvt.rzi.f32.f32 	%f609, %f583;
	setp.eq.f32 	%p126, %f609, %f583;
	mul.f32 	%f610, %f583, 0f00000000;
	selp.f32 	%f611, %f610, %f606, %p126;
	abs.f32 	%f612, %f583;
	setp.gt.f32 	%p127, %f612, 0f4B800000;
	add.f32 	%f613, %f611, 0f3F800000;
	selp.f32 	%f614, %f613, %f608, %p127;
	mul.f32 	%f615, %f614, %f578;
	mul.f32 	%f616, %f611, %f580;
	mov.b32 	%r345, %f579;
	mov.b32 	%r346, %f615;
	// begin inline asm
	cvt.rn.f16x2.f32 %r344, %r346, %r345;
	// end inline asm
	mov.b32 	%r351, %f581;
	xor.b32  	%r348, %r351, -2147483648;
	mov.b32 	%r352, %f616;
	xor.b32  	%r349, %r352, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r347, %r349, %r348;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r350, %r352, %r351;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r353, %r346, %r345;
	// end inline asm
	bfe.u32 	%r399, %r3, 2, 1;
	shr.u16 	%rs13, %rs7, 8;
	shl.b16 	%rs14, %rs7, 8;
	or.b16  	%rs15, %rs14, %rs13;
	shl.b16 	%rs16, %rs15, 4;
	shr.u16 	%rs17, %rs15, 4;
	and.b16  	%rs18, %rs17, 3840;
	or.b16  	%rs19, %rs18, %rs16;
	and.b16  	%rs20, %rs19, 13107;
	shl.b16 	%rs21, %rs20, 2;
	shr.u16 	%rs22, %rs19, 2;
	and.b16  	%rs23, %rs22, 13107;
	or.b16  	%rs24, %rs23, %rs21;
	and.b16  	%rs25, %rs24, 20480;
	shl.b16 	%rs26, %rs25, 1;
	shr.u16 	%rs27, %rs24, 1;
	and.b16  	%rs28, %rs27, 16384;
	or.b16  	%rs29, %rs28, %rs26;
	shr.u16 	%rs30, %rs29, 13;
	and.b16  	%rs31, %rs30, 6;
	cvt.u32.u16 	%r400, %rs31;
	or.b16  	%rs32, %rs30, 1;
	cvt.u32.u16 	%r401, %rs32;
	shr.u32 	%r15, %r3, 3;
	and.b32  	%r16, %r15, 2;
	and.b32  	%r402, %r389, 4;
	or.b32  	%r403, %r399, %r16;
	or.b32  	%r404, %r403, %r402;
	setp.eq.s32 	%p128, %r404, %r400;
	setp.eq.s32 	%p129, %r404, %r401;
	div.approx.f32 	%f617, %f71, %f45;
	add.f32 	%f618, %f617, %f617;
	mov.b32 	%r405, %f618;
	and.b32  	%r406, %r405, -2147483648;
	or.b32  	%r407, %r406, 1056964608;
	mov.b32 	%f619, %r407;
	add.f32 	%f620, %f618, %f619;
	cvt.rzi.f32.f32 	%f621, %f620;
	abs.f32 	%f622, %f618;
	setp.gt.f32 	%p130, %f622, 0f4B000000;
	selp.f32 	%f623, %f618, %f621, %p130;
	cvt.rzi.f32.f32 	%f624, %f618;
	setp.lt.f32 	%p131, %f622, 0f3F000000;
	selp.f32 	%f625, %f624, %f623, %p131;
	cvt.rzi.s32.f32 	%r408, %f625;
	fma.rn.f32 	%f626, %f625, 0fBF000000, %f617;
	mul.f32 	%f627, %f626, %f626;
	fma.rn.f32 	%f628, %f627, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f629, %f627, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f630, %f628, %f627, 0fC0A55DF6;
	fma.rn.f32 	%f631, %f629, %f627, 0f4081E0CF;
	fma.rn.f32 	%f632, %f627, %f626, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f627, 0fC09DE9E6;
	fma.rn.f32 	%f634, %f630, %f632, 0f00000000;
	fma.rn.f32 	%f635, %f633, %f627, 0f3F800000;
	fma.rn.f32 	%f636, %f626, 0f40490FDB, %f634;
	and.b32  	%r409, %r408, 1;
	setp.eq.b32 	%p132, %r409, 1;
	selp.f32 	%f637, %f635, %f636, %p132;
	selp.f32 	%f638, %f636, %f635, %p132;
	and.b32  	%r410, %r408, 2;
	setp.eq.s32 	%p133, %r410, 0;
	neg.f32 	%f639, %f637;
	selp.f32 	%f640, %f637, %f639, %p133;
	add.s32 	%r411, %r408, 1;
	and.b32  	%r412, %r411, 2;
	setp.eq.s32 	%p134, %r412, 0;
	sub.f32 	%f641, %f71, %f638;
	selp.f32 	%f642, %f638, %f641, %p134;
	cvt.rzi.f32.f32 	%f643, %f617;
	setp.eq.f32 	%p135, %f643, %f617;
	mul.f32 	%f644, %f617, 0f00000000;
	selp.f32 	%f645, %f644, %f640, %p135;
	abs.f32 	%f646, %f617;
	setp.gt.f32 	%p136, %f646, 0f4B800000;
	add.f32 	%f647, %f645, 0f3F800000;
	selp.f32 	%f648, %f647, %f642, %p136;
	selp.f32 	%f649, 0f3F800000, 0f00000000, %p128;
	mul.f32 	%f650, %f648, %f649;
	neg.f32 	%f651, %f649;
	mul.f32 	%f652, %f645, %f651;
	selp.f32 	%f653, 0f3F800000, 0f00000000, %p129;
	mul.f32 	%f654, %f648, %f653;
	neg.f32 	%f655, %f653;
	mul.f32 	%f656, %f645, %f655;
	mov.b32 	%r357, %f650;
	mov.b32 	%r358, %f654;
	// begin inline asm
	cvt.rn.f16x2.f32 %r356, %r358, %r357;
	// end inline asm
	mov.b32 	%r363, %f652;
	xor.b32  	%r360, %r363, -2147483648;
	mov.b32 	%r364, %f656;
	xor.b32  	%r361, %r364, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r359, %r361, %r360;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r362, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r365, %r358, %r357;
	// end inline asm
	shl.b32 	%r414, %r206, 8;
	shl.b32 	%r415, %r4, 5;
	shl.b32 	%r416, %r3, 2;
	and.b32  	%r417, %r416, 28;
	shl.b32 	%r418, %r64, 8;
	shl.b32 	%r419, %r1, 2;
	and.b32  	%r420, %r415, 224;
	or.b32  	%r21, %r420, %r417;
	or.b32  	%r22, %r15, %r419;
	or.b32  	%r421, %r418, %r21;
	add.s32 	%r23, %r421, %r414;
	and.b32  	%r24, %r3, 8;
	shl.b32 	%r422, %r3, 4;
	or.b32  	%r423, %r422, %r24;
	shr.u32 	%r424, %r423, 2;
	and.b32  	%r25, %r424, 30;
	or.b32  	%r26, %r16, %r419;
	shl.b32 	%r425, %r4, 7;
	and.b32  	%r426, %r425, 384;
	shl.b32 	%r427, %r3, 3;
	and.b32  	%r428, %r427, 64;
	and.b32  	%r429, %r427, 8;
	and.b32  	%r430, %r416, 16;
	shl.b32 	%r431, %r3, 1;
	shl.b32 	%r432, %r1, 1;
	or.b32  	%r433, %r428, %r432;
	or.b32  	%r434, %r433, %r426;
	or.b32  	%r435, %r434, %r429;
	or.b32  	%r436, %r435, %r430;
	and.b32  	%r437, %r431, 36;
	or.b32  	%r438, %r436, %r437;
	bfe.u32 	%r439, %r438, 2, 5;
	or.b32  	%r440, %r2, %r439;
	shl.b32 	%r441, %r204, 13;
	add.s32 	%r442, %r441, -24576;
	shl.b32 	%r443, %r64, 1;
	and.b32  	%r444, %r443, 30;
	and.b32  	%r445, %r15, 1;
	or.b32  	%r446, %r444, %r445;
	shl.b32 	%r27, %r446, 8;
	cvt.s64.s32 	%rd6, %r442;
	shr.u32 	%r447, %r26, 1;
	mul.lo.s32 	%r448, %r447, 97;
	add.s32 	%r449, %r448, %r25;
	mul.wide.u32 	%rd51, %r449, 4;
	mov.u64 	%rd52, shmem;
	add.s64 	%rd7, %rd52, %rd51;
	cvt.u64.u32 	%rd53, %r448;
	cvt.u64.u32 	%rd54, %r25;
	add.s64 	%rd55, %rd54, %rd53;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd8, %rd52, %rd56;
	mul.wide.u32 	%rd57, %r440, 4;
	add.s64 	%rd9, %rd52, %rd57;
	mov.u64 	%rd58, 0;
	mov.u32 	%r2863, %r2862;
	mov.u32 	%r2868, %r2862;
	mov.u32 	%r2867, %r2862;
	mov.u32 	%r31, %r2862;
	bra.uni 	$L__BB0_31;
$L__BB0_35:                             // %pass29879
                                        //   in Loop: Header=BB0_31 Depth=1
	shl.b32 	%r2734, %r33, 13;
	and.b32  	%r2735, %r2734, 134209536;
	or.b32  	%r2736, %r2735, %r21;
	or.b32  	%r2737, %r2736, %r27;
	cvt.u64.u32 	%rd168, %r2737;
	add.s64 	%rd169, %rd168, %rd6;
	shr.u64 	%rd170, %rd169, 37;
	add.s64 	%rd171, %rd169, %rd170;
	shr.s64 	%rd172, %rd171, 27;
	setp.lt.s64 	%p242, %rd169, 0;
	and.b64  	%rd173, %rd171, -134217728;
	setp.ne.s64 	%p243, %rd173, %rd169;
	and.pred  	%p244, %p242, %p243;
	selp.u64 	%rd174, 1, 0, %p244;
	sub.s64 	%rd175, %rd174, %rd172;
	shl.b64 	%rd176, %rd175, 27;
	add.s64 	%rd177, %rd176, %rd169;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd179, %rd3, %rd178;
	st.global.v4.u32 	[%rd179], {%r77, %r79, %r78, %r80};
	shl.b32 	%r2738, %r34, 13;
	and.b32  	%r2739, %r2738, 134209536;
	or.b32  	%r2740, %r2739, %r21;
	or.b32  	%r2741, %r2740, %r27;
	cvt.u64.u32 	%rd180, %r2741;
	add.s64 	%rd181, %rd180, %rd6;
	shr.u64 	%rd182, %rd181, 37;
	add.s64 	%rd183, %rd181, %rd182;
	shr.s64 	%rd184, %rd183, 27;
	setp.lt.s64 	%p245, %rd181, 0;
	and.b64  	%rd185, %rd183, -134217728;
	setp.ne.s64 	%p246, %rd185, %rd181;
	and.pred  	%p247, %p245, %p246;
	selp.u64 	%rd186, 1, 0, %p247;
	sub.s64 	%rd187, %rd186, %rd184;
	shl.b64 	%rd188, %rd187, 27;
	add.s64 	%rd189, %rd188, %rd181;
	shl.b64 	%rd190, %rd189, 2;
	add.s64 	%rd191, %rd3, %rd190;
	st.global.v4.u32 	[%rd191], {%r81, %r83, %r82, %r84};
	shl.b32 	%r2742, %r35, 13;
	and.b32  	%r2743, %r2742, 134209536;
	or.b32  	%r2744, %r2743, %r21;
	or.b32  	%r2745, %r2744, %r27;
	cvt.u64.u32 	%rd192, %r2745;
	add.s64 	%rd193, %rd192, %rd6;
	shr.u64 	%rd194, %rd193, 37;
	add.s64 	%rd195, %rd193, %rd194;
	shr.s64 	%rd196, %rd195, 27;
	setp.lt.s64 	%p248, %rd193, 0;
	and.b64  	%rd197, %rd195, -134217728;
	setp.ne.s64 	%p249, %rd197, %rd193;
	and.pred  	%p250, %p248, %p249;
	selp.u64 	%rd198, 1, 0, %p250;
	sub.s64 	%rd199, %rd198, %rd196;
	shl.b64 	%rd200, %rd199, 27;
	add.s64 	%rd201, %rd200, %rd193;
	shl.b64 	%rd202, %rd201, 2;
	add.s64 	%rd203, %rd3, %rd202;
	st.global.v4.u32 	[%rd203], {%r85, %r87, %r86, %r88};
	shl.b32 	%r2746, %r36, 13;
	and.b32  	%r2747, %r2746, 134209536;
	or.b32  	%r2748, %r2747, %r21;
	or.b32  	%r2749, %r2748, %r27;
	cvt.u64.u32 	%rd204, %r2749;
	add.s64 	%rd205, %rd204, %rd6;
	shr.u64 	%rd206, %rd205, 37;
	add.s64 	%rd207, %rd205, %rd206;
	shr.s64 	%rd208, %rd207, 27;
	setp.lt.s64 	%p251, %rd205, 0;
	and.b64  	%rd209, %rd207, -134217728;
	setp.ne.s64 	%p252, %rd209, %rd205;
	and.pred  	%p253, %p251, %p252;
	selp.u64 	%rd210, 1, 0, %p253;
	sub.s64 	%rd211, %rd210, %rd208;
	shl.b64 	%rd212, %rd211, 27;
	add.s64 	%rd213, %rd212, %rd205;
	shl.b64 	%rd214, %rd213, 2;
	add.s64 	%rd215, %rd3, %rd214;
	st.global.v4.u32 	[%rd215], {%r89, %r91, %r90, %r92};
	shl.b32 	%r2750, %r37, 13;
	and.b32  	%r2751, %r2750, 134209536;
	or.b32  	%r2752, %r2751, %r21;
	or.b32  	%r2753, %r2752, %r27;
	cvt.u64.u32 	%rd216, %r2753;
	add.s64 	%rd217, %rd216, %rd6;
	shr.u64 	%rd218, %rd217, 37;
	add.s64 	%rd219, %rd217, %rd218;
	shr.s64 	%rd220, %rd219, 27;
	setp.lt.s64 	%p254, %rd217, 0;
	and.b64  	%rd221, %rd219, -134217728;
	setp.ne.s64 	%p255, %rd221, %rd217;
	and.pred  	%p256, %p254, %p255;
	selp.u64 	%rd222, 1, 0, %p256;
	sub.s64 	%rd223, %rd222, %rd220;
	shl.b64 	%rd224, %rd223, 27;
	add.s64 	%rd225, %rd224, %rd217;
	shl.b64 	%rd226, %rd225, 2;
	add.s64 	%rd227, %rd3, %rd226;
	st.global.v4.u32 	[%rd227], {%r93, %r95, %r94, %r96};
	shl.b32 	%r2754, %r38, 13;
	and.b32  	%r2755, %r2754, 134209536;
	or.b32  	%r2756, %r2755, %r21;
	or.b32  	%r2757, %r2756, %r27;
	cvt.u64.u32 	%rd228, %r2757;
	add.s64 	%rd229, %rd228, %rd6;
	shr.u64 	%rd230, %rd229, 37;
	add.s64 	%rd231, %rd229, %rd230;
	shr.s64 	%rd232, %rd231, 27;
	setp.lt.s64 	%p257, %rd229, 0;
	and.b64  	%rd233, %rd231, -134217728;
	setp.ne.s64 	%p258, %rd233, %rd229;
	and.pred  	%p259, %p257, %p258;
	selp.u64 	%rd234, 1, 0, %p259;
	sub.s64 	%rd235, %rd234, %rd232;
	shl.b64 	%rd236, %rd235, 27;
	add.s64 	%rd237, %rd236, %rd229;
	shl.b64 	%rd238, %rd237, 2;
	add.s64 	%rd239, %rd3, %rd238;
	st.global.v4.u32 	[%rd239], {%r97, %r99, %r98, %r100};
	shl.b32 	%r2758, %r39, 13;
	and.b32  	%r2759, %r2758, 134209536;
	or.b32  	%r2760, %r2759, %r21;
	or.b32  	%r2761, %r2760, %r27;
	cvt.u64.u32 	%rd240, %r2761;
	add.s64 	%rd241, %rd240, %rd6;
	shr.u64 	%rd242, %rd241, 37;
	add.s64 	%rd243, %rd241, %rd242;
	shr.s64 	%rd244, %rd243, 27;
	setp.lt.s64 	%p260, %rd241, 0;
	and.b64  	%rd245, %rd243, -134217728;
	setp.ne.s64 	%p261, %rd245, %rd241;
	and.pred  	%p262, %p260, %p261;
	selp.u64 	%rd246, 1, 0, %p262;
	sub.s64 	%rd247, %rd246, %rd244;
	shl.b64 	%rd248, %rd247, 27;
	add.s64 	%rd249, %rd248, %rd241;
	shl.b64 	%rd250, %rd249, 2;
	add.s64 	%rd251, %rd3, %rd250;
	st.global.v4.u32 	[%rd251], {%r101, %r103, %r102, %r104};
	shl.b32 	%r2762, %r40, 13;
	and.b32  	%r2763, %r2762, 134209536;
	or.b32  	%r2764, %r2763, %r21;
	or.b32  	%r2765, %r2764, %r27;
	cvt.u64.u32 	%rd252, %r2765;
	add.s64 	%rd253, %rd252, %rd6;
	shr.u64 	%rd254, %rd253, 37;
	add.s64 	%rd255, %rd253, %rd254;
	shr.s64 	%rd256, %rd255, 27;
	setp.lt.s64 	%p263, %rd253, 0;
	and.b64  	%rd257, %rd255, -134217728;
	setp.ne.s64 	%p264, %rd257, %rd253;
	and.pred  	%p265, %p263, %p264;
	selp.u64 	%rd258, 1, 0, %p265;
	sub.s64 	%rd259, %rd258, %rd256;
	shl.b64 	%rd260, %rd259, 27;
	add.s64 	%rd261, %rd260, %rd253;
	shl.b64 	%rd262, %rd261, 2;
	add.s64 	%rd263, %rd3, %rd262;
	st.global.v4.u32 	[%rd263], {%r105, %r107, %r106, %r108};
	shl.b32 	%r2766, %r41, 13;
	and.b32  	%r2767, %r2766, 134209536;
	or.b32  	%r2768, %r2767, %r21;
	or.b32  	%r2769, %r2768, %r27;
	cvt.u64.u32 	%rd264, %r2769;
	add.s64 	%rd265, %rd264, %rd6;
	shr.u64 	%rd266, %rd265, 37;
	add.s64 	%rd267, %rd265, %rd266;
	shr.s64 	%rd268, %rd267, 27;
	setp.lt.s64 	%p266, %rd265, 0;
	and.b64  	%rd269, %rd267, -134217728;
	setp.ne.s64 	%p267, %rd269, %rd265;
	and.pred  	%p268, %p266, %p267;
	selp.u64 	%rd270, 1, 0, %p268;
	sub.s64 	%rd271, %rd270, %rd268;
	shl.b64 	%rd272, %rd271, 27;
	add.s64 	%rd273, %rd272, %rd265;
	shl.b64 	%rd274, %rd273, 2;
	add.s64 	%rd275, %rd3, %rd274;
	st.global.v4.u32 	[%rd275], {%r109, %r111, %r110, %r112};
	shl.b32 	%r2770, %r42, 13;
	and.b32  	%r2771, %r2770, 134209536;
	or.b32  	%r2772, %r2771, %r21;
	or.b32  	%r2773, %r2772, %r27;
	cvt.u64.u32 	%rd276, %r2773;
	add.s64 	%rd277, %rd276, %rd6;
	shr.u64 	%rd278, %rd277, 37;
	add.s64 	%rd279, %rd277, %rd278;
	shr.s64 	%rd280, %rd279, 27;
	setp.lt.s64 	%p269, %rd277, 0;
	and.b64  	%rd281, %rd279, -134217728;
	setp.ne.s64 	%p270, %rd281, %rd277;
	and.pred  	%p271, %p269, %p270;
	selp.u64 	%rd282, 1, 0, %p271;
	sub.s64 	%rd283, %rd282, %rd280;
	shl.b64 	%rd284, %rd283, 27;
	add.s64 	%rd285, %rd284, %rd277;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd287, %rd3, %rd286;
	st.global.v4.u32 	[%rd287], {%r113, %r115, %r114, %r116};
	shl.b32 	%r2774, %r43, 13;
	and.b32  	%r2775, %r2774, 134209536;
	or.b32  	%r2776, %r2775, %r21;
	or.b32  	%r2777, %r2776, %r27;
	cvt.u64.u32 	%rd288, %r2777;
	add.s64 	%rd289, %rd288, %rd6;
	shr.u64 	%rd290, %rd289, 37;
	add.s64 	%rd291, %rd289, %rd290;
	shr.s64 	%rd292, %rd291, 27;
	setp.lt.s64 	%p272, %rd289, 0;
	and.b64  	%rd293, %rd291, -134217728;
	setp.ne.s64 	%p273, %rd293, %rd289;
	and.pred  	%p274, %p272, %p273;
	selp.u64 	%rd294, 1, 0, %p274;
	sub.s64 	%rd295, %rd294, %rd292;
	shl.b64 	%rd296, %rd295, 27;
	add.s64 	%rd297, %rd296, %rd289;
	shl.b64 	%rd298, %rd297, 2;
	add.s64 	%rd299, %rd3, %rd298;
	st.global.v4.u32 	[%rd299], {%r117, %r119, %r118, %r120};
	shl.b32 	%r2778, %r44, 13;
	and.b32  	%r2779, %r2778, 134209536;
	or.b32  	%r2780, %r2779, %r21;
	or.b32  	%r2781, %r2780, %r27;
	cvt.u64.u32 	%rd300, %r2781;
	add.s64 	%rd301, %rd300, %rd6;
	shr.u64 	%rd302, %rd301, 37;
	add.s64 	%rd303, %rd301, %rd302;
	shr.s64 	%rd304, %rd303, 27;
	setp.lt.s64 	%p275, %rd301, 0;
	and.b64  	%rd305, %rd303, -134217728;
	setp.ne.s64 	%p276, %rd305, %rd301;
	and.pred  	%p277, %p275, %p276;
	selp.u64 	%rd306, 1, 0, %p277;
	sub.s64 	%rd307, %rd306, %rd304;
	shl.b64 	%rd308, %rd307, 27;
	add.s64 	%rd309, %rd308, %rd301;
	shl.b64 	%rd310, %rd309, 2;
	add.s64 	%rd311, %rd3, %rd310;
	st.global.v4.u32 	[%rd311], {%r121, %r123, %r122, %r124};
	shl.b32 	%r2782, %r45, 13;
	and.b32  	%r2783, %r2782, 134209536;
	or.b32  	%r2784, %r2783, %r21;
	or.b32  	%r2785, %r2784, %r27;
	cvt.u64.u32 	%rd312, %r2785;
	add.s64 	%rd313, %rd312, %rd6;
	shr.u64 	%rd314, %rd313, 37;
	add.s64 	%rd315, %rd313, %rd314;
	shr.s64 	%rd316, %rd315, 27;
	setp.lt.s64 	%p278, %rd313, 0;
	and.b64  	%rd317, %rd315, -134217728;
	setp.ne.s64 	%p279, %rd317, %rd313;
	and.pred  	%p280, %p278, %p279;
	selp.u64 	%rd318, 1, 0, %p280;
	sub.s64 	%rd319, %rd318, %rd316;
	shl.b64 	%rd320, %rd319, 27;
	add.s64 	%rd321, %rd320, %rd313;
	shl.b64 	%rd322, %rd321, 2;
	add.s64 	%rd323, %rd3, %rd322;
	st.global.v4.u32 	[%rd323], {%r125, %r127, %r126, %r128};
	shl.b32 	%r2786, %r46, 13;
	and.b32  	%r2787, %r2786, 134209536;
	or.b32  	%r2788, %r2787, %r21;
	or.b32  	%r2789, %r2788, %r27;
	cvt.u64.u32 	%rd324, %r2789;
	add.s64 	%rd325, %rd324, %rd6;
	shr.u64 	%rd326, %rd325, 37;
	add.s64 	%rd327, %rd325, %rd326;
	shr.s64 	%rd328, %rd327, 27;
	setp.lt.s64 	%p281, %rd325, 0;
	and.b64  	%rd329, %rd327, -134217728;
	setp.ne.s64 	%p282, %rd329, %rd325;
	and.pred  	%p283, %p281, %p282;
	selp.u64 	%rd330, 1, 0, %p283;
	sub.s64 	%rd331, %rd330, %rd328;
	shl.b64 	%rd332, %rd331, 27;
	add.s64 	%rd333, %rd332, %rd325;
	shl.b64 	%rd334, %rd333, 2;
	add.s64 	%rd335, %rd3, %rd334;
	st.global.v4.u32 	[%rd335], {%r129, %r131, %r130, %r132};
	shl.b32 	%r2790, %r47, 13;
	and.b32  	%r2791, %r2790, 134209536;
	or.b32  	%r2792, %r2791, %r21;
	or.b32  	%r2793, %r2792, %r27;
	cvt.u64.u32 	%rd336, %r2793;
	add.s64 	%rd337, %rd336, %rd6;
	shr.u64 	%rd338, %rd337, 37;
	add.s64 	%rd339, %rd337, %rd338;
	shr.s64 	%rd340, %rd339, 27;
	setp.lt.s64 	%p284, %rd337, 0;
	and.b64  	%rd341, %rd339, -134217728;
	setp.ne.s64 	%p285, %rd341, %rd337;
	and.pred  	%p286, %p284, %p285;
	selp.u64 	%rd342, 1, 0, %p286;
	sub.s64 	%rd343, %rd342, %rd340;
	shl.b64 	%rd344, %rd343, 27;
	add.s64 	%rd345, %rd344, %rd337;
	shl.b64 	%rd346, %rd345, 2;
	add.s64 	%rd347, %rd3, %rd346;
	st.global.v4.u32 	[%rd347], {%r133, %r135, %r134, %r136};
	shl.b32 	%r2794, %r48, 13;
	and.b32  	%r2795, %r2794, 134209536;
	or.b32  	%r2796, %r2795, %r21;
	or.b32  	%r2797, %r2796, %r27;
	cvt.u64.u32 	%rd348, %r2797;
	add.s64 	%rd349, %rd348, %rd6;
	shr.u64 	%rd350, %rd349, 37;
	add.s64 	%rd351, %rd349, %rd350;
	shr.s64 	%rd352, %rd351, 27;
	setp.lt.s64 	%p287, %rd349, 0;
	and.b64  	%rd353, %rd351, -134217728;
	setp.ne.s64 	%p288, %rd353, %rd349;
	and.pred  	%p289, %p287, %p288;
	selp.u64 	%rd354, 1, 0, %p289;
	sub.s64 	%rd355, %rd354, %rd352;
	shl.b64 	%rd356, %rd355, 27;
	add.s64 	%rd357, %rd356, %rd349;
	shl.b64 	%rd358, %rd357, 2;
	add.s64 	%rd359, %rd3, %rd358;
	st.global.v4.u32 	[%rd359], {%r137, %r139, %r138, %r140};
	shl.b32 	%r2798, %r49, 13;
	and.b32  	%r2799, %r2798, 134209536;
	or.b32  	%r2800, %r2799, %r21;
	or.b32  	%r2801, %r2800, %r27;
	cvt.u64.u32 	%rd360, %r2801;
	add.s64 	%rd361, %rd360, %rd6;
	shr.u64 	%rd362, %rd361, 37;
	add.s64 	%rd363, %rd361, %rd362;
	shr.s64 	%rd364, %rd363, 27;
	setp.lt.s64 	%p290, %rd361, 0;
	and.b64  	%rd365, %rd363, -134217728;
	setp.ne.s64 	%p291, %rd365, %rd361;
	and.pred  	%p292, %p290, %p291;
	selp.u64 	%rd366, 1, 0, %p292;
	sub.s64 	%rd367, %rd366, %rd364;
	shl.b64 	%rd368, %rd367, 27;
	add.s64 	%rd369, %rd368, %rd361;
	shl.b64 	%rd370, %rd369, 2;
	add.s64 	%rd371, %rd3, %rd370;
	st.global.v4.u32 	[%rd371], {%r141, %r143, %r142, %r144};
	shl.b32 	%r2802, %r50, 13;
	and.b32  	%r2803, %r2802, 134209536;
	or.b32  	%r2804, %r2803, %r21;
	or.b32  	%r2805, %r2804, %r27;
	cvt.u64.u32 	%rd372, %r2805;
	add.s64 	%rd373, %rd372, %rd6;
	shr.u64 	%rd374, %rd373, 37;
	add.s64 	%rd375, %rd373, %rd374;
	shr.s64 	%rd376, %rd375, 27;
	setp.lt.s64 	%p293, %rd373, 0;
	and.b64  	%rd377, %rd375, -134217728;
	setp.ne.s64 	%p294, %rd377, %rd373;
	and.pred  	%p295, %p293, %p294;
	selp.u64 	%rd378, 1, 0, %p295;
	sub.s64 	%rd379, %rd378, %rd376;
	shl.b64 	%rd380, %rd379, 27;
	add.s64 	%rd381, %rd380, %rd373;
	shl.b64 	%rd382, %rd381, 2;
	add.s64 	%rd383, %rd3, %rd382;
	st.global.v4.u32 	[%rd383], {%r145, %r147, %r146, %r148};
	shl.b32 	%r2806, %r51, 13;
	and.b32  	%r2807, %r2806, 134209536;
	or.b32  	%r2808, %r2807, %r21;
	or.b32  	%r2809, %r2808, %r27;
	cvt.u64.u32 	%rd384, %r2809;
	add.s64 	%rd385, %rd384, %rd6;
	shr.u64 	%rd386, %rd385, 37;
	add.s64 	%rd387, %rd385, %rd386;
	shr.s64 	%rd388, %rd387, 27;
	setp.lt.s64 	%p296, %rd385, 0;
	and.b64  	%rd389, %rd387, -134217728;
	setp.ne.s64 	%p297, %rd389, %rd385;
	and.pred  	%p298, %p296, %p297;
	selp.u64 	%rd390, 1, 0, %p298;
	sub.s64 	%rd391, %rd390, %rd388;
	shl.b64 	%rd392, %rd391, 27;
	add.s64 	%rd393, %rd392, %rd385;
	shl.b64 	%rd394, %rd393, 2;
	add.s64 	%rd395, %rd3, %rd394;
	st.global.v4.u32 	[%rd395], {%r149, %r151, %r150, %r152};
	shl.b32 	%r2810, %r52, 13;
	and.b32  	%r2811, %r2810, 134209536;
	or.b32  	%r2812, %r2811, %r21;
	or.b32  	%r2813, %r2812, %r27;
	cvt.u64.u32 	%rd396, %r2813;
	add.s64 	%rd397, %rd396, %rd6;
	shr.u64 	%rd398, %rd397, 37;
	add.s64 	%rd399, %rd397, %rd398;
	shr.s64 	%rd400, %rd399, 27;
	setp.lt.s64 	%p299, %rd397, 0;
	and.b64  	%rd401, %rd399, -134217728;
	setp.ne.s64 	%p300, %rd401, %rd397;
	and.pred  	%p301, %p299, %p300;
	selp.u64 	%rd402, 1, 0, %p301;
	sub.s64 	%rd403, %rd402, %rd400;
	shl.b64 	%rd404, %rd403, 27;
	add.s64 	%rd405, %rd404, %rd397;
	shl.b64 	%rd406, %rd405, 2;
	add.s64 	%rd407, %rd3, %rd406;
	st.global.v4.u32 	[%rd407], {%r153, %r155, %r154, %r156};
	shl.b32 	%r2814, %r53, 13;
	and.b32  	%r2815, %r2814, 134209536;
	or.b32  	%r2816, %r2815, %r21;
	or.b32  	%r2817, %r2816, %r27;
	cvt.u64.u32 	%rd408, %r2817;
	add.s64 	%rd409, %rd408, %rd6;
	shr.u64 	%rd410, %rd409, 37;
	add.s64 	%rd411, %rd409, %rd410;
	shr.s64 	%rd412, %rd411, 27;
	setp.lt.s64 	%p302, %rd409, 0;
	and.b64  	%rd413, %rd411, -134217728;
	setp.ne.s64 	%p303, %rd413, %rd409;
	and.pred  	%p304, %p302, %p303;
	selp.u64 	%rd414, 1, 0, %p304;
	sub.s64 	%rd415, %rd414, %rd412;
	shl.b64 	%rd416, %rd415, 27;
	add.s64 	%rd417, %rd416, %rd409;
	shl.b64 	%rd418, %rd417, 2;
	add.s64 	%rd419, %rd3, %rd418;
	st.global.v4.u32 	[%rd419], {%r157, %r159, %r158, %r160};
	shl.b32 	%r2818, %r54, 13;
	and.b32  	%r2819, %r2818, 134209536;
	or.b32  	%r2820, %r2819, %r21;
	or.b32  	%r2821, %r2820, %r27;
	cvt.u64.u32 	%rd420, %r2821;
	add.s64 	%rd421, %rd420, %rd6;
	shr.u64 	%rd422, %rd421, 37;
	add.s64 	%rd423, %rd421, %rd422;
	shr.s64 	%rd424, %rd423, 27;
	setp.lt.s64 	%p305, %rd421, 0;
	and.b64  	%rd425, %rd423, -134217728;
	setp.ne.s64 	%p306, %rd425, %rd421;
	and.pred  	%p307, %p305, %p306;
	selp.u64 	%rd426, 1, 0, %p307;
	sub.s64 	%rd427, %rd426, %rd424;
	shl.b64 	%rd428, %rd427, 27;
	add.s64 	%rd429, %rd428, %rd421;
	shl.b64 	%rd430, %rd429, 2;
	add.s64 	%rd431, %rd3, %rd430;
	st.global.v4.u32 	[%rd431], {%r161, %r163, %r162, %r164};
	shl.b32 	%r2822, %r55, 13;
	and.b32  	%r2823, %r2822, 134209536;
	or.b32  	%r2824, %r2823, %r21;
	or.b32  	%r2825, %r2824, %r27;
	cvt.u64.u32 	%rd432, %r2825;
	add.s64 	%rd433, %rd432, %rd6;
	shr.u64 	%rd434, %rd433, 37;
	add.s64 	%rd435, %rd433, %rd434;
	shr.s64 	%rd436, %rd435, 27;
	setp.lt.s64 	%p308, %rd433, 0;
	and.b64  	%rd437, %rd435, -134217728;
	setp.ne.s64 	%p309, %rd437, %rd433;
	and.pred  	%p310, %p308, %p309;
	selp.u64 	%rd438, 1, 0, %p310;
	sub.s64 	%rd439, %rd438, %rd436;
	shl.b64 	%rd440, %rd439, 27;
	add.s64 	%rd441, %rd440, %rd433;
	shl.b64 	%rd442, %rd441, 2;
	add.s64 	%rd443, %rd3, %rd442;
	st.global.v4.u32 	[%rd443], {%r165, %r167, %r166, %r168};
	shl.b32 	%r2826, %r56, 13;
	and.b32  	%r2827, %r2826, 134209536;
	or.b32  	%r2828, %r2827, %r21;
	or.b32  	%r2829, %r2828, %r27;
	cvt.u64.u32 	%rd444, %r2829;
	add.s64 	%rd445, %rd444, %rd6;
	shr.u64 	%rd446, %rd445, 37;
	add.s64 	%rd447, %rd445, %rd446;
	shr.s64 	%rd448, %rd447, 27;
	setp.lt.s64 	%p311, %rd445, 0;
	and.b64  	%rd449, %rd447, -134217728;
	setp.ne.s64 	%p312, %rd449, %rd445;
	and.pred  	%p313, %p311, %p312;
	selp.u64 	%rd450, 1, 0, %p313;
	sub.s64 	%rd451, %rd450, %rd448;
	shl.b64 	%rd452, %rd451, 27;
	add.s64 	%rd453, %rd452, %rd445;
	shl.b64 	%rd454, %rd453, 2;
	add.s64 	%rd455, %rd3, %rd454;
	st.global.v4.u32 	[%rd455], {%r169, %r171, %r170, %r172};
	shl.b32 	%r2830, %r57, 13;
	and.b32  	%r2831, %r2830, 134209536;
	or.b32  	%r2832, %r2831, %r21;
	or.b32  	%r2833, %r2832, %r27;
	cvt.u64.u32 	%rd456, %r2833;
	add.s64 	%rd457, %rd456, %rd6;
	shr.u64 	%rd458, %rd457, 37;
	add.s64 	%rd459, %rd457, %rd458;
	shr.s64 	%rd460, %rd459, 27;
	setp.lt.s64 	%p314, %rd457, 0;
	and.b64  	%rd461, %rd459, -134217728;
	setp.ne.s64 	%p315, %rd461, %rd457;
	and.pred  	%p316, %p314, %p315;
	selp.u64 	%rd462, 1, 0, %p316;
	sub.s64 	%rd463, %rd462, %rd460;
	shl.b64 	%rd464, %rd463, 27;
	add.s64 	%rd465, %rd464, %rd457;
	shl.b64 	%rd466, %rd465, 2;
	add.s64 	%rd467, %rd3, %rd466;
	st.global.v4.u32 	[%rd467], {%r173, %r175, %r174, %r176};
	shl.b32 	%r2834, %r58, 13;
	and.b32  	%r2835, %r2834, 134209536;
	or.b32  	%r2836, %r2835, %r21;
	or.b32  	%r2837, %r2836, %r27;
	cvt.u64.u32 	%rd468, %r2837;
	add.s64 	%rd469, %rd468, %rd6;
	shr.u64 	%rd470, %rd469, 37;
	add.s64 	%rd471, %rd469, %rd470;
	shr.s64 	%rd472, %rd471, 27;
	setp.lt.s64 	%p317, %rd469, 0;
	and.b64  	%rd473, %rd471, -134217728;
	setp.ne.s64 	%p318, %rd473, %rd469;
	and.pred  	%p319, %p317, %p318;
	selp.u64 	%rd474, 1, 0, %p319;
	sub.s64 	%rd475, %rd474, %rd472;
	shl.b64 	%rd476, %rd475, 27;
	add.s64 	%rd477, %rd476, %rd469;
	shl.b64 	%rd478, %rd477, 2;
	add.s64 	%rd479, %rd3, %rd478;
	st.global.v4.u32 	[%rd479], {%r177, %r179, %r178, %r180};
	shl.b32 	%r2838, %r59, 13;
	and.b32  	%r2839, %r2838, 134209536;
	or.b32  	%r2840, %r2839, %r21;
	or.b32  	%r2841, %r2840, %r27;
	cvt.u64.u32 	%rd480, %r2841;
	add.s64 	%rd481, %rd480, %rd6;
	shr.u64 	%rd482, %rd481, 37;
	add.s64 	%rd483, %rd481, %rd482;
	shr.s64 	%rd484, %rd483, 27;
	setp.lt.s64 	%p320, %rd481, 0;
	and.b64  	%rd485, %rd483, -134217728;
	setp.ne.s64 	%p321, %rd485, %rd481;
	and.pred  	%p322, %p320, %p321;
	selp.u64 	%rd486, 1, 0, %p322;
	sub.s64 	%rd487, %rd486, %rd484;
	shl.b64 	%rd488, %rd487, 27;
	add.s64 	%rd489, %rd488, %rd481;
	shl.b64 	%rd490, %rd489, 2;
	add.s64 	%rd491, %rd3, %rd490;
	st.global.v4.u32 	[%rd491], {%r181, %r183, %r182, %r184};
	shl.b32 	%r2842, %r60, 13;
	and.b32  	%r2843, %r2842, 134209536;
	or.b32  	%r2844, %r2843, %r21;
	or.b32  	%r2845, %r2844, %r27;
	cvt.u64.u32 	%rd492, %r2845;
	add.s64 	%rd493, %rd492, %rd6;
	shr.u64 	%rd494, %rd493, 37;
	add.s64 	%rd495, %rd493, %rd494;
	shr.s64 	%rd496, %rd495, 27;
	setp.lt.s64 	%p323, %rd493, 0;
	and.b64  	%rd497, %rd495, -134217728;
	setp.ne.s64 	%p324, %rd497, %rd493;
	and.pred  	%p325, %p323, %p324;
	selp.u64 	%rd498, 1, 0, %p325;
	sub.s64 	%rd499, %rd498, %rd496;
	shl.b64 	%rd500, %rd499, 27;
	add.s64 	%rd501, %rd500, %rd493;
	shl.b64 	%rd502, %rd501, 2;
	add.s64 	%rd503, %rd3, %rd502;
	st.global.v4.u32 	[%rd503], {%r185, %r187, %r186, %r188};
	shl.b32 	%r2846, %r61, 13;
	and.b32  	%r2847, %r2846, 134209536;
	or.b32  	%r2848, %r2847, %r21;
	or.b32  	%r2849, %r2848, %r27;
	cvt.u64.u32 	%rd504, %r2849;
	add.s64 	%rd505, %rd504, %rd6;
	shr.u64 	%rd506, %rd505, 37;
	add.s64 	%rd507, %rd505, %rd506;
	shr.s64 	%rd508, %rd507, 27;
	setp.lt.s64 	%p326, %rd505, 0;
	and.b64  	%rd509, %rd507, -134217728;
	setp.ne.s64 	%p327, %rd509, %rd505;
	and.pred  	%p328, %p326, %p327;
	selp.u64 	%rd510, 1, 0, %p328;
	sub.s64 	%rd511, %rd510, %rd508;
	shl.b64 	%rd512, %rd511, 27;
	add.s64 	%rd513, %rd512, %rd505;
	shl.b64 	%rd514, %rd513, 2;
	add.s64 	%rd515, %rd3, %rd514;
	st.global.v4.u32 	[%rd515], {%r189, %r191, %r190, %r192};
	shl.b32 	%r2850, %r62, 13;
	and.b32  	%r2851, %r2850, 134209536;
	or.b32  	%r2852, %r2851, %r21;
	or.b32  	%r2853, %r2852, %r27;
	cvt.u64.u32 	%rd516, %r2853;
	add.s64 	%rd517, %rd516, %rd6;
	shr.u64 	%rd518, %rd517, 37;
	add.s64 	%rd519, %rd517, %rd518;
	shr.s64 	%rd520, %rd519, 27;
	setp.lt.s64 	%p329, %rd517, 0;
	and.b64  	%rd521, %rd519, -134217728;
	setp.ne.s64 	%p330, %rd521, %rd517;
	and.pred  	%p331, %p329, %p330;
	selp.u64 	%rd522, 1, 0, %p331;
	sub.s64 	%rd523, %rd522, %rd520;
	shl.b64 	%rd524, %rd523, 27;
	add.s64 	%rd525, %rd524, %rd517;
	shl.b64 	%rd526, %rd525, 2;
	add.s64 	%rd527, %rd3, %rd526;
	st.global.v4.u32 	[%rd527], {%r193, %r195, %r194, %r196};
	shl.b32 	%r2854, %r63, 13;
	and.b32  	%r2855, %r2854, 134209536;
	or.b32  	%r2856, %r2855, %r21;
	or.b32  	%r2857, %r2856, %r27;
	cvt.u64.u32 	%rd528, %r2857;
	add.s64 	%rd529, %rd528, %rd6;
	shr.u64 	%rd530, %rd529, 37;
	add.s64 	%rd531, %rd529, %rd530;
	shr.s64 	%rd532, %rd531, 27;
	setp.lt.s64 	%p332, %rd529, 0;
	and.b64  	%rd533, %rd531, -134217728;
	setp.ne.s64 	%p333, %rd533, %rd529;
	and.pred  	%p334, %p332, %p333;
	selp.u64 	%rd534, 1, 0, %p334;
	sub.s64 	%rd535, %rd534, %rd532;
	shl.b64 	%rd536, %rd535, 27;
	add.s64 	%rd537, %rd536, %rd529;
	shl.b64 	%rd538, %rd537, 2;
	add.s64 	%rd539, %rd3, %rd538;
	st.global.v4.u32 	[%rd539], {%r197, %r199, %r198, %r200};
	setp.ne.s32 	%p335, %r31, 32512;
	add.s32 	%r31, %r31, 256;
	add.s32 	%r2858, %r31, %r202;
	setp.lt.s32 	%p336, %r2858, %r203;
	and.pred  	%p337, %p335, %p336;
	@%p337 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_36;
$L__BB0_31:                             // %L995
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p138, %r24, 0;
	and.b32  	%r962, %r31, 32512;
	or.b32  	%r963, %r22, %r962;
	add.s32 	%r964, %r963, %r202;
	mad.lo.s32 	%r965, %r964, 12288, %r23;
	mul.hi.s32 	%r966, %r965, 715827883;
	shr.u32 	%r967, %r966, 31;
	shr.s32 	%r968, %r966, 26;
	add.s32 	%r969, %r968, %r967;
	setp.lt.s32 	%p139, %r965, 0;
	mul.lo.s32 	%r970, %r969, 402653184;
	setp.ne.s32 	%p140, %r970, %r965;
	and.pred  	%p141, %p139, %p140;
	selp.s32 	%r971, -1, 0, %p141;
	add.s32 	%r972, %r969, %r971;
	or.b32  	%r973, %r965, 1;
	mad.lo.s32 	%r974, %r972, -402653184, %r973;
	mul.wide.s32 	%rd59, %r974, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.v4.u32 	{%r975, %r976, %r977, %r978}, [%rd60+-4];
	or.b32  	%r979, %r963, 8;
	add.s32 	%r980, %r979, %r202;
	mad.lo.s32 	%r981, %r980, 12288, %r23;
	mul.hi.s32 	%r982, %r981, 715827883;
	shr.u32 	%r983, %r982, 31;
	shr.s32 	%r984, %r982, 26;
	add.s32 	%r985, %r984, %r983;
	setp.lt.s32 	%p142, %r981, 0;
	mul.lo.s32 	%r986, %r985, 402653184;
	setp.ne.s32 	%p143, %r986, %r981;
	and.pred  	%p144, %p142, %p143;
	selp.s32 	%r987, -1, 0, %p144;
	add.s32 	%r988, %r985, %r987;
	or.b32  	%r989, %r981, 1;
	mad.lo.s32 	%r990, %r988, -402653184, %r989;
	mul.wide.s32 	%rd61, %r990, 4;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.v4.u32 	{%r991, %r992, %r993, %r994}, [%rd62+-4];
	or.b32  	%r995, %r963, 16;
	add.s32 	%r996, %r995, %r202;
	mad.lo.s32 	%r997, %r996, 12288, %r23;
	mul.hi.s32 	%r998, %r997, 715827883;
	shr.u32 	%r999, %r998, 31;
	shr.s32 	%r1000, %r998, 26;
	add.s32 	%r1001, %r1000, %r999;
	setp.lt.s32 	%p145, %r997, 0;
	mul.lo.s32 	%r1002, %r1001, 402653184;
	setp.ne.s32 	%p146, %r1002, %r997;
	and.pred  	%p147, %p145, %p146;
	selp.s32 	%r1003, -1, 0, %p147;
	add.s32 	%r1004, %r1001, %r1003;
	or.b32  	%r1005, %r997, 1;
	mad.lo.s32 	%r1006, %r1004, -402653184, %r1005;
	mul.wide.s32 	%rd63, %r1006, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.v4.u32 	{%r1007, %r1008, %r1009, %r1010}, [%rd64+-4];
	or.b32  	%r1011, %r963, 24;
	add.s32 	%r1012, %r1011, %r202;
	mad.lo.s32 	%r1013, %r1012, 12288, %r23;
	mul.hi.s32 	%r1014, %r1013, 715827883;
	shr.u32 	%r1015, %r1014, 31;
	shr.s32 	%r1016, %r1014, 26;
	add.s32 	%r1017, %r1016, %r1015;
	setp.lt.s32 	%p148, %r1013, 0;
	mul.lo.s32 	%r1018, %r1017, 402653184;
	setp.ne.s32 	%p149, %r1018, %r1013;
	and.pred  	%p150, %p148, %p149;
	selp.s32 	%r1019, -1, 0, %p150;
	add.s32 	%r1020, %r1017, %r1019;
	or.b32  	%r1021, %r1013, 1;
	mad.lo.s32 	%r1022, %r1020, -402653184, %r1021;
	mul.wide.s32 	%rd65, %r1022, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.v4.u32 	{%r1023, %r1024, %r1025, %r1026}, [%rd66+-4];
	or.b32  	%r1027, %r963, 32;
	add.s32 	%r1028, %r1027, %r202;
	mad.lo.s32 	%r1029, %r1028, 12288, %r23;
	mul.hi.s32 	%r1030, %r1029, 715827883;
	shr.u32 	%r1031, %r1030, 31;
	shr.s32 	%r1032, %r1030, 26;
	add.s32 	%r1033, %r1032, %r1031;
	setp.lt.s32 	%p151, %r1029, 0;
	mul.lo.s32 	%r1034, %r1033, 402653184;
	setp.ne.s32 	%p152, %r1034, %r1029;
	and.pred  	%p153, %p151, %p152;
	selp.s32 	%r1035, -1, 0, %p153;
	add.s32 	%r1036, %r1033, %r1035;
	or.b32  	%r1037, %r1029, 1;
	mad.lo.s32 	%r1038, %r1036, -402653184, %r1037;
	mul.wide.s32 	%rd67, %r1038, 4;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.v4.u32 	{%r1039, %r1040, %r1041, %r1042}, [%rd68+-4];
	or.b32  	%r1043, %r963, 40;
	add.s32 	%r1044, %r1043, %r202;
	mad.lo.s32 	%r1045, %r1044, 12288, %r23;
	mul.hi.s32 	%r1046, %r1045, 715827883;
	shr.u32 	%r1047, %r1046, 31;
	shr.s32 	%r1048, %r1046, 26;
	add.s32 	%r1049, %r1048, %r1047;
	setp.lt.s32 	%p154, %r1045, 0;
	mul.lo.s32 	%r1050, %r1049, 402653184;
	setp.ne.s32 	%p155, %r1050, %r1045;
	and.pred  	%p156, %p154, %p155;
	selp.s32 	%r1051, -1, 0, %p156;
	add.s32 	%r1052, %r1049, %r1051;
	or.b32  	%r1053, %r1045, 1;
	mad.lo.s32 	%r1054, %r1052, -402653184, %r1053;
	mul.wide.s32 	%rd69, %r1054, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.v4.u32 	{%r1055, %r1056, %r1057, %r1058}, [%rd70+-4];
	or.b32  	%r1059, %r963, 48;
	add.s32 	%r1060, %r1059, %r202;
	mad.lo.s32 	%r1061, %r1060, 12288, %r23;
	mul.hi.s32 	%r1062, %r1061, 715827883;
	shr.u32 	%r1063, %r1062, 31;
	shr.s32 	%r1064, %r1062, 26;
	add.s32 	%r1065, %r1064, %r1063;
	setp.lt.s32 	%p157, %r1061, 0;
	mul.lo.s32 	%r1066, %r1065, 402653184;
	setp.ne.s32 	%p158, %r1066, %r1061;
	and.pred  	%p159, %p157, %p158;
	selp.s32 	%r1067, -1, 0, %p159;
	add.s32 	%r1068, %r1065, %r1067;
	or.b32  	%r1069, %r1061, 1;
	mad.lo.s32 	%r1070, %r1068, -402653184, %r1069;
	mul.wide.s32 	%rd71, %r1070, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.v4.u32 	{%r1071, %r1072, %r1073, %r1074}, [%rd72+-4];
	or.b32  	%r1075, %r963, 56;
	add.s32 	%r1076, %r1075, %r202;
	mad.lo.s32 	%r1077, %r1076, 12288, %r23;
	mul.hi.s32 	%r1078, %r1077, 715827883;
	shr.u32 	%r1079, %r1078, 31;
	shr.s32 	%r1080, %r1078, 26;
	add.s32 	%r1081, %r1080, %r1079;
	setp.lt.s32 	%p160, %r1077, 0;
	mul.lo.s32 	%r1082, %r1081, 402653184;
	setp.ne.s32 	%p161, %r1082, %r1077;
	and.pred  	%p162, %p160, %p161;
	selp.s32 	%r1083, -1, 0, %p162;
	add.s32 	%r1084, %r1081, %r1083;
	or.b32  	%r1085, %r1077, 1;
	mad.lo.s32 	%r1086, %r1084, -402653184, %r1085;
	mul.wide.s32 	%rd73, %r1086, 4;
	add.s64 	%rd74, %rd2, %rd73;
	ld.global.v4.u32 	{%r1087, %r1088, %r1089, %r1090}, [%rd74+-4];
	or.b32  	%r1091, %r963, 64;
	add.s32 	%r1092, %r1091, %r202;
	mad.lo.s32 	%r1093, %r1092, 12288, %r23;
	mul.hi.s32 	%r1094, %r1093, 715827883;
	shr.u32 	%r1095, %r1094, 31;
	shr.s32 	%r1096, %r1094, 26;
	add.s32 	%r1097, %r1096, %r1095;
	setp.lt.s32 	%p163, %r1093, 0;
	mul.lo.s32 	%r1098, %r1097, 402653184;
	setp.ne.s32 	%p164, %r1098, %r1093;
	and.pred  	%p165, %p163, %p164;
	selp.s32 	%r1099, -1, 0, %p165;
	add.s32 	%r1100, %r1097, %r1099;
	or.b32  	%r1101, %r1093, 1;
	mad.lo.s32 	%r1102, %r1100, -402653184, %r1101;
	mul.wide.s32 	%rd75, %r1102, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.v4.u32 	{%r1103, %r1104, %r1105, %r1106}, [%rd76+-4];
	or.b32  	%r1107, %r963, 72;
	add.s32 	%r1108, %r1107, %r202;
	mad.lo.s32 	%r1109, %r1108, 12288, %r23;
	mul.hi.s32 	%r1110, %r1109, 715827883;
	shr.u32 	%r1111, %r1110, 31;
	shr.s32 	%r1112, %r1110, 26;
	add.s32 	%r1113, %r1112, %r1111;
	setp.lt.s32 	%p166, %r1109, 0;
	mul.lo.s32 	%r1114, %r1113, 402653184;
	setp.ne.s32 	%p167, %r1114, %r1109;
	and.pred  	%p168, %p166, %p167;
	selp.s32 	%r1115, -1, 0, %p168;
	add.s32 	%r1116, %r1113, %r1115;
	or.b32  	%r1117, %r1109, 1;
	mad.lo.s32 	%r1118, %r1116, -402653184, %r1117;
	mul.wide.s32 	%rd77, %r1118, 4;
	add.s64 	%rd78, %rd2, %rd77;
	ld.global.v4.u32 	{%r1119, %r1120, %r1121, %r1122}, [%rd78+-4];
	or.b32  	%r1123, %r963, 80;
	add.s32 	%r1124, %r1123, %r202;
	mad.lo.s32 	%r1125, %r1124, 12288, %r23;
	mul.hi.s32 	%r1126, %r1125, 715827883;
	shr.u32 	%r1127, %r1126, 31;
	shr.s32 	%r1128, %r1126, 26;
	add.s32 	%r1129, %r1128, %r1127;
	setp.lt.s32 	%p169, %r1125, 0;
	mul.lo.s32 	%r1130, %r1129, 402653184;
	setp.ne.s32 	%p170, %r1130, %r1125;
	and.pred  	%p171, %p169, %p170;
	selp.s32 	%r1131, -1, 0, %p171;
	add.s32 	%r1132, %r1129, %r1131;
	or.b32  	%r1133, %r1125, 1;
	mad.lo.s32 	%r1134, %r1132, -402653184, %r1133;
	mul.wide.s32 	%rd79, %r1134, 4;
	add.s64 	%rd80, %rd2, %rd79;
	ld.global.v4.u32 	{%r1135, %r1136, %r1137, %r1138}, [%rd80+-4];
	or.b32  	%r1139, %r963, 88;
	add.s32 	%r1140, %r1139, %r202;
	mad.lo.s32 	%r1141, %r1140, 12288, %r23;
	mul.hi.s32 	%r1142, %r1141, 715827883;
	shr.u32 	%r1143, %r1142, 31;
	shr.s32 	%r1144, %r1142, 26;
	add.s32 	%r1145, %r1144, %r1143;
	setp.lt.s32 	%p172, %r1141, 0;
	mul.lo.s32 	%r1146, %r1145, 402653184;
	setp.ne.s32 	%p173, %r1146, %r1141;
	and.pred  	%p174, %p172, %p173;
	selp.s32 	%r1147, -1, 0, %p174;
	add.s32 	%r1148, %r1145, %r1147;
	or.b32  	%r1149, %r1141, 1;
	mad.lo.s32 	%r1150, %r1148, -402653184, %r1149;
	mul.wide.s32 	%rd81, %r1150, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.v4.u32 	{%r1151, %r1152, %r1153, %r1154}, [%rd82+-4];
	or.b32  	%r1155, %r963, 96;
	add.s32 	%r1156, %r1155, %r202;
	mad.lo.s32 	%r1157, %r1156, 12288, %r23;
	mul.hi.s32 	%r1158, %r1157, 715827883;
	shr.u32 	%r1159, %r1158, 31;
	shr.s32 	%r1160, %r1158, 26;
	add.s32 	%r1161, %r1160, %r1159;
	setp.lt.s32 	%p175, %r1157, 0;
	mul.lo.s32 	%r1162, %r1161, 402653184;
	setp.ne.s32 	%p176, %r1162, %r1157;
	and.pred  	%p177, %p175, %p176;
	selp.s32 	%r1163, -1, 0, %p177;
	add.s32 	%r1164, %r1161, %r1163;
	or.b32  	%r1165, %r1157, 1;
	mad.lo.s32 	%r1166, %r1164, -402653184, %r1165;
	mul.wide.s32 	%rd83, %r1166, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.v4.u32 	{%r1167, %r1168, %r1169, %r1170}, [%rd84+-4];
	or.b32  	%r1171, %r963, 104;
	add.s32 	%r1172, %r1171, %r202;
	mad.lo.s32 	%r1173, %r1172, 12288, %r23;
	mul.hi.s32 	%r1174, %r1173, 715827883;
	shr.u32 	%r1175, %r1174, 31;
	shr.s32 	%r1176, %r1174, 26;
	add.s32 	%r1177, %r1176, %r1175;
	setp.lt.s32 	%p178, %r1173, 0;
	mul.lo.s32 	%r1178, %r1177, 402653184;
	setp.ne.s32 	%p179, %r1178, %r1173;
	and.pred  	%p180, %p178, %p179;
	selp.s32 	%r1179, -1, 0, %p180;
	add.s32 	%r1180, %r1177, %r1179;
	or.b32  	%r1181, %r1173, 1;
	mad.lo.s32 	%r1182, %r1180, -402653184, %r1181;
	mul.wide.s32 	%rd85, %r1182, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.global.v4.u32 	{%r1183, %r1184, %r1185, %r1186}, [%rd86+-4];
	or.b32  	%r1187, %r963, 112;
	add.s32 	%r1188, %r1187, %r202;
	mad.lo.s32 	%r1189, %r1188, 12288, %r23;
	mul.hi.s32 	%r1190, %r1189, 715827883;
	shr.u32 	%r1191, %r1190, 31;
	shr.s32 	%r1192, %r1190, 26;
	add.s32 	%r1193, %r1192, %r1191;
	setp.lt.s32 	%p181, %r1189, 0;
	mul.lo.s32 	%r1194, %r1193, 402653184;
	setp.ne.s32 	%p182, %r1194, %r1189;
	and.pred  	%p183, %p181, %p182;
	selp.s32 	%r1195, -1, 0, %p183;
	add.s32 	%r1196, %r1193, %r1195;
	or.b32  	%r1197, %r1189, 1;
	mad.lo.s32 	%r1198, %r1196, -402653184, %r1197;
	mul.wide.s32 	%rd87, %r1198, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.global.v4.u32 	{%r1199, %r1200, %r1201, %r1202}, [%rd88+-4];
	or.b32  	%r1203, %r963, 120;
	add.s32 	%r1204, %r1203, %r202;
	mad.lo.s32 	%r1205, %r1204, 12288, %r23;
	mul.hi.s32 	%r1206, %r1205, 715827883;
	shr.u32 	%r1207, %r1206, 31;
	shr.s32 	%r1208, %r1206, 26;
	add.s32 	%r1209, %r1208, %r1207;
	setp.lt.s32 	%p184, %r1205, 0;
	mul.lo.s32 	%r1210, %r1209, 402653184;
	setp.ne.s32 	%p185, %r1210, %r1205;
	and.pred  	%p186, %p184, %p185;
	selp.s32 	%r1211, -1, 0, %p186;
	add.s32 	%r1212, %r1209, %r1211;
	or.b32  	%r1213, %r1205, 1;
	mad.lo.s32 	%r1214, %r1212, -402653184, %r1213;
	mul.wide.s32 	%rd89, %r1214, 4;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.v4.u32 	{%r1215, %r1216, %r1217, %r1218}, [%rd90+-4];
	or.b32  	%r1219, %r963, 128;
	add.s32 	%r1220, %r1219, %r202;
	mad.lo.s32 	%r1221, %r1220, 12288, %r23;
	mul.hi.s32 	%r1222, %r1221, 715827883;
	shr.u32 	%r1223, %r1222, 31;
	shr.s32 	%r1224, %r1222, 26;
	add.s32 	%r1225, %r1224, %r1223;
	setp.lt.s32 	%p187, %r1221, 0;
	mul.lo.s32 	%r1226, %r1225, 402653184;
	setp.ne.s32 	%p188, %r1226, %r1221;
	and.pred  	%p189, %p187, %p188;
	selp.s32 	%r1227, -1, 0, %p189;
	add.s32 	%r1228, %r1225, %r1227;
	or.b32  	%r1229, %r1221, 1;
	mad.lo.s32 	%r1230, %r1228, -402653184, %r1229;
	mul.wide.s32 	%rd91, %r1230, 4;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.v4.u32 	{%r1231, %r1232, %r1233, %r1234}, [%rd92+-4];
	or.b32  	%r1235, %r963, 136;
	add.s32 	%r1236, %r1235, %r202;
	mad.lo.s32 	%r1237, %r1236, 12288, %r23;
	mul.hi.s32 	%r1238, %r1237, 715827883;
	shr.u32 	%r1239, %r1238, 31;
	shr.s32 	%r1240, %r1238, 26;
	add.s32 	%r1241, %r1240, %r1239;
	setp.lt.s32 	%p190, %r1237, 0;
	mul.lo.s32 	%r1242, %r1241, 402653184;
	setp.ne.s32 	%p191, %r1242, %r1237;
	and.pred  	%p192, %p190, %p191;
	selp.s32 	%r1243, -1, 0, %p192;
	add.s32 	%r1244, %r1241, %r1243;
	or.b32  	%r1245, %r1237, 1;
	mad.lo.s32 	%r1246, %r1244, -402653184, %r1245;
	mul.wide.s32 	%rd93, %r1246, 4;
	add.s64 	%rd94, %rd2, %rd93;
	ld.global.v4.u32 	{%r1247, %r1248, %r1249, %r1250}, [%rd94+-4];
	or.b32  	%r1251, %r963, 144;
	add.s32 	%r1252, %r1251, %r202;
	mad.lo.s32 	%r1253, %r1252, 12288, %r23;
	mul.hi.s32 	%r1254, %r1253, 715827883;
	shr.u32 	%r1255, %r1254, 31;
	shr.s32 	%r1256, %r1254, 26;
	add.s32 	%r1257, %r1256, %r1255;
	setp.lt.s32 	%p193, %r1253, 0;
	mul.lo.s32 	%r1258, %r1257, 402653184;
	setp.ne.s32 	%p194, %r1258, %r1253;
	and.pred  	%p195, %p193, %p194;
	selp.s32 	%r1259, -1, 0, %p195;
	add.s32 	%r1260, %r1257, %r1259;
	or.b32  	%r1261, %r1253, 1;
	mad.lo.s32 	%r1262, %r1260, -402653184, %r1261;
	mul.wide.s32 	%rd95, %r1262, 4;
	add.s64 	%rd96, %rd2, %rd95;
	ld.global.v4.u32 	{%r1263, %r1264, %r1265, %r1266}, [%rd96+-4];
	or.b32  	%r1267, %r963, 152;
	add.s32 	%r1268, %r1267, %r202;
	mad.lo.s32 	%r1269, %r1268, 12288, %r23;
	mul.hi.s32 	%r1270, %r1269, 715827883;
	shr.u32 	%r1271, %r1270, 31;
	shr.s32 	%r1272, %r1270, 26;
	add.s32 	%r1273, %r1272, %r1271;
	setp.lt.s32 	%p196, %r1269, 0;
	mul.lo.s32 	%r1274, %r1273, 402653184;
	setp.ne.s32 	%p197, %r1274, %r1269;
	and.pred  	%p198, %p196, %p197;
	selp.s32 	%r1275, -1, 0, %p198;
	add.s32 	%r1276, %r1273, %r1275;
	or.b32  	%r1277, %r1269, 1;
	mad.lo.s32 	%r1278, %r1276, -402653184, %r1277;
	mul.wide.s32 	%rd97, %r1278, 4;
	add.s64 	%rd98, %rd2, %rd97;
	ld.global.v4.u32 	{%r1279, %r1280, %r1281, %r1282}, [%rd98+-4];
	or.b32  	%r1283, %r963, 160;
	add.s32 	%r1284, %r1283, %r202;
	mad.lo.s32 	%r1285, %r1284, 12288, %r23;
	mul.hi.s32 	%r1286, %r1285, 715827883;
	shr.u32 	%r1287, %r1286, 31;
	shr.s32 	%r1288, %r1286, 26;
	add.s32 	%r1289, %r1288, %r1287;
	setp.lt.s32 	%p199, %r1285, 0;
	mul.lo.s32 	%r1290, %r1289, 402653184;
	setp.ne.s32 	%p200, %r1290, %r1285;
	and.pred  	%p201, %p199, %p200;
	selp.s32 	%r1291, -1, 0, %p201;
	add.s32 	%r1292, %r1289, %r1291;
	or.b32  	%r1293, %r1285, 1;
	mad.lo.s32 	%r1294, %r1292, -402653184, %r1293;
	mul.wide.s32 	%rd99, %r1294, 4;
	add.s64 	%rd100, %rd2, %rd99;
	ld.global.v4.u32 	{%r1295, %r1296, %r1297, %r1298}, [%rd100+-4];
	or.b32  	%r1299, %r963, 168;
	add.s32 	%r1300, %r1299, %r202;
	mad.lo.s32 	%r1301, %r1300, 12288, %r23;
	mul.hi.s32 	%r1302, %r1301, 715827883;
	shr.u32 	%r1303, %r1302, 31;
	shr.s32 	%r1304, %r1302, 26;
	add.s32 	%r1305, %r1304, %r1303;
	setp.lt.s32 	%p202, %r1301, 0;
	mul.lo.s32 	%r1306, %r1305, 402653184;
	setp.ne.s32 	%p203, %r1306, %r1301;
	and.pred  	%p204, %p202, %p203;
	selp.s32 	%r1307, -1, 0, %p204;
	add.s32 	%r1308, %r1305, %r1307;
	or.b32  	%r1309, %r1301, 1;
	mad.lo.s32 	%r1310, %r1308, -402653184, %r1309;
	mul.wide.s32 	%rd101, %r1310, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.v4.u32 	{%r1311, %r1312, %r1313, %r1314}, [%rd102+-4];
	or.b32  	%r1315, %r963, 176;
	add.s32 	%r1316, %r1315, %r202;
	mad.lo.s32 	%r1317, %r1316, 12288, %r23;
	mul.hi.s32 	%r1318, %r1317, 715827883;
	shr.u32 	%r1319, %r1318, 31;
	shr.s32 	%r1320, %r1318, 26;
	add.s32 	%r1321, %r1320, %r1319;
	setp.lt.s32 	%p205, %r1317, 0;
	mul.lo.s32 	%r1322, %r1321, 402653184;
	setp.ne.s32 	%p206, %r1322, %r1317;
	and.pred  	%p207, %p205, %p206;
	selp.s32 	%r1323, -1, 0, %p207;
	add.s32 	%r1324, %r1321, %r1323;
	or.b32  	%r1325, %r1317, 1;
	mad.lo.s32 	%r1326, %r1324, -402653184, %r1325;
	mul.wide.s32 	%rd103, %r1326, 4;
	add.s64 	%rd104, %rd2, %rd103;
	ld.global.v4.u32 	{%r1327, %r1328, %r1329, %r1330}, [%rd104+-4];
	or.b32  	%r1331, %r963, 184;
	add.s32 	%r1332, %r1331, %r202;
	mad.lo.s32 	%r1333, %r1332, 12288, %r23;
	mul.hi.s32 	%r1334, %r1333, 715827883;
	shr.u32 	%r1335, %r1334, 31;
	shr.s32 	%r1336, %r1334, 26;
	add.s32 	%r1337, %r1336, %r1335;
	setp.lt.s32 	%p208, %r1333, 0;
	mul.lo.s32 	%r1338, %r1337, 402653184;
	setp.ne.s32 	%p209, %r1338, %r1333;
	and.pred  	%p210, %p208, %p209;
	selp.s32 	%r1339, -1, 0, %p210;
	add.s32 	%r1340, %r1337, %r1339;
	or.b32  	%r1341, %r1333, 1;
	mad.lo.s32 	%r1342, %r1340, -402653184, %r1341;
	mul.wide.s32 	%rd105, %r1342, 4;
	add.s64 	%rd106, %rd2, %rd105;
	ld.global.v4.u32 	{%r1343, %r1344, %r1345, %r1346}, [%rd106+-4];
	or.b32  	%r1347, %r963, 192;
	add.s32 	%r1348, %r1347, %r202;
	mad.lo.s32 	%r1349, %r1348, 12288, %r23;
	mul.hi.s32 	%r1350, %r1349, 715827883;
	shr.u32 	%r1351, %r1350, 31;
	shr.s32 	%r1352, %r1350, 26;
	add.s32 	%r1353, %r1352, %r1351;
	setp.lt.s32 	%p211, %r1349, 0;
	mul.lo.s32 	%r1354, %r1353, 402653184;
	setp.ne.s32 	%p212, %r1354, %r1349;
	and.pred  	%p213, %p211, %p212;
	selp.s32 	%r1355, -1, 0, %p213;
	add.s32 	%r1356, %r1353, %r1355;
	or.b32  	%r1357, %r1349, 1;
	mad.lo.s32 	%r1358, %r1356, -402653184, %r1357;
	mul.wide.s32 	%rd107, %r1358, 4;
	add.s64 	%rd108, %rd2, %rd107;
	ld.global.v4.u32 	{%r1359, %r1360, %r1361, %r1362}, [%rd108+-4];
	or.b32  	%r1363, %r963, 200;
	add.s32 	%r1364, %r1363, %r202;
	mad.lo.s32 	%r1365, %r1364, 12288, %r23;
	mul.hi.s32 	%r1366, %r1365, 715827883;
	shr.u32 	%r1367, %r1366, 31;
	shr.s32 	%r1368, %r1366, 26;
	add.s32 	%r1369, %r1368, %r1367;
	setp.lt.s32 	%p214, %r1365, 0;
	mul.lo.s32 	%r1370, %r1369, 402653184;
	setp.ne.s32 	%p215, %r1370, %r1365;
	and.pred  	%p216, %p214, %p215;
	selp.s32 	%r1371, -1, 0, %p216;
	add.s32 	%r1372, %r1369, %r1371;
	or.b32  	%r1373, %r1365, 1;
	mad.lo.s32 	%r1374, %r1372, -402653184, %r1373;
	mul.wide.s32 	%rd109, %r1374, 4;
	add.s64 	%rd110, %rd2, %rd109;
	ld.global.v4.u32 	{%r1375, %r1376, %r1377, %r1378}, [%rd110+-4];
	or.b32  	%r1379, %r963, 208;
	add.s32 	%r1380, %r1379, %r202;
	mad.lo.s32 	%r1381, %r1380, 12288, %r23;
	mul.hi.s32 	%r1382, %r1381, 715827883;
	shr.u32 	%r1383, %r1382, 31;
	shr.s32 	%r1384, %r1382, 26;
	add.s32 	%r1385, %r1384, %r1383;
	setp.lt.s32 	%p217, %r1381, 0;
	mul.lo.s32 	%r1386, %r1385, 402653184;
	setp.ne.s32 	%p218, %r1386, %r1381;
	and.pred  	%p219, %p217, %p218;
	selp.s32 	%r1387, -1, 0, %p219;
	add.s32 	%r1388, %r1385, %r1387;
	or.b32  	%r1389, %r1381, 1;
	mad.lo.s32 	%r1390, %r1388, -402653184, %r1389;
	mul.wide.s32 	%rd111, %r1390, 4;
	add.s64 	%rd112, %rd2, %rd111;
	ld.global.v4.u32 	{%r1391, %r1392, %r1393, %r1394}, [%rd112+-4];
	or.b32  	%r1395, %r963, 216;
	add.s32 	%r1396, %r1395, %r202;
	mad.lo.s32 	%r1397, %r1396, 12288, %r23;
	mul.hi.s32 	%r1398, %r1397, 715827883;
	shr.u32 	%r1399, %r1398, 31;
	shr.s32 	%r1400, %r1398, 26;
	add.s32 	%r1401, %r1400, %r1399;
	setp.lt.s32 	%p220, %r1397, 0;
	mul.lo.s32 	%r1402, %r1401, 402653184;
	setp.ne.s32 	%p221, %r1402, %r1397;
	and.pred  	%p222, %p220, %p221;
	selp.s32 	%r1403, -1, 0, %p222;
	add.s32 	%r1404, %r1401, %r1403;
	or.b32  	%r1405, %r1397, 1;
	mad.lo.s32 	%r1406, %r1404, -402653184, %r1405;
	mul.wide.s32 	%rd113, %r1406, 4;
	add.s64 	%rd114, %rd2, %rd113;
	ld.global.v4.u32 	{%r1407, %r1408, %r1409, %r1410}, [%rd114+-4];
	or.b32  	%r1411, %r963, 224;
	add.s32 	%r1412, %r1411, %r202;
	mad.lo.s32 	%r1413, %r1412, 12288, %r23;
	mul.hi.s32 	%r1414, %r1413, 715827883;
	shr.u32 	%r1415, %r1414, 31;
	shr.s32 	%r1416, %r1414, 26;
	add.s32 	%r1417, %r1416, %r1415;
	setp.lt.s32 	%p223, %r1413, 0;
	mul.lo.s32 	%r1418, %r1417, 402653184;
	setp.ne.s32 	%p224, %r1418, %r1413;
	and.pred  	%p225, %p223, %p224;
	selp.s32 	%r1419, -1, 0, %p225;
	add.s32 	%r1420, %r1417, %r1419;
	or.b32  	%r1421, %r1413, 1;
	mad.lo.s32 	%r1422, %r1420, -402653184, %r1421;
	mul.wide.s32 	%rd115, %r1422, 4;
	add.s64 	%rd116, %rd2, %rd115;
	ld.global.v4.u32 	{%r1423, %r1424, %r1425, %r1426}, [%rd116+-4];
	or.b32  	%r1427, %r963, 232;
	add.s32 	%r1428, %r1427, %r202;
	mad.lo.s32 	%r1429, %r1428, 12288, %r23;
	mul.hi.s32 	%r1430, %r1429, 715827883;
	shr.u32 	%r1431, %r1430, 31;
	shr.s32 	%r1432, %r1430, 26;
	add.s32 	%r1433, %r1432, %r1431;
	setp.lt.s32 	%p226, %r1429, 0;
	mul.lo.s32 	%r1434, %r1433, 402653184;
	setp.ne.s32 	%p227, %r1434, %r1429;
	and.pred  	%p228, %p226, %p227;
	selp.s32 	%r1435, -1, 0, %p228;
	add.s32 	%r1436, %r1433, %r1435;
	or.b32  	%r1437, %r1429, 1;
	mad.lo.s32 	%r1438, %r1436, -402653184, %r1437;
	mul.wide.s32 	%rd117, %r1438, 4;
	add.s64 	%rd118, %rd2, %rd117;
	ld.global.v4.u32 	{%r1439, %r1440, %r1441, %r1442}, [%rd118+-4];
	or.b32  	%r1443, %r963, 240;
	add.s32 	%r1444, %r1443, %r202;
	mad.lo.s32 	%r1445, %r1444, 12288, %r23;
	mul.hi.s32 	%r1446, %r1445, 715827883;
	shr.u32 	%r1447, %r1446, 31;
	shr.s32 	%r1448, %r1446, 26;
	add.s32 	%r1449, %r1448, %r1447;
	setp.lt.s32 	%p229, %r1445, 0;
	mul.lo.s32 	%r1450, %r1449, 402653184;
	setp.ne.s32 	%p230, %r1450, %r1445;
	and.pred  	%p231, %p229, %p230;
	selp.s32 	%r1451, -1, 0, %p231;
	add.s32 	%r1452, %r1449, %r1451;
	or.b32  	%r1453, %r1445, 1;
	mad.lo.s32 	%r1454, %r1452, -402653184, %r1453;
	mul.wide.s32 	%rd119, %r1454, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.v4.u32 	{%r1455, %r1456, %r1457, %r1458}, [%rd120+-4];
	or.b32  	%r1459, %r963, 248;
	add.s32 	%r1460, %r1459, %r202;
	mad.lo.s32 	%r1461, %r1460, 12288, %r23;
	mul.hi.s32 	%r1462, %r1461, 715827883;
	shr.u32 	%r1463, %r1462, 31;
	shr.s32 	%r1464, %r1462, 26;
	add.s32 	%r1465, %r1464, %r1463;
	setp.lt.s32 	%p232, %r1461, 0;
	mul.lo.s32 	%r1466, %r1465, 402653184;
	setp.ne.s32 	%p233, %r1466, %r1461;
	and.pred  	%p234, %p232, %p233;
	selp.s32 	%r1467, -1, 0, %p234;
	add.s32 	%r1468, %r1465, %r1467;
	or.b32  	%r1469, %r1461, 1;
	mad.lo.s32 	%r1470, %r1468, -402653184, %r1469;
	mul.wide.s32 	%rd121, %r1470, 4;
	add.s64 	%rd122, %rd2, %rd121;
	ld.global.v4.u32 	{%r1471, %r1472, %r1473, %r1474}, [%rd122+-4];
	selp.b32 	%r1475, %r977, %r975, %p138;
	shfl.sync.bfly.b32	%r1476, %r1475, 8, 31, -1;
	selp.b32 	%r451, %r975, %r1476, %p138;
	selp.b32 	%r452, %r1476, %r977, %p138;
	selp.b32 	%r1477, %r978, %r976, %p138;
	shfl.sync.bfly.b32	%r1478, %r1477, 8, 31, -1;
	selp.b32 	%r459, %r976, %r1478, %p138;
	selp.b32 	%r460, %r1478, %r978, %p138;
	selp.b32 	%r1479, %r993, %r991, %p138;
	shfl.sync.bfly.b32	%r1480, %r1479, 8, 31, -1;
	selp.b32 	%r467, %r991, %r1480, %p138;
	selp.b32 	%r468, %r1480, %r993, %p138;
	selp.b32 	%r1481, %r994, %r992, %p138;
	shfl.sync.bfly.b32	%r1482, %r1481, 8, 31, -1;
	selp.b32 	%r475, %r992, %r1482, %p138;
	selp.b32 	%r476, %r1482, %r994, %p138;
	selp.b32 	%r1483, %r1009, %r1007, %p138;
	shfl.sync.bfly.b32	%r1484, %r1483, 8, 31, -1;
	selp.b32 	%r483, %r1007, %r1484, %p138;
	selp.b32 	%r484, %r1484, %r1009, %p138;
	selp.b32 	%r1485, %r1010, %r1008, %p138;
	shfl.sync.bfly.b32	%r1486, %r1485, 8, 31, -1;
	selp.b32 	%r491, %r1008, %r1486, %p138;
	selp.b32 	%r492, %r1486, %r1010, %p138;
	selp.b32 	%r1487, %r1025, %r1023, %p138;
	shfl.sync.bfly.b32	%r1488, %r1487, 8, 31, -1;
	selp.b32 	%r499, %r1023, %r1488, %p138;
	selp.b32 	%r500, %r1488, %r1025, %p138;
	selp.b32 	%r1489, %r1026, %r1024, %p138;
	shfl.sync.bfly.b32	%r1490, %r1489, 8, 31, -1;
	selp.b32 	%r507, %r1024, %r1490, %p138;
	selp.b32 	%r508, %r1490, %r1026, %p138;
	selp.b32 	%r1491, %r1041, %r1039, %p138;
	shfl.sync.bfly.b32	%r1492, %r1491, 8, 31, -1;
	selp.b32 	%r515, %r1039, %r1492, %p138;
	selp.b32 	%r516, %r1492, %r1041, %p138;
	selp.b32 	%r1493, %r1042, %r1040, %p138;
	shfl.sync.bfly.b32	%r1494, %r1493, 8, 31, -1;
	selp.b32 	%r523, %r1040, %r1494, %p138;
	selp.b32 	%r524, %r1494, %r1042, %p138;
	selp.b32 	%r1495, %r1057, %r1055, %p138;
	shfl.sync.bfly.b32	%r1496, %r1495, 8, 31, -1;
	selp.b32 	%r531, %r1055, %r1496, %p138;
	selp.b32 	%r532, %r1496, %r1057, %p138;
	selp.b32 	%r1497, %r1058, %r1056, %p138;
	shfl.sync.bfly.b32	%r1498, %r1497, 8, 31, -1;
	selp.b32 	%r539, %r1056, %r1498, %p138;
	selp.b32 	%r540, %r1498, %r1058, %p138;
	selp.b32 	%r1499, %r1073, %r1071, %p138;
	shfl.sync.bfly.b32	%r1500, %r1499, 8, 31, -1;
	selp.b32 	%r547, %r1071, %r1500, %p138;
	selp.b32 	%r548, %r1500, %r1073, %p138;
	selp.b32 	%r1501, %r1074, %r1072, %p138;
	shfl.sync.bfly.b32	%r1502, %r1501, 8, 31, -1;
	selp.b32 	%r555, %r1072, %r1502, %p138;
	selp.b32 	%r556, %r1502, %r1074, %p138;
	selp.b32 	%r1503, %r1089, %r1087, %p138;
	shfl.sync.bfly.b32	%r1504, %r1503, 8, 31, -1;
	selp.b32 	%r563, %r1087, %r1504, %p138;
	selp.b32 	%r564, %r1504, %r1089, %p138;
	selp.b32 	%r1505, %r1090, %r1088, %p138;
	shfl.sync.bfly.b32	%r1506, %r1505, 8, 31, -1;
	selp.b32 	%r571, %r1088, %r1506, %p138;
	selp.b32 	%r572, %r1506, %r1090, %p138;
	selp.b32 	%r1507, %r1105, %r1103, %p138;
	shfl.sync.bfly.b32	%r1508, %r1507, 8, 31, -1;
	selp.b32 	%r579, %r1103, %r1508, %p138;
	selp.b32 	%r580, %r1508, %r1105, %p138;
	selp.b32 	%r1509, %r1106, %r1104, %p138;
	shfl.sync.bfly.b32	%r1510, %r1509, 8, 31, -1;
	selp.b32 	%r587, %r1104, %r1510, %p138;
	selp.b32 	%r588, %r1510, %r1106, %p138;
	selp.b32 	%r1511, %r1121, %r1119, %p138;
	shfl.sync.bfly.b32	%r1512, %r1511, 8, 31, -1;
	selp.b32 	%r595, %r1119, %r1512, %p138;
	selp.b32 	%r596, %r1512, %r1121, %p138;
	selp.b32 	%r1513, %r1122, %r1120, %p138;
	shfl.sync.bfly.b32	%r1514, %r1513, 8, 31, -1;
	selp.b32 	%r603, %r1120, %r1514, %p138;
	selp.b32 	%r604, %r1514, %r1122, %p138;
	selp.b32 	%r1515, %r1137, %r1135, %p138;
	shfl.sync.bfly.b32	%r1516, %r1515, 8, 31, -1;
	selp.b32 	%r611, %r1135, %r1516, %p138;
	selp.b32 	%r612, %r1516, %r1137, %p138;
	selp.b32 	%r1517, %r1138, %r1136, %p138;
	shfl.sync.bfly.b32	%r1518, %r1517, 8, 31, -1;
	selp.b32 	%r619, %r1136, %r1518, %p138;
	selp.b32 	%r620, %r1518, %r1138, %p138;
	selp.b32 	%r1519, %r1153, %r1151, %p138;
	shfl.sync.bfly.b32	%r1520, %r1519, 8, 31, -1;
	selp.b32 	%r627, %r1151, %r1520, %p138;
	selp.b32 	%r628, %r1520, %r1153, %p138;
	selp.b32 	%r1521, %r1154, %r1152, %p138;
	shfl.sync.bfly.b32	%r1522, %r1521, 8, 31, -1;
	selp.b32 	%r635, %r1152, %r1522, %p138;
	selp.b32 	%r636, %r1522, %r1154, %p138;
	selp.b32 	%r1523, %r1169, %r1167, %p138;
	shfl.sync.bfly.b32	%r1524, %r1523, 8, 31, -1;
	selp.b32 	%r643, %r1167, %r1524, %p138;
	selp.b32 	%r644, %r1524, %r1169, %p138;
	selp.b32 	%r1525, %r1170, %r1168, %p138;
	shfl.sync.bfly.b32	%r1526, %r1525, 8, 31, -1;
	selp.b32 	%r651, %r1168, %r1526, %p138;
	selp.b32 	%r652, %r1526, %r1170, %p138;
	selp.b32 	%r1527, %r1185, %r1183, %p138;
	shfl.sync.bfly.b32	%r1528, %r1527, 8, 31, -1;
	selp.b32 	%r659, %r1183, %r1528, %p138;
	selp.b32 	%r660, %r1528, %r1185, %p138;
	selp.b32 	%r1529, %r1186, %r1184, %p138;
	shfl.sync.bfly.b32	%r1530, %r1529, 8, 31, -1;
	selp.b32 	%r667, %r1184, %r1530, %p138;
	selp.b32 	%r668, %r1530, %r1186, %p138;
	selp.b32 	%r1531, %r1201, %r1199, %p138;
	shfl.sync.bfly.b32	%r1532, %r1531, 8, 31, -1;
	selp.b32 	%r675, %r1199, %r1532, %p138;
	selp.b32 	%r676, %r1532, %r1201, %p138;
	selp.b32 	%r1533, %r1202, %r1200, %p138;
	shfl.sync.bfly.b32	%r1534, %r1533, 8, 31, -1;
	selp.b32 	%r683, %r1200, %r1534, %p138;
	selp.b32 	%r684, %r1534, %r1202, %p138;
	selp.b32 	%r1535, %r1217, %r1215, %p138;
	shfl.sync.bfly.b32	%r1536, %r1535, 8, 31, -1;
	selp.b32 	%r691, %r1215, %r1536, %p138;
	selp.b32 	%r692, %r1536, %r1217, %p138;
	selp.b32 	%r1537, %r1218, %r1216, %p138;
	shfl.sync.bfly.b32	%r1538, %r1537, 8, 31, -1;
	selp.b32 	%r699, %r1216, %r1538, %p138;
	selp.b32 	%r700, %r1538, %r1218, %p138;
	selp.b32 	%r1539, %r1233, %r1231, %p138;
	shfl.sync.bfly.b32	%r1540, %r1539, 8, 31, -1;
	selp.b32 	%r707, %r1231, %r1540, %p138;
	selp.b32 	%r708, %r1540, %r1233, %p138;
	selp.b32 	%r1541, %r1234, %r1232, %p138;
	shfl.sync.bfly.b32	%r1542, %r1541, 8, 31, -1;
	selp.b32 	%r715, %r1232, %r1542, %p138;
	selp.b32 	%r716, %r1542, %r1234, %p138;
	selp.b32 	%r1543, %r1249, %r1247, %p138;
	shfl.sync.bfly.b32	%r1544, %r1543, 8, 31, -1;
	selp.b32 	%r723, %r1247, %r1544, %p138;
	selp.b32 	%r724, %r1544, %r1249, %p138;
	selp.b32 	%r1545, %r1250, %r1248, %p138;
	shfl.sync.bfly.b32	%r1546, %r1545, 8, 31, -1;
	selp.b32 	%r731, %r1248, %r1546, %p138;
	selp.b32 	%r732, %r1546, %r1250, %p138;
	selp.b32 	%r1547, %r1265, %r1263, %p138;
	shfl.sync.bfly.b32	%r1548, %r1547, 8, 31, -1;
	selp.b32 	%r739, %r1263, %r1548, %p138;
	selp.b32 	%r740, %r1548, %r1265, %p138;
	selp.b32 	%r1549, %r1266, %r1264, %p138;
	shfl.sync.bfly.b32	%r1550, %r1549, 8, 31, -1;
	selp.b32 	%r747, %r1264, %r1550, %p138;
	selp.b32 	%r748, %r1550, %r1266, %p138;
	selp.b32 	%r1551, %r1281, %r1279, %p138;
	shfl.sync.bfly.b32	%r1552, %r1551, 8, 31, -1;
	selp.b32 	%r755, %r1279, %r1552, %p138;
	selp.b32 	%r756, %r1552, %r1281, %p138;
	selp.b32 	%r1553, %r1282, %r1280, %p138;
	shfl.sync.bfly.b32	%r1554, %r1553, 8, 31, -1;
	selp.b32 	%r763, %r1280, %r1554, %p138;
	selp.b32 	%r764, %r1554, %r1282, %p138;
	selp.b32 	%r1555, %r1297, %r1295, %p138;
	shfl.sync.bfly.b32	%r1556, %r1555, 8, 31, -1;
	selp.b32 	%r771, %r1295, %r1556, %p138;
	selp.b32 	%r772, %r1556, %r1297, %p138;
	selp.b32 	%r1557, %r1298, %r1296, %p138;
	shfl.sync.bfly.b32	%r1558, %r1557, 8, 31, -1;
	selp.b32 	%r779, %r1296, %r1558, %p138;
	selp.b32 	%r780, %r1558, %r1298, %p138;
	selp.b32 	%r1559, %r1313, %r1311, %p138;
	shfl.sync.bfly.b32	%r1560, %r1559, 8, 31, -1;
	selp.b32 	%r787, %r1311, %r1560, %p138;
	selp.b32 	%r788, %r1560, %r1313, %p138;
	selp.b32 	%r1561, %r1314, %r1312, %p138;
	shfl.sync.bfly.b32	%r1562, %r1561, 8, 31, -1;
	selp.b32 	%r795, %r1312, %r1562, %p138;
	selp.b32 	%r796, %r1562, %r1314, %p138;
	selp.b32 	%r1563, %r1329, %r1327, %p138;
	shfl.sync.bfly.b32	%r1564, %r1563, 8, 31, -1;
	selp.b32 	%r803, %r1327, %r1564, %p138;
	selp.b32 	%r804, %r1564, %r1329, %p138;
	selp.b32 	%r1565, %r1330, %r1328, %p138;
	shfl.sync.bfly.b32	%r1566, %r1565, 8, 31, -1;
	selp.b32 	%r811, %r1328, %r1566, %p138;
	selp.b32 	%r812, %r1566, %r1330, %p138;
	selp.b32 	%r1567, %r1345, %r1343, %p138;
	shfl.sync.bfly.b32	%r1568, %r1567, 8, 31, -1;
	selp.b32 	%r819, %r1343, %r1568, %p138;
	selp.b32 	%r820, %r1568, %r1345, %p138;
	selp.b32 	%r1569, %r1346, %r1344, %p138;
	shfl.sync.bfly.b32	%r1570, %r1569, 8, 31, -1;
	selp.b32 	%r827, %r1344, %r1570, %p138;
	selp.b32 	%r828, %r1570, %r1346, %p138;
	selp.b32 	%r1571, %r1361, %r1359, %p138;
	shfl.sync.bfly.b32	%r1572, %r1571, 8, 31, -1;
	selp.b32 	%r835, %r1359, %r1572, %p138;
	selp.b32 	%r836, %r1572, %r1361, %p138;
	selp.b32 	%r1573, %r1362, %r1360, %p138;
	shfl.sync.bfly.b32	%r1574, %r1573, 8, 31, -1;
	selp.b32 	%r843, %r1360, %r1574, %p138;
	selp.b32 	%r844, %r1574, %r1362, %p138;
	selp.b32 	%r1575, %r1377, %r1375, %p138;
	shfl.sync.bfly.b32	%r1576, %r1575, 8, 31, -1;
	selp.b32 	%r851, %r1375, %r1576, %p138;
	selp.b32 	%r852, %r1576, %r1377, %p138;
	selp.b32 	%r1577, %r1378, %r1376, %p138;
	shfl.sync.bfly.b32	%r1578, %r1577, 8, 31, -1;
	selp.b32 	%r859, %r1376, %r1578, %p138;
	selp.b32 	%r860, %r1578, %r1378, %p138;
	selp.b32 	%r1579, %r1393, %r1391, %p138;
	shfl.sync.bfly.b32	%r1580, %r1579, 8, 31, -1;
	selp.b32 	%r867, %r1391, %r1580, %p138;
	selp.b32 	%r868, %r1580, %r1393, %p138;
	selp.b32 	%r1581, %r1394, %r1392, %p138;
	shfl.sync.bfly.b32	%r1582, %r1581, 8, 31, -1;
	selp.b32 	%r875, %r1392, %r1582, %p138;
	selp.b32 	%r876, %r1582, %r1394, %p138;
	selp.b32 	%r1583, %r1409, %r1407, %p138;
	shfl.sync.bfly.b32	%r1584, %r1583, 8, 31, -1;
	selp.b32 	%r883, %r1407, %r1584, %p138;
	selp.b32 	%r884, %r1584, %r1409, %p138;
	selp.b32 	%r1585, %r1410, %r1408, %p138;
	shfl.sync.bfly.b32	%r1586, %r1585, 8, 31, -1;
	selp.b32 	%r891, %r1408, %r1586, %p138;
	selp.b32 	%r892, %r1586, %r1410, %p138;
	selp.b32 	%r1587, %r1425, %r1423, %p138;
	shfl.sync.bfly.b32	%r1588, %r1587, 8, 31, -1;
	selp.b32 	%r899, %r1423, %r1588, %p138;
	selp.b32 	%r900, %r1588, %r1425, %p138;
	selp.b32 	%r1589, %r1426, %r1424, %p138;
	shfl.sync.bfly.b32	%r1590, %r1589, 8, 31, -1;
	selp.b32 	%r907, %r1424, %r1590, %p138;
	selp.b32 	%r908, %r1590, %r1426, %p138;
	selp.b32 	%r1591, %r1441, %r1439, %p138;
	shfl.sync.bfly.b32	%r1592, %r1591, 8, 31, -1;
	selp.b32 	%r915, %r1439, %r1592, %p138;
	selp.b32 	%r916, %r1592, %r1441, %p138;
	selp.b32 	%r1593, %r1442, %r1440, %p138;
	shfl.sync.bfly.b32	%r1594, %r1593, 8, 31, -1;
	selp.b32 	%r923, %r1440, %r1594, %p138;
	selp.b32 	%r924, %r1594, %r1442, %p138;
	selp.b32 	%r1595, %r1457, %r1455, %p138;
	shfl.sync.bfly.b32	%r1596, %r1595, 8, 31, -1;
	selp.b32 	%r931, %r1455, %r1596, %p138;
	selp.b32 	%r932, %r1596, %r1457, %p138;
	selp.b32 	%r1597, %r1458, %r1456, %p138;
	shfl.sync.bfly.b32	%r1598, %r1597, 8, 31, -1;
	selp.b32 	%r939, %r1456, %r1598, %p138;
	selp.b32 	%r940, %r1598, %r1458, %p138;
	selp.b32 	%r1599, %r1473, %r1471, %p138;
	shfl.sync.bfly.b32	%r1600, %r1599, 8, 31, -1;
	selp.b32 	%r947, %r1471, %r1600, %p138;
	selp.b32 	%r948, %r1600, %r1473, %p138;
	selp.b32 	%r1601, %r1474, %r1472, %p138;
	shfl.sync.bfly.b32	%r1602, %r1601, 8, 31, -1;
	selp.b32 	%r955, %r1472, %r1602, %p138;
	selp.b32 	%r956, %r1602, %r1474, %p138;
	mov.u32 	%r957, 21520;
	// begin inline asm
	prmt.b32 %r450, %r451, %r452, %r957;
	// end inline asm
	mov.u32 	%r961, 30258;
	// begin inline asm
	prmt.b32 %r454, %r451, %r452, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r458, %r459, %r460, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r462, %r459, %r460, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r466, %r467, %r468, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r470, %r467, %r468, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r474, %r475, %r476, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r478, %r475, %r476, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r482, %r483, %r484, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r486, %r483, %r484, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r490, %r491, %r492, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r494, %r491, %r492, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r498, %r499, %r500, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r502, %r499, %r500, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r506, %r507, %r508, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r510, %r507, %r508, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r514, %r515, %r516, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r518, %r515, %r516, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r522, %r523, %r524, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r526, %r523, %r524, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r530, %r531, %r532, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r534, %r531, %r532, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r538, %r539, %r540, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r542, %r539, %r540, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r546, %r547, %r548, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r550, %r547, %r548, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r554, %r555, %r556, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r558, %r555, %r556, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r562, %r563, %r564, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r566, %r563, %r564, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r570, %r571, %r572, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r574, %r571, %r572, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r578, %r579, %r580, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r582, %r579, %r580, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r586, %r587, %r588, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r590, %r587, %r588, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r594, %r595, %r596, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r598, %r595, %r596, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r602, %r603, %r604, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r606, %r603, %r604, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r610, %r611, %r612, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r614, %r611, %r612, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r618, %r619, %r620, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r622, %r619, %r620, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r626, %r627, %r628, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r630, %r627, %r628, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r634, %r635, %r636, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r638, %r635, %r636, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r642, %r643, %r644, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r646, %r643, %r644, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r650, %r651, %r652, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r654, %r651, %r652, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r658, %r659, %r660, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r662, %r659, %r660, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r666, %r667, %r668, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r670, %r667, %r668, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r675, %r676, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r678, %r675, %r676, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r682, %r683, %r684, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r686, %r683, %r684, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r690, %r691, %r692, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r694, %r691, %r692, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r698, %r699, %r700, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r702, %r699, %r700, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r706, %r707, %r708, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r710, %r707, %r708, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r714, %r715, %r716, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r718, %r715, %r716, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r722, %r723, %r724, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r726, %r723, %r724, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r730, %r731, %r732, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r734, %r731, %r732, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r738, %r739, %r740, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r742, %r739, %r740, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r746, %r747, %r748, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r750, %r747, %r748, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r754, %r755, %r756, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r758, %r755, %r756, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r762, %r763, %r764, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r766, %r763, %r764, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r770, %r771, %r772, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r774, %r771, %r772, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r778, %r779, %r780, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r782, %r779, %r780, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r786, %r787, %r788, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r790, %r787, %r788, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r794, %r795, %r796, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r798, %r795, %r796, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r802, %r803, %r804, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r806, %r803, %r804, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r810, %r811, %r812, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r814, %r811, %r812, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r818, %r819, %r820, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r822, %r819, %r820, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r826, %r827, %r828, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r830, %r827, %r828, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r834, %r835, %r836, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r838, %r835, %r836, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r842, %r843, %r844, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r846, %r843, %r844, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r850, %r851, %r852, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r854, %r851, %r852, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r858, %r859, %r860, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r862, %r859, %r860, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r866, %r867, %r868, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r870, %r867, %r868, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r874, %r875, %r876, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r878, %r875, %r876, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r882, %r883, %r884, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r886, %r883, %r884, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r890, %r891, %r892, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r894, %r891, %r892, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r898, %r899, %r900, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r902, %r899, %r900, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r906, %r907, %r908, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r910, %r907, %r908, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r914, %r915, %r916, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r918, %r915, %r916, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r922, %r923, %r924, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r926, %r923, %r924, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r930, %r931, %r932, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r934, %r931, %r932, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r938, %r939, %r940, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r942, %r939, %r940, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r946, %r947, %r948, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r950, %r947, %r948, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r954, %r955, %r956, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r958, %r955, %r956, %r961;
	// end inline asm
	or.b32  	%r32, %r31, %r26;
	st.shared.u32 	[%rd7], %r450;
	st.shared.u32 	[%rd8+128], %r454;
	st.shared.u32 	[%rd8+4], %r458;
	st.shared.u32 	[%rd8+132], %r462;
	shr.u32 	%r1603, %r32, 1;
	or.b32  	%r33, %r1603, 4;
	and.b32  	%r1604, %r33, 127;
	mad.lo.s32 	%r1605, %r1604, 97, %r25;
	mul.wide.u32 	%rd123, %r1605, 4;
	add.s64 	%rd10, %rd52, %rd123;
	st.shared.u32 	[%rd10], %r466;
	st.shared.u32 	[%rd10+128], %r470;
	st.shared.u32 	[%rd10+4], %r474;
	st.shared.u32 	[%rd10+132], %r478;
	or.b32  	%r34, %r1603, 8;
	and.b32  	%r1606, %r34, 127;
	mad.lo.s32 	%r1607, %r1606, 97, %r25;
	mul.wide.u32 	%rd125, %r1607, 4;
	add.s64 	%rd11, %rd52, %rd125;
	st.shared.u32 	[%rd11], %r482;
	st.shared.u32 	[%rd11+128], %r486;
	st.shared.u32 	[%rd11+4], %r490;
	st.shared.u32 	[%rd11+132], %r494;
	or.b32  	%r35, %r1603, 12;
	and.b32  	%r1608, %r35, 127;
	mad.lo.s32 	%r1609, %r1608, 97, %r25;
	mul.wide.u32 	%rd126, %r1609, 4;
	add.s64 	%rd12, %rd52, %rd126;
	st.shared.u32 	[%rd12], %r498;
	st.shared.u32 	[%rd12+128], %r502;
	st.shared.u32 	[%rd12+4], %r506;
	st.shared.u32 	[%rd12+132], %r510;
	or.b32  	%r36, %r1603, 16;
	and.b32  	%r1610, %r36, 127;
	mad.lo.s32 	%r1611, %r1610, 97, %r25;
	mul.wide.u32 	%rd127, %r1611, 4;
	add.s64 	%rd13, %rd52, %rd127;
	st.shared.u32 	[%rd13], %r514;
	st.shared.u32 	[%rd13+128], %r518;
	st.shared.u32 	[%rd13+4], %r522;
	st.shared.u32 	[%rd13+132], %r526;
	or.b32  	%r37, %r1603, 20;
	and.b32  	%r1612, %r37, 127;
	mad.lo.s32 	%r1613, %r1612, 97, %r25;
	mul.wide.u32 	%rd128, %r1613, 4;
	add.s64 	%rd14, %rd52, %rd128;
	st.shared.u32 	[%rd14], %r530;
	st.shared.u32 	[%rd14+128], %r534;
	st.shared.u32 	[%rd14+4], %r538;
	st.shared.u32 	[%rd14+132], %r542;
	or.b32  	%r38, %r1603, 24;
	and.b32  	%r1614, %r38, 127;
	mad.lo.s32 	%r1615, %r1614, 97, %r25;
	mul.wide.u32 	%rd129, %r1615, 4;
	add.s64 	%rd15, %rd52, %rd129;
	st.shared.u32 	[%rd15], %r546;
	st.shared.u32 	[%rd15+128], %r550;
	st.shared.u32 	[%rd15+4], %r554;
	st.shared.u32 	[%rd15+132], %r558;
	or.b32  	%r39, %r1603, 28;
	and.b32  	%r1616, %r39, 127;
	mad.lo.s32 	%r1617, %r1616, 97, %r25;
	mul.wide.u32 	%rd130, %r1617, 4;
	add.s64 	%rd16, %rd52, %rd130;
	st.shared.u32 	[%rd16], %r562;
	st.shared.u32 	[%rd16+128], %r566;
	st.shared.u32 	[%rd16+4], %r570;
	st.shared.u32 	[%rd16+132], %r574;
	or.b32  	%r40, %r1603, 32;
	and.b32  	%r1618, %r40, 127;
	mad.lo.s32 	%r1619, %r1618, 97, %r25;
	mul.wide.u32 	%rd131, %r1619, 4;
	add.s64 	%rd17, %rd52, %rd131;
	st.shared.u32 	[%rd17], %r578;
	st.shared.u32 	[%rd17+128], %r582;
	st.shared.u32 	[%rd17+4], %r586;
	st.shared.u32 	[%rd17+132], %r590;
	or.b32  	%r41, %r1603, 36;
	and.b32  	%r1620, %r41, 127;
	mad.lo.s32 	%r1621, %r1620, 97, %r25;
	mul.wide.u32 	%rd132, %r1621, 4;
	add.s64 	%rd18, %rd52, %rd132;
	st.shared.u32 	[%rd18], %r594;
	st.shared.u32 	[%rd18+128], %r598;
	st.shared.u32 	[%rd18+4], %r602;
	st.shared.u32 	[%rd18+132], %r606;
	or.b32  	%r42, %r1603, 40;
	and.b32  	%r1622, %r42, 127;
	mad.lo.s32 	%r1623, %r1622, 97, %r25;
	mul.wide.u32 	%rd133, %r1623, 4;
	add.s64 	%rd19, %rd52, %rd133;
	st.shared.u32 	[%rd19], %r610;
	st.shared.u32 	[%rd19+128], %r614;
	st.shared.u32 	[%rd19+4], %r618;
	st.shared.u32 	[%rd19+132], %r622;
	or.b32  	%r43, %r1603, 44;
	and.b32  	%r1624, %r43, 127;
	mad.lo.s32 	%r1625, %r1624, 97, %r25;
	mul.wide.u32 	%rd134, %r1625, 4;
	add.s64 	%rd20, %rd52, %rd134;
	st.shared.u32 	[%rd20], %r626;
	st.shared.u32 	[%rd20+128], %r630;
	st.shared.u32 	[%rd20+4], %r634;
	st.shared.u32 	[%rd20+132], %r638;
	or.b32  	%r44, %r1603, 48;
	and.b32  	%r1626, %r44, 127;
	mad.lo.s32 	%r1627, %r1626, 97, %r25;
	mul.wide.u32 	%rd135, %r1627, 4;
	add.s64 	%rd21, %rd52, %rd135;
	st.shared.u32 	[%rd21], %r642;
	st.shared.u32 	[%rd21+128], %r646;
	st.shared.u32 	[%rd21+4], %r650;
	st.shared.u32 	[%rd21+132], %r654;
	or.b32  	%r45, %r1603, 52;
	and.b32  	%r1628, %r45, 127;
	mad.lo.s32 	%r1629, %r1628, 97, %r25;
	mul.wide.u32 	%rd136, %r1629, 4;
	add.s64 	%rd22, %rd52, %rd136;
	st.shared.u32 	[%rd22], %r658;
	st.shared.u32 	[%rd22+128], %r662;
	st.shared.u32 	[%rd22+4], %r666;
	st.shared.u32 	[%rd22+132], %r670;
	or.b32  	%r46, %r1603, 56;
	and.b32  	%r1630, %r46, 127;
	mad.lo.s32 	%r1631, %r1630, 97, %r25;
	mul.wide.u32 	%rd137, %r1631, 4;
	add.s64 	%rd23, %rd52, %rd137;
	st.shared.u32 	[%rd23], %r674;
	st.shared.u32 	[%rd23+128], %r678;
	st.shared.u32 	[%rd23+4], %r682;
	st.shared.u32 	[%rd23+132], %r686;
	or.b32  	%r47, %r1603, 60;
	and.b32  	%r1632, %r47, 127;
	mad.lo.s32 	%r1633, %r1632, 97, %r25;
	mul.wide.u32 	%rd138, %r1633, 4;
	add.s64 	%rd24, %rd52, %rd138;
	st.shared.u32 	[%rd24], %r690;
	st.shared.u32 	[%rd24+128], %r694;
	st.shared.u32 	[%rd24+4], %r698;
	st.shared.u32 	[%rd24+132], %r702;
	or.b32  	%r48, %r1603, 64;
	and.b32  	%r1634, %r48, 127;
	mad.lo.s32 	%r1635, %r1634, 97, %r25;
	mul.wide.u32 	%rd139, %r1635, 4;
	add.s64 	%rd25, %rd52, %rd139;
	st.shared.u32 	[%rd25], %r706;
	st.shared.u32 	[%rd25+128], %r710;
	st.shared.u32 	[%rd25+4], %r714;
	st.shared.u32 	[%rd25+132], %r718;
	or.b32  	%r49, %r1603, 68;
	and.b32  	%r1636, %r49, 127;
	mad.lo.s32 	%r1637, %r1636, 97, %r25;
	mul.wide.u32 	%rd140, %r1637, 4;
	add.s64 	%rd26, %rd52, %rd140;
	st.shared.u32 	[%rd26], %r722;
	st.shared.u32 	[%rd26+128], %r726;
	st.shared.u32 	[%rd26+4], %r730;
	st.shared.u32 	[%rd26+132], %r734;
	or.b32  	%r50, %r1603, 72;
	and.b32  	%r1638, %r50, 127;
	mad.lo.s32 	%r1639, %r1638, 97, %r25;
	mul.wide.u32 	%rd141, %r1639, 4;
	add.s64 	%rd27, %rd52, %rd141;
	st.shared.u32 	[%rd27], %r738;
	st.shared.u32 	[%rd27+128], %r742;
	st.shared.u32 	[%rd27+4], %r746;
	st.shared.u32 	[%rd27+132], %r750;
	or.b32  	%r51, %r1603, 76;
	and.b32  	%r1640, %r51, 127;
	mad.lo.s32 	%r1641, %r1640, 97, %r25;
	mul.wide.u32 	%rd142, %r1641, 4;
	add.s64 	%rd28, %rd52, %rd142;
	st.shared.u32 	[%rd28], %r754;
	st.shared.u32 	[%rd28+128], %r758;
	st.shared.u32 	[%rd28+4], %r762;
	st.shared.u32 	[%rd28+132], %r766;
	or.b32  	%r52, %r1603, 80;
	and.b32  	%r1642, %r52, 127;
	mad.lo.s32 	%r1643, %r1642, 97, %r25;
	mul.wide.u32 	%rd143, %r1643, 4;
	add.s64 	%rd29, %rd52, %rd143;
	st.shared.u32 	[%rd29], %r770;
	st.shared.u32 	[%rd29+128], %r774;
	st.shared.u32 	[%rd29+4], %r778;
	st.shared.u32 	[%rd29+132], %r782;
	or.b32  	%r53, %r1603, 84;
	and.b32  	%r1644, %r53, 127;
	mad.lo.s32 	%r1645, %r1644, 97, %r25;
	mul.wide.u32 	%rd144, %r1645, 4;
	add.s64 	%rd30, %rd52, %rd144;
	st.shared.u32 	[%rd30], %r786;
	st.shared.u32 	[%rd30+128], %r790;
	st.shared.u32 	[%rd30+4], %r794;
	st.shared.u32 	[%rd30+132], %r798;
	or.b32  	%r54, %r1603, 88;
	and.b32  	%r1646, %r54, 127;
	mad.lo.s32 	%r1647, %r1646, 97, %r25;
	mul.wide.u32 	%rd145, %r1647, 4;
	add.s64 	%rd31, %rd52, %rd145;
	st.shared.u32 	[%rd31], %r802;
	st.shared.u32 	[%rd31+128], %r806;
	st.shared.u32 	[%rd31+4], %r810;
	st.shared.u32 	[%rd31+132], %r814;
	or.b32  	%r55, %r1603, 92;
	and.b32  	%r1648, %r55, 127;
	mad.lo.s32 	%r1649, %r1648, 97, %r25;
	mul.wide.u32 	%rd146, %r1649, 4;
	add.s64 	%rd32, %rd52, %rd146;
	st.shared.u32 	[%rd32], %r818;
	st.shared.u32 	[%rd32+128], %r822;
	st.shared.u32 	[%rd32+4], %r826;
	st.shared.u32 	[%rd32+132], %r830;
	or.b32  	%r56, %r1603, 96;
	and.b32  	%r1650, %r56, 127;
	mad.lo.s32 	%r1651, %r1650, 97, %r25;
	mul.wide.u32 	%rd147, %r1651, 4;
	add.s64 	%rd33, %rd52, %rd147;
	st.shared.u32 	[%rd33], %r834;
	st.shared.u32 	[%rd33+128], %r838;
	st.shared.u32 	[%rd33+4], %r842;
	st.shared.u32 	[%rd33+132], %r846;
	or.b32  	%r57, %r1603, 100;
	and.b32  	%r1652, %r57, 127;
	mad.lo.s32 	%r1653, %r1652, 97, %r25;
	mul.wide.u32 	%rd148, %r1653, 4;
	add.s64 	%rd34, %rd52, %rd148;
	st.shared.u32 	[%rd34], %r850;
	st.shared.u32 	[%rd34+128], %r854;
	st.shared.u32 	[%rd34+4], %r858;
	st.shared.u32 	[%rd34+132], %r862;
	or.b32  	%r58, %r1603, 104;
	and.b32  	%r1654, %r58, 127;
	mad.lo.s32 	%r1655, %r1654, 97, %r25;
	mul.wide.u32 	%rd149, %r1655, 4;
	add.s64 	%rd35, %rd52, %rd149;
	st.shared.u32 	[%rd35], %r866;
	st.shared.u32 	[%rd35+128], %r870;
	st.shared.u32 	[%rd35+4], %r874;
	st.shared.u32 	[%rd35+132], %r878;
	or.b32  	%r59, %r1603, 108;
	and.b32  	%r1656, %r59, 127;
	mad.lo.s32 	%r1657, %r1656, 97, %r25;
	mul.wide.u32 	%rd150, %r1657, 4;
	add.s64 	%rd36, %rd52, %rd150;
	st.shared.u32 	[%rd36], %r882;
	st.shared.u32 	[%rd36+128], %r886;
	st.shared.u32 	[%rd36+4], %r890;
	st.shared.u32 	[%rd36+132], %r894;
	or.b32  	%r60, %r1603, 112;
	and.b32  	%r1658, %r60, 127;
	mad.lo.s32 	%r1659, %r1658, 97, %r25;
	mul.wide.u32 	%rd151, %r1659, 4;
	add.s64 	%rd37, %rd52, %rd151;
	st.shared.u32 	[%rd37], %r898;
	st.shared.u32 	[%rd37+128], %r902;
	st.shared.u32 	[%rd37+4], %r906;
	st.shared.u32 	[%rd37+132], %r910;
	or.b32  	%r61, %r1603, 116;
	and.b32  	%r1660, %r61, 127;
	mad.lo.s32 	%r1661, %r1660, 97, %r25;
	mul.wide.u32 	%rd152, %r1661, 4;
	add.s64 	%rd38, %rd52, %rd152;
	st.shared.u32 	[%rd38], %r914;
	st.shared.u32 	[%rd38+128], %r918;
	st.shared.u32 	[%rd38+4], %r922;
	st.shared.u32 	[%rd38+132], %r926;
	or.b32  	%r62, %r1603, 120;
	and.b32  	%r1662, %r62, 127;
	mad.lo.s32 	%r1663, %r1662, 97, %r25;
	mul.wide.u32 	%rd153, %r1663, 4;
	add.s64 	%rd39, %rd52, %rd153;
	st.shared.u32 	[%rd39], %r930;
	st.shared.u32 	[%rd39+128], %r934;
	st.shared.u32 	[%rd39+4], %r938;
	st.shared.u32 	[%rd39+132], %r942;
	or.b32  	%r63, %r1603, 124;
	and.b32  	%r1664, %r63, 127;
	mad.lo.s32 	%r1665, %r1664, 97, %r25;
	mul.wide.u32 	%rd154, %r1665, 4;
	add.s64 	%rd40, %rd52, %rd154;
	st.shared.u32 	[%rd40], %r946;
	st.shared.u32 	[%rd40+128], %r950;
	st.shared.u32 	[%rd40+4], %r954;
	st.shared.u32 	[%rd40+132], %r958;
	bar.sync 	0;
	mov.u64 	%rd544, %rd58;
	mov.u32 	%r2869, %r2863;
$L__BB0_32:                             // %pass16388
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2863, %r2868;
	mov.u32 	%r2868, %r2867;
	add.s64 	%rd155, %rd9, %rd544;
	ld.shared.u32 	%r2867, [%rd155];
	mov.u16 	%rs33, 25600;
	// begin inline asm
	mov.b32 %r1671, {%rs33, %rs33};
	// end inline asm
	mov.u16 	%rs35, 21504;
	// begin inline asm
	mov.b32 %r1682, {%rs35, %rs35};
	// end inline asm
	xor.b32  	%r1670, %r2867, -2004318072;
	mov.u32 	%r1669, 983055;
	// begin inline asm
	lop3.b32 %r1668, %r1669, %r1670, %r1671, 202;
	// end inline asm
	mov.u16 	%rs37, 18432;
	// begin inline asm
	mov.b32 %r1672, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1673, %r1671, %r1672;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1676, %r1668, %r1673;
	// end inline asm
	mov.u32 	%r1680, 15728880;
	// begin inline asm
	lop3.b32 %r1679, %r1680, %r1670, %r1682, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1683, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1684, %r1682, %r1683;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1687, %r1679, %r1684;
	// end inline asm
	shr.u32 	%r1692, %r1670, 8;
	// begin inline asm
	lop3.b32 %r1690, %r1669, %r1692, %r1671, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1694, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1695, %r1671, %r1694;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1698, %r1690, %r1695;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1701, %r1680, %r1692, %r1682, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1705, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1706, %r1682, %r1705;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1709, %r1701, %r1706;
	// end inline asm
	// begin inline asm
	mov.b32 %r1717, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	mov.b32 %r1728, {%rs35, %rs35};
	// end inline asm
	xor.b32  	%r1716, %r2869, -2004318072;
	// begin inline asm
	lop3.b32 %r1714, %r1669, %r1716, %r1717, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1718, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1719, %r1717, %r1718;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1722, %r1714, %r1719;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1725, %r1680, %r1716, %r1728, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1729, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1730, %r1728, %r1729;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1733, %r1725, %r1730;
	// end inline asm
	shr.u32 	%r1738, %r1716, 8;
	// begin inline asm
	lop3.b32 %r1736, %r1669, %r1738, %r1717, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1740, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1741, %r1717, %r1740;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1744, %r1736, %r1741;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1747, %r1680, %r1738, %r1728, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1751, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1752, %r1728, %r1751;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1755, %r1747, %r1752;
	// end inline asm
	mov.u32 	%r1763, 0;
	// begin inline asm
	fma.rn.f16x2 %r1760, %r248, %r1722, %r1763;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1766, %r248, %r1733, %r1763;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1772, %r248, %r1744, %r1763;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r248, %r1755, %r1763;
	// end inline asm
	// begin inline asm
	mov.b32 %r1787, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	mov.b32 %r1798, {%rs35, %rs35};
	// end inline asm
	xor.b32  	%r1786, %r2863, -2004318072;
	// begin inline asm
	lop3.b32 %r1784, %r1669, %r1786, %r1787, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1788, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1789, %r1787, %r1788;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1792, %r1784, %r1789;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1795, %r1680, %r1786, %r1798, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1799, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1800, %r1798, %r1799;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1803, %r1795, %r1800;
	// end inline asm
	shr.u32 	%r1808, %r1786, 8;
	// begin inline asm
	lop3.b32 %r1806, %r1669, %r1808, %r1787, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1810, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1811, %r1787, %r1810;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1814, %r1806, %r1811;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1817, %r1680, %r1808, %r1798, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1821, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1822, %r1798, %r1821;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1825, %r1817, %r1822;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1828, %r277;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1830, %r1828, %r1792, %r1760;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1834, %r277;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1836, %r1834, %r1803, %r1766;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1840, %r277;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1842, %r1840, %r1814, %r1772;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1846, %r277;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1848, %r1846, %r1825, %r1778;
	// end inline asm
	// begin inline asm
	mov.b32 %r1857, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	mov.b32 %r1868, {%rs35, %rs35};
	// end inline asm
	xor.b32  	%r1856, %r2868, -2004318072;
	// begin inline asm
	lop3.b32 %r1854, %r1669, %r1856, %r1857, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1858, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1859, %r1857, %r1858;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1862, %r1854, %r1859;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1865, %r1680, %r1856, %r1868, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1869, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1870, %r1868, %r1869;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1873, %r1865, %r1870;
	// end inline asm
	shr.u32 	%r1878, %r1856, 8;
	// begin inline asm
	lop3.b32 %r1876, %r1669, %r1878, %r1857, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1880, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1881, %r1857, %r1880;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1884, %r1876, %r1881;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1887, %r1680, %r1878, %r1868, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1891, {%rs37, %rs37};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1892, %r1868, %r1891;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1895, %r1887, %r1892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1900, %r306, %r1862, %r1830;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1906, %r306, %r1873, %r1836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1912, %r306, %r1884, %r1842;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1918, %r306, %r1895, %r1848;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1922, %r335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1953, %r1922, %r1676, %r1900;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1928, %r335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1950, %r1928, %r1687, %r1906;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1934, %r335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1962, %r1934, %r1698, %r1912;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1940, %r335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1959, %r1940, %r1709, %r1918;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1946, %r341;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1948, %r1946, %r1950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1951, %r338, %r1953, %r1948;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1955, %r341;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1957, %r1955, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1960, %r338, %r1962, %r1957;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1964, %r341, %r1953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1967, %r338, %r1950, %r1964;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1971, %r341, %r1962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1974, %r338, %r1959, %r1971;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1978, %r1979}, {%r344, %r350, %r347, %r353}, {%r1951, %r1967}, {%r1763, %r1763};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1988, %r1989}, {%r344, %r350, %r347, %r353}, {%r1960, %r1974}, {%r1763, %r1763};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1998, %r1999}, {%r356, %r362, %r359, %r365}, {%r1978, %r1979}, {%r1763, %r1763};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2008, %r2009}, {%r356, %r362, %r359, %r365}, {%r1988, %r1989}, {%r1763, %r1763};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2018, %r65, %r1998;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2021, %r65, %r1999;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2024, %r65, %r2008;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2027, %r65, %r2009;
	// end inline asm
	mov.u16 	%rs81, -14592;
	// begin inline asm
	mov.b32 %r2030, {%rs81, %rs81};
	// end inline asm
	mov.u16 	%rs83, 18176;
	// begin inline asm
	mov.b32 %r2031, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2032, %r2018, %r2030;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2035, %r2032, %r2031;
	// end inline asm
	// begin inline asm
	mov.b32 %r2038, {%rs81, %rs81};
	// end inline asm
	// begin inline asm
	mov.b32 %r2039, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2040, %r2021, %r2038;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2043, %r2040, %r2039;
	// end inline asm
	// begin inline asm
	mov.b32 %r2046, {%rs81, %rs81};
	// end inline asm
	// begin inline asm
	mov.b32 %r2047, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2048, %r2024, %r2046;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2051, %r2048, %r2047;
	// end inline asm
	// begin inline asm
	mov.b32 %r2054, {%rs81, %rs81};
	// end inline asm
	// begin inline asm
	mov.b32 %r2055, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2056, %r2027, %r2054;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2059, %r2056, %r2055;
	// end inline asm
	mov.u16 	%rs97, 26112;
	// begin inline asm
	mov.b32 %r2065, {%rs97, %rs97};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2063, %r2035, %r2065;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2066, %r2043, %r2065;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2069, %r2051, %r2065;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2072, %r2059, %r2065;
	// end inline asm
	mov.u32 	%r2078, 25152;
	// begin inline asm
	prmt.b32 %r2075, %r2063, %r2069, %r2078;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2079, %r2066, %r2072, %r2078;
	// end inline asm
	shl.b32 	%r2086, %r2079, 4;
	mov.u32 	%r2084, 252645135;
	// begin inline asm
	lop3.b32 %r2083, %r2084, %r2075, %r2086, 202;
	// end inline asm
	st.shared.u32 	[%rd155], %r2083;
	add.s64 	%rd544, %rd544, 388;
	cvt.u32.u64 	%r2087, %rd544;
	setp.eq.s32 	%p235, %r2087, 49664;
	mov.u32 	%r2869, %r2863;
	@%p235 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit34296
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2093, [%rd7];
	ld.shared.u32 	%r2094, [%rd8+128];
	ld.shared.u32 	%r2101, [%rd8+4];
	ld.shared.u32 	%r2102, [%rd8+132];
	ld.shared.u32 	%r2109, [%rd10];
	ld.shared.u32 	%r2110, [%rd10+128];
	ld.shared.u32 	%r2117, [%rd10+4];
	ld.shared.u32 	%r2118, [%rd10+132];
	ld.shared.u32 	%r2125, [%rd11];
	ld.shared.u32 	%r2126, [%rd11+128];
	ld.shared.u32 	%r2133, [%rd11+4];
	ld.shared.u32 	%r2134, [%rd11+132];
	ld.shared.u32 	%r2141, [%rd12];
	ld.shared.u32 	%r2142, [%rd12+128];
	ld.shared.u32 	%r2149, [%rd12+4];
	ld.shared.u32 	%r2150, [%rd12+132];
	ld.shared.u32 	%r2157, [%rd13];
	ld.shared.u32 	%r2158, [%rd13+128];
	ld.shared.u32 	%r2165, [%rd13+4];
	ld.shared.u32 	%r2166, [%rd13+132];
	ld.shared.u32 	%r2173, [%rd14];
	ld.shared.u32 	%r2174, [%rd14+128];
	ld.shared.u32 	%r2181, [%rd14+4];
	ld.shared.u32 	%r2182, [%rd14+132];
	ld.shared.u32 	%r2189, [%rd15];
	ld.shared.u32 	%r2190, [%rd15+128];
	ld.shared.u32 	%r2197, [%rd15+4];
	ld.shared.u32 	%r2198, [%rd15+132];
	ld.shared.u32 	%r2205, [%rd16];
	ld.shared.u32 	%r2206, [%rd16+128];
	ld.shared.u32 	%r2213, [%rd16+4];
	ld.shared.u32 	%r2214, [%rd16+132];
	ld.shared.u32 	%r2221, [%rd17];
	ld.shared.u32 	%r2222, [%rd17+128];
	ld.shared.u32 	%r2229, [%rd17+4];
	ld.shared.u32 	%r2230, [%rd17+132];
	ld.shared.u32 	%r2237, [%rd18];
	ld.shared.u32 	%r2238, [%rd18+128];
	ld.shared.u32 	%r2245, [%rd18+4];
	ld.shared.u32 	%r2246, [%rd18+132];
	ld.shared.u32 	%r2253, [%rd19];
	ld.shared.u32 	%r2254, [%rd19+128];
	ld.shared.u32 	%r2261, [%rd19+4];
	ld.shared.u32 	%r2262, [%rd19+132];
	ld.shared.u32 	%r2269, [%rd20];
	ld.shared.u32 	%r2270, [%rd20+128];
	ld.shared.u32 	%r2277, [%rd20+4];
	ld.shared.u32 	%r2278, [%rd20+132];
	ld.shared.u32 	%r2285, [%rd21];
	ld.shared.u32 	%r2286, [%rd21+128];
	ld.shared.u32 	%r2293, [%rd21+4];
	ld.shared.u32 	%r2294, [%rd21+132];
	ld.shared.u32 	%r2301, [%rd22];
	ld.shared.u32 	%r2302, [%rd22+128];
	ld.shared.u32 	%r2309, [%rd22+4];
	ld.shared.u32 	%r2310, [%rd22+132];
	ld.shared.u32 	%r2317, [%rd23];
	ld.shared.u32 	%r2318, [%rd23+128];
	ld.shared.u32 	%r2325, [%rd23+4];
	ld.shared.u32 	%r2326, [%rd23+132];
	ld.shared.u32 	%r2333, [%rd24];
	ld.shared.u32 	%r2334, [%rd24+128];
	ld.shared.u32 	%r2341, [%rd24+4];
	ld.shared.u32 	%r2342, [%rd24+132];
	ld.shared.u32 	%r2349, [%rd25];
	ld.shared.u32 	%r2350, [%rd25+128];
	ld.shared.u32 	%r2357, [%rd25+4];
	ld.shared.u32 	%r2358, [%rd25+132];
	ld.shared.u32 	%r2365, [%rd26];
	ld.shared.u32 	%r2366, [%rd26+128];
	ld.shared.u32 	%r2373, [%rd26+4];
	ld.shared.u32 	%r2374, [%rd26+132];
	ld.shared.u32 	%r2381, [%rd27];
	ld.shared.u32 	%r2382, [%rd27+128];
	ld.shared.u32 	%r2389, [%rd27+4];
	ld.shared.u32 	%r2390, [%rd27+132];
	ld.shared.u32 	%r2397, [%rd28];
	ld.shared.u32 	%r2398, [%rd28+128];
	ld.shared.u32 	%r2405, [%rd28+4];
	ld.shared.u32 	%r2406, [%rd28+132];
	ld.shared.u32 	%r2413, [%rd29];
	ld.shared.u32 	%r2414, [%rd29+128];
	ld.shared.u32 	%r2421, [%rd29+4];
	ld.shared.u32 	%r2422, [%rd29+132];
	ld.shared.u32 	%r2429, [%rd30];
	ld.shared.u32 	%r2430, [%rd30+128];
	ld.shared.u32 	%r2437, [%rd30+4];
	ld.shared.u32 	%r2438, [%rd30+132];
	ld.shared.u32 	%r2445, [%rd31];
	ld.shared.u32 	%r2446, [%rd31+128];
	ld.shared.u32 	%r2453, [%rd31+4];
	ld.shared.u32 	%r2454, [%rd31+132];
	ld.shared.u32 	%r2461, [%rd32];
	ld.shared.u32 	%r2462, [%rd32+128];
	ld.shared.u32 	%r2469, [%rd32+4];
	ld.shared.u32 	%r2470, [%rd32+132];
	ld.shared.u32 	%r2477, [%rd33];
	ld.shared.u32 	%r2478, [%rd33+128];
	ld.shared.u32 	%r2485, [%rd33+4];
	ld.shared.u32 	%r2486, [%rd33+132];
	ld.shared.u32 	%r2493, [%rd34];
	ld.shared.u32 	%r2494, [%rd34+128];
	ld.shared.u32 	%r2501, [%rd34+4];
	ld.shared.u32 	%r2502, [%rd34+132];
	ld.shared.u32 	%r2509, [%rd35];
	ld.shared.u32 	%r2510, [%rd35+128];
	ld.shared.u32 	%r2517, [%rd35+4];
	ld.shared.u32 	%r2518, [%rd35+132];
	ld.shared.u32 	%r2525, [%rd36];
	ld.shared.u32 	%r2526, [%rd36+128];
	ld.shared.u32 	%r2533, [%rd36+4];
	ld.shared.u32 	%r2534, [%rd36+132];
	ld.shared.u32 	%r2541, [%rd37];
	ld.shared.u32 	%r2542, [%rd37+128];
	ld.shared.u32 	%r2549, [%rd37+4];
	ld.shared.u32 	%r2550, [%rd37+132];
	ld.shared.u32 	%r2557, [%rd38];
	ld.shared.u32 	%r2558, [%rd38+128];
	ld.shared.u32 	%r2565, [%rd38+4];
	ld.shared.u32 	%r2566, [%rd38+132];
	ld.shared.u32 	%r2573, [%rd39];
	ld.shared.u32 	%r2574, [%rd39+128];
	ld.shared.u32 	%r2581, [%rd39+4];
	ld.shared.u32 	%r2582, [%rd39+132];
	ld.shared.u32 	%r2589, [%rd40];
	ld.shared.u32 	%r2590, [%rd40+128];
	ld.shared.u32 	%r2597, [%rd40+4];
	ld.shared.u32 	%r2598, [%rd40+132];
	// begin inline asm
	prmt.b32 %r2088, %r2093, %r2094, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2092, %r2093, %r2094, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2096, %r2101, %r2102, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2100, %r2101, %r2102, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2104, %r2109, %r2110, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2108, %r2109, %r2110, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2112, %r2117, %r2118, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2116, %r2117, %r2118, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2120, %r2125, %r2126, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2124, %r2125, %r2126, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2128, %r2133, %r2134, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2132, %r2133, %r2134, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2136, %r2141, %r2142, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2140, %r2141, %r2142, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2144, %r2149, %r2150, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2148, %r2149, %r2150, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2152, %r2157, %r2158, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2156, %r2157, %r2158, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2160, %r2165, %r2166, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2164, %r2165, %r2166, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2168, %r2173, %r2174, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2172, %r2173, %r2174, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2176, %r2181, %r2182, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2180, %r2181, %r2182, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2184, %r2189, %r2190, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2188, %r2189, %r2190, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2192, %r2197, %r2198, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2196, %r2197, %r2198, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2200, %r2205, %r2206, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2204, %r2205, %r2206, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2208, %r2213, %r2214, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2212, %r2213, %r2214, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2216, %r2221, %r2222, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2220, %r2221, %r2222, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2224, %r2229, %r2230, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2228, %r2229, %r2230, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2232, %r2237, %r2238, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2236, %r2237, %r2238, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2240, %r2245, %r2246, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2244, %r2245, %r2246, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2248, %r2253, %r2254, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2252, %r2253, %r2254, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2256, %r2261, %r2262, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2260, %r2261, %r2262, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2264, %r2269, %r2270, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2268, %r2269, %r2270, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2272, %r2277, %r2278, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2276, %r2277, %r2278, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2280, %r2285, %r2286, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2284, %r2285, %r2286, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2288, %r2293, %r2294, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2292, %r2293, %r2294, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2296, %r2301, %r2302, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2300, %r2301, %r2302, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2304, %r2309, %r2310, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2308, %r2309, %r2310, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2312, %r2317, %r2318, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2316, %r2317, %r2318, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2320, %r2325, %r2326, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2324, %r2325, %r2326, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2328, %r2333, %r2334, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2332, %r2333, %r2334, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2336, %r2341, %r2342, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2340, %r2341, %r2342, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2344, %r2349, %r2350, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2348, %r2349, %r2350, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2352, %r2357, %r2358, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2356, %r2357, %r2358, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2360, %r2365, %r2366, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2364, %r2365, %r2366, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2368, %r2373, %r2374, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2372, %r2373, %r2374, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2376, %r2381, %r2382, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2380, %r2381, %r2382, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2384, %r2389, %r2390, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2388, %r2389, %r2390, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2392, %r2397, %r2398, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2396, %r2397, %r2398, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2400, %r2405, %r2406, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2404, %r2405, %r2406, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2408, %r2413, %r2414, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2412, %r2413, %r2414, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2416, %r2421, %r2422, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2420, %r2421, %r2422, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2429, %r2430, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2429, %r2430, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2432, %r2437, %r2438, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2436, %r2437, %r2438, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2440, %r2445, %r2446, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2444, %r2445, %r2446, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2448, %r2453, %r2454, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2452, %r2453, %r2454, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2456, %r2461, %r2462, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2460, %r2461, %r2462, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2464, %r2469, %r2470, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2468, %r2469, %r2470, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2472, %r2477, %r2478, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2476, %r2477, %r2478, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2480, %r2485, %r2486, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2484, %r2485, %r2486, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2488, %r2493, %r2494, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2492, %r2493, %r2494, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2496, %r2501, %r2502, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2500, %r2501, %r2502, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2504, %r2509, %r2510, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2508, %r2509, %r2510, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2512, %r2517, %r2518, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2516, %r2517, %r2518, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2520, %r2525, %r2526, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2524, %r2525, %r2526, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2528, %r2533, %r2534, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2532, %r2533, %r2534, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2536, %r2541, %r2542, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2540, %r2541, %r2542, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2544, %r2549, %r2550, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2548, %r2549, %r2550, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2552, %r2557, %r2558, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2556, %r2557, %r2558, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2560, %r2565, %r2566, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2564, %r2565, %r2566, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2568, %r2573, %r2574, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2572, %r2573, %r2574, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2576, %r2581, %r2582, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2580, %r2581, %r2582, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2584, %r2589, %r2590, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2588, %r2589, %r2590, %r961;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2592, %r2597, %r2598, %r957;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2596, %r2597, %r2598, %r961;
	// end inline asm
	selp.b32 	%r2600, %r2092, %r2088, %p138;
	shfl.sync.bfly.b32	%r75, %r2600, 8, 31, -1;
	selp.b32 	%r2601, %r2100, %r2096, %p138;
	shfl.sync.bfly.b32	%r76, %r2601, 8, 31, -1;
	selp.b32 	%r2602, %r2108, %r2104, %p138;
	shfl.sync.bfly.b32	%r2603, %r2602, 8, 31, -1;
	selp.b32 	%r77, %r2104, %r2603, %p138;
	selp.b32 	%r78, %r2603, %r2108, %p138;
	selp.b32 	%r2604, %r2116, %r2112, %p138;
	shfl.sync.bfly.b32	%r2605, %r2604, 8, 31, -1;
	selp.b32 	%r79, %r2112, %r2605, %p138;
	selp.b32 	%r80, %r2605, %r2116, %p138;
	selp.b32 	%r2606, %r2124, %r2120, %p138;
	shfl.sync.bfly.b32	%r2607, %r2606, 8, 31, -1;
	selp.b32 	%r81, %r2120, %r2607, %p138;
	selp.b32 	%r82, %r2607, %r2124, %p138;
	selp.b32 	%r2608, %r2132, %r2128, %p138;
	shfl.sync.bfly.b32	%r2609, %r2608, 8, 31, -1;
	selp.b32 	%r83, %r2128, %r2609, %p138;
	selp.b32 	%r84, %r2609, %r2132, %p138;
	selp.b32 	%r2610, %r2140, %r2136, %p138;
	shfl.sync.bfly.b32	%r2611, %r2610, 8, 31, -1;
	selp.b32 	%r85, %r2136, %r2611, %p138;
	selp.b32 	%r86, %r2611, %r2140, %p138;
	selp.b32 	%r2612, %r2148, %r2144, %p138;
	shfl.sync.bfly.b32	%r2613, %r2612, 8, 31, -1;
	selp.b32 	%r87, %r2144, %r2613, %p138;
	selp.b32 	%r88, %r2613, %r2148, %p138;
	selp.b32 	%r2614, %r2156, %r2152, %p138;
	shfl.sync.bfly.b32	%r2615, %r2614, 8, 31, -1;
	selp.b32 	%r89, %r2152, %r2615, %p138;
	selp.b32 	%r90, %r2615, %r2156, %p138;
	selp.b32 	%r2616, %r2164, %r2160, %p138;
	shfl.sync.bfly.b32	%r2617, %r2616, 8, 31, -1;
	selp.b32 	%r91, %r2160, %r2617, %p138;
	selp.b32 	%r92, %r2617, %r2164, %p138;
	selp.b32 	%r2618, %r2172, %r2168, %p138;
	shfl.sync.bfly.b32	%r2619, %r2618, 8, 31, -1;
	selp.b32 	%r93, %r2168, %r2619, %p138;
	selp.b32 	%r94, %r2619, %r2172, %p138;
	selp.b32 	%r2620, %r2180, %r2176, %p138;
	shfl.sync.bfly.b32	%r2621, %r2620, 8, 31, -1;
	selp.b32 	%r95, %r2176, %r2621, %p138;
	selp.b32 	%r96, %r2621, %r2180, %p138;
	selp.b32 	%r2622, %r2188, %r2184, %p138;
	shfl.sync.bfly.b32	%r2623, %r2622, 8, 31, -1;
	selp.b32 	%r97, %r2184, %r2623, %p138;
	selp.b32 	%r98, %r2623, %r2188, %p138;
	selp.b32 	%r2624, %r2196, %r2192, %p138;
	shfl.sync.bfly.b32	%r2625, %r2624, 8, 31, -1;
	selp.b32 	%r99, %r2192, %r2625, %p138;
	selp.b32 	%r100, %r2625, %r2196, %p138;
	selp.b32 	%r2626, %r2204, %r2200, %p138;
	shfl.sync.bfly.b32	%r2627, %r2626, 8, 31, -1;
	selp.b32 	%r101, %r2200, %r2627, %p138;
	selp.b32 	%r102, %r2627, %r2204, %p138;
	selp.b32 	%r2628, %r2212, %r2208, %p138;
	shfl.sync.bfly.b32	%r2629, %r2628, 8, 31, -1;
	selp.b32 	%r103, %r2208, %r2629, %p138;
	selp.b32 	%r104, %r2629, %r2212, %p138;
	selp.b32 	%r2630, %r2220, %r2216, %p138;
	shfl.sync.bfly.b32	%r2631, %r2630, 8, 31, -1;
	selp.b32 	%r105, %r2216, %r2631, %p138;
	selp.b32 	%r106, %r2631, %r2220, %p138;
	selp.b32 	%r2632, %r2228, %r2224, %p138;
	shfl.sync.bfly.b32	%r2633, %r2632, 8, 31, -1;
	selp.b32 	%r107, %r2224, %r2633, %p138;
	selp.b32 	%r108, %r2633, %r2228, %p138;
	selp.b32 	%r2634, %r2236, %r2232, %p138;
	shfl.sync.bfly.b32	%r2635, %r2634, 8, 31, -1;
	selp.b32 	%r109, %r2232, %r2635, %p138;
	selp.b32 	%r110, %r2635, %r2236, %p138;
	selp.b32 	%r2636, %r2244, %r2240, %p138;
	shfl.sync.bfly.b32	%r2637, %r2636, 8, 31, -1;
	selp.b32 	%r111, %r2240, %r2637, %p138;
	selp.b32 	%r112, %r2637, %r2244, %p138;
	selp.b32 	%r2638, %r2252, %r2248, %p138;
	shfl.sync.bfly.b32	%r2639, %r2638, 8, 31, -1;
	selp.b32 	%r113, %r2248, %r2639, %p138;
	selp.b32 	%r114, %r2639, %r2252, %p138;
	selp.b32 	%r2640, %r2260, %r2256, %p138;
	shfl.sync.bfly.b32	%r2641, %r2640, 8, 31, -1;
	selp.b32 	%r115, %r2256, %r2641, %p138;
	selp.b32 	%r116, %r2641, %r2260, %p138;
	selp.b32 	%r2642, %r2268, %r2264, %p138;
	shfl.sync.bfly.b32	%r2643, %r2642, 8, 31, -1;
	selp.b32 	%r117, %r2264, %r2643, %p138;
	selp.b32 	%r118, %r2643, %r2268, %p138;
	selp.b32 	%r2644, %r2276, %r2272, %p138;
	shfl.sync.bfly.b32	%r2645, %r2644, 8, 31, -1;
	selp.b32 	%r119, %r2272, %r2645, %p138;
	selp.b32 	%r120, %r2645, %r2276, %p138;
	selp.b32 	%r2646, %r2284, %r2280, %p138;
	shfl.sync.bfly.b32	%r2647, %r2646, 8, 31, -1;
	selp.b32 	%r121, %r2280, %r2647, %p138;
	selp.b32 	%r122, %r2647, %r2284, %p138;
	selp.b32 	%r2648, %r2292, %r2288, %p138;
	shfl.sync.bfly.b32	%r2649, %r2648, 8, 31, -1;
	selp.b32 	%r123, %r2288, %r2649, %p138;
	selp.b32 	%r124, %r2649, %r2292, %p138;
	selp.b32 	%r2650, %r2300, %r2296, %p138;
	shfl.sync.bfly.b32	%r2651, %r2650, 8, 31, -1;
	selp.b32 	%r125, %r2296, %r2651, %p138;
	selp.b32 	%r126, %r2651, %r2300, %p138;
	selp.b32 	%r2652, %r2308, %r2304, %p138;
	shfl.sync.bfly.b32	%r2653, %r2652, 8, 31, -1;
	selp.b32 	%r127, %r2304, %r2653, %p138;
	selp.b32 	%r128, %r2653, %r2308, %p138;
	selp.b32 	%r2654, %r2316, %r2312, %p138;
	shfl.sync.bfly.b32	%r2655, %r2654, 8, 31, -1;
	selp.b32 	%r129, %r2312, %r2655, %p138;
	selp.b32 	%r130, %r2655, %r2316, %p138;
	selp.b32 	%r2656, %r2324, %r2320, %p138;
	shfl.sync.bfly.b32	%r2657, %r2656, 8, 31, -1;
	selp.b32 	%r131, %r2320, %r2657, %p138;
	selp.b32 	%r132, %r2657, %r2324, %p138;
	selp.b32 	%r2658, %r2332, %r2328, %p138;
	shfl.sync.bfly.b32	%r2659, %r2658, 8, 31, -1;
	selp.b32 	%r133, %r2328, %r2659, %p138;
	selp.b32 	%r134, %r2659, %r2332, %p138;
	selp.b32 	%r2660, %r2340, %r2336, %p138;
	shfl.sync.bfly.b32	%r2661, %r2660, 8, 31, -1;
	selp.b32 	%r135, %r2336, %r2661, %p138;
	selp.b32 	%r136, %r2661, %r2340, %p138;
	selp.b32 	%r2662, %r2348, %r2344, %p138;
	shfl.sync.bfly.b32	%r2663, %r2662, 8, 31, -1;
	selp.b32 	%r137, %r2344, %r2663, %p138;
	selp.b32 	%r138, %r2663, %r2348, %p138;
	selp.b32 	%r2664, %r2356, %r2352, %p138;
	shfl.sync.bfly.b32	%r2665, %r2664, 8, 31, -1;
	selp.b32 	%r139, %r2352, %r2665, %p138;
	selp.b32 	%r140, %r2665, %r2356, %p138;
	selp.b32 	%r2666, %r2364, %r2360, %p138;
	shfl.sync.bfly.b32	%r2667, %r2666, 8, 31, -1;
	selp.b32 	%r141, %r2360, %r2667, %p138;
	selp.b32 	%r142, %r2667, %r2364, %p138;
	selp.b32 	%r2668, %r2372, %r2368, %p138;
	shfl.sync.bfly.b32	%r2669, %r2668, 8, 31, -1;
	selp.b32 	%r143, %r2368, %r2669, %p138;
	selp.b32 	%r144, %r2669, %r2372, %p138;
	selp.b32 	%r2670, %r2380, %r2376, %p138;
	shfl.sync.bfly.b32	%r2671, %r2670, 8, 31, -1;
	selp.b32 	%r145, %r2376, %r2671, %p138;
	selp.b32 	%r146, %r2671, %r2380, %p138;
	selp.b32 	%r2672, %r2388, %r2384, %p138;
	shfl.sync.bfly.b32	%r2673, %r2672, 8, 31, -1;
	selp.b32 	%r147, %r2384, %r2673, %p138;
	selp.b32 	%r148, %r2673, %r2388, %p138;
	selp.b32 	%r2674, %r2396, %r2392, %p138;
	shfl.sync.bfly.b32	%r2675, %r2674, 8, 31, -1;
	selp.b32 	%r149, %r2392, %r2675, %p138;
	selp.b32 	%r150, %r2675, %r2396, %p138;
	selp.b32 	%r2676, %r2404, %r2400, %p138;
	shfl.sync.bfly.b32	%r2677, %r2676, 8, 31, -1;
	selp.b32 	%r151, %r2400, %r2677, %p138;
	selp.b32 	%r152, %r2677, %r2404, %p138;
	selp.b32 	%r2678, %r2412, %r2408, %p138;
	shfl.sync.bfly.b32	%r2679, %r2678, 8, 31, -1;
	selp.b32 	%r153, %r2408, %r2679, %p138;
	selp.b32 	%r154, %r2679, %r2412, %p138;
	selp.b32 	%r2680, %r2420, %r2416, %p138;
	shfl.sync.bfly.b32	%r2681, %r2680, 8, 31, -1;
	selp.b32 	%r155, %r2416, %r2681, %p138;
	selp.b32 	%r156, %r2681, %r2420, %p138;
	selp.b32 	%r2682, %r2428, %r2424, %p138;
	shfl.sync.bfly.b32	%r2683, %r2682, 8, 31, -1;
	selp.b32 	%r157, %r2424, %r2683, %p138;
	selp.b32 	%r158, %r2683, %r2428, %p138;
	selp.b32 	%r2684, %r2436, %r2432, %p138;
	shfl.sync.bfly.b32	%r2685, %r2684, 8, 31, -1;
	selp.b32 	%r159, %r2432, %r2685, %p138;
	selp.b32 	%r160, %r2685, %r2436, %p138;
	selp.b32 	%r2686, %r2444, %r2440, %p138;
	shfl.sync.bfly.b32	%r2687, %r2686, 8, 31, -1;
	selp.b32 	%r161, %r2440, %r2687, %p138;
	selp.b32 	%r162, %r2687, %r2444, %p138;
	selp.b32 	%r2688, %r2452, %r2448, %p138;
	shfl.sync.bfly.b32	%r2689, %r2688, 8, 31, -1;
	selp.b32 	%r163, %r2448, %r2689, %p138;
	selp.b32 	%r164, %r2689, %r2452, %p138;
	selp.b32 	%r2690, %r2460, %r2456, %p138;
	shfl.sync.bfly.b32	%r2691, %r2690, 8, 31, -1;
	selp.b32 	%r165, %r2456, %r2691, %p138;
	selp.b32 	%r166, %r2691, %r2460, %p138;
	selp.b32 	%r2692, %r2468, %r2464, %p138;
	shfl.sync.bfly.b32	%r2693, %r2692, 8, 31, -1;
	selp.b32 	%r167, %r2464, %r2693, %p138;
	selp.b32 	%r168, %r2693, %r2468, %p138;
	selp.b32 	%r2694, %r2476, %r2472, %p138;
	shfl.sync.bfly.b32	%r2695, %r2694, 8, 31, -1;
	selp.b32 	%r169, %r2472, %r2695, %p138;
	selp.b32 	%r170, %r2695, %r2476, %p138;
	selp.b32 	%r2696, %r2484, %r2480, %p138;
	shfl.sync.bfly.b32	%r2697, %r2696, 8, 31, -1;
	selp.b32 	%r171, %r2480, %r2697, %p138;
	selp.b32 	%r172, %r2697, %r2484, %p138;
	selp.b32 	%r2698, %r2492, %r2488, %p138;
	shfl.sync.bfly.b32	%r2699, %r2698, 8, 31, -1;
	selp.b32 	%r173, %r2488, %r2699, %p138;
	selp.b32 	%r174, %r2699, %r2492, %p138;
	selp.b32 	%r2700, %r2500, %r2496, %p138;
	shfl.sync.bfly.b32	%r2701, %r2700, 8, 31, -1;
	selp.b32 	%r175, %r2496, %r2701, %p138;
	selp.b32 	%r176, %r2701, %r2500, %p138;
	selp.b32 	%r2702, %r2508, %r2504, %p138;
	shfl.sync.bfly.b32	%r2703, %r2702, 8, 31, -1;
	selp.b32 	%r177, %r2504, %r2703, %p138;
	selp.b32 	%r178, %r2703, %r2508, %p138;
	selp.b32 	%r2704, %r2516, %r2512, %p138;
	shfl.sync.bfly.b32	%r2705, %r2704, 8, 31, -1;
	selp.b32 	%r179, %r2512, %r2705, %p138;
	selp.b32 	%r180, %r2705, %r2516, %p138;
	selp.b32 	%r2706, %r2524, %r2520, %p138;
	shfl.sync.bfly.b32	%r2707, %r2706, 8, 31, -1;
	selp.b32 	%r181, %r2520, %r2707, %p138;
	selp.b32 	%r182, %r2707, %r2524, %p138;
	selp.b32 	%r2708, %r2532, %r2528, %p138;
	shfl.sync.bfly.b32	%r2709, %r2708, 8, 31, -1;
	selp.b32 	%r183, %r2528, %r2709, %p138;
	selp.b32 	%r184, %r2709, %r2532, %p138;
	selp.b32 	%r2710, %r2540, %r2536, %p138;
	shfl.sync.bfly.b32	%r2711, %r2710, 8, 31, -1;
	selp.b32 	%r185, %r2536, %r2711, %p138;
	selp.b32 	%r186, %r2711, %r2540, %p138;
	selp.b32 	%r2712, %r2548, %r2544, %p138;
	shfl.sync.bfly.b32	%r2713, %r2712, 8, 31, -1;
	selp.b32 	%r187, %r2544, %r2713, %p138;
	selp.b32 	%r188, %r2713, %r2548, %p138;
	selp.b32 	%r2714, %r2556, %r2552, %p138;
	shfl.sync.bfly.b32	%r2715, %r2714, 8, 31, -1;
	selp.b32 	%r189, %r2552, %r2715, %p138;
	selp.b32 	%r190, %r2715, %r2556, %p138;
	selp.b32 	%r2716, %r2564, %r2560, %p138;
	shfl.sync.bfly.b32	%r2717, %r2716, 8, 31, -1;
	selp.b32 	%r191, %r2560, %r2717, %p138;
	selp.b32 	%r192, %r2717, %r2564, %p138;
	selp.b32 	%r2718, %r2572, %r2568, %p138;
	shfl.sync.bfly.b32	%r2719, %r2718, 8, 31, -1;
	selp.b32 	%r193, %r2568, %r2719, %p138;
	selp.b32 	%r194, %r2719, %r2572, %p138;
	selp.b32 	%r2720, %r2580, %r2576, %p138;
	shfl.sync.bfly.b32	%r2721, %r2720, 8, 31, -1;
	selp.b32 	%r195, %r2576, %r2721, %p138;
	selp.b32 	%r196, %r2721, %r2580, %p138;
	selp.b32 	%r2722, %r2588, %r2584, %p138;
	shfl.sync.bfly.b32	%r2723, %r2722, 8, 31, -1;
	selp.b32 	%r197, %r2584, %r2723, %p138;
	selp.b32 	%r198, %r2723, %r2588, %p138;
	selp.b32 	%r2724, %r2596, %r2592, %p138;
	shfl.sync.bfly.b32	%r2725, %r2724, 8, 31, -1;
	selp.b32 	%r199, %r2592, %r2725, %p138;
	selp.b32 	%r200, %r2725, %r2596, %p138;
	setp.lt.u32 	%p237, %r32, 6;
	@%p237 bra 	$L__BB0_35;
// %bb.34:                              // %pass29745
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r2726, %r76, %r2100, %p138;
	selp.b32 	%r2727, %r2096, %r76, %p138;
	selp.b32 	%r2728, %r75, %r2092, %p138;
	selp.b32 	%r2729, %r2088, %r75, %p138;
	shl.b32 	%r2730, %r32, 12;
	and.b32  	%r2731, %r2730, 133193728;
	or.b32  	%r2732, %r2731, %r21;
	or.b32  	%r2733, %r2732, %r27;
	cvt.u64.u32 	%rd156, %r2733;
	add.s64 	%rd157, %rd156, %rd6;
	shr.u64 	%rd158, %rd157, 37;
	add.s64 	%rd159, %rd157, %rd158;
	shr.s64 	%rd160, %rd159, 27;
	setp.lt.s64 	%p239, %rd157, 0;
	and.b64  	%rd161, %rd159, -134217728;
	setp.ne.s64 	%p240, %rd161, %rd157;
	and.pred  	%p241, %p239, %p240;
	selp.u64 	%rd162, 1, 0, %p241;
	sub.s64 	%rd163, %rd162, %rd160;
	shl.b64 	%rd164, %rd163, 27;
	add.s64 	%rd165, %rd164, %rd157;
	shl.b64 	%rd166, %rd165, 2;
	add.s64 	%rd167, %rd3, %rd166;
	st.global.v4.u32 	[%rd167], {%r2729, %r2727, %r2728, %r2726};
	bra.uni 	$L__BB0_35;
$L__BB0_36:                             // %L78656
	st.global.u32 	[%rd5], %r2862;
	ret;
$L__BB0_9:                              // %L177
	mov.u32 	%r2861, 2;
	st.global.u32 	[%rd5], %r2861;
	mov.u64 	%rd542, exception6764;
	cvta.global.u64 	%rd543, %rd542;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd543;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r201;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L283
	mov.u32 	%r2860, 3;
	st.global.u32 	[%rd5], %r2860;
	mov.u64 	%rd540, exception6764;
	cvta.global.u64 	%rd541, %rd540;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd541;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r201;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd44, exception1;
	cvta.global.u64 	%rd45, %rd44;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd45;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r201;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd46, exception1;
	cvta.global.u64 	%rd47, %rd46;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r201;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
