// Seed: 3120104597
module module_0;
  logic [-1 : 1] id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output tri1 id_10;
  output logic [7:0] id_9;
  output logic [7:0] id_8;
  output wor id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output supply1 id_2;
  input wire id_1;
  assign id_7 = 1;
  module_0 modCall_1 ();
  assign id_10 = -1 == -1;
  assign id_8[-1] = id_6;
  assign id_2 = 1 == 1'h0;
  assign id_9[-1] = -1;
endmodule
