
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000067                       # Number of seconds simulated
sim_ticks                                    66568920                       # Number of ticks simulated
final_tick                                   66568920                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 454293                       # Simulator instruction rate (inst/s)
host_op_rate                                   498039                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              284707898                       # Simulator tick rate (ticks/s)
host_mem_usage                                 651012                       # Number of bytes of host memory used
host_seconds                                     0.23                       # Real time elapsed on the host
sim_insts                                      106215                       # Number of instructions simulated
sim_ops                                        116446                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           435                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           34240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           14208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               48448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          34240                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              535                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              222                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  757                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          514354146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          213432935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              727787081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     514354146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         514354146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         514354146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         213432935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             727787081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       535.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       222.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1510                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          757                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   48448                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    48448                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 71                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       66479310                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    757                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      440                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      232                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       66                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          118                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     409.491525                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    262.758517                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    345.425707                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            27     22.88%     22.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           26     22.03%     44.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           11      9.32%     54.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      9.32%     63.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      7.63%     71.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      5.93%     77.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      5.08%     82.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      3.39%     85.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           17     14.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           118                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        34240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        14208                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 514354146.048936963081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 213432935.369839251041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          535                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          222                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17576445                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      8536165                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32853.17                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     38451.19                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      11918860                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 26112610                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3785000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15744.86                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34494.86                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        727.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     727.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          5.69                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      5.69                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.40                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       638                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.28                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       87819.43                       # Average gap between requests
system.mem_ctrl.pageHitRate                     84.28                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3705660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6432450                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                302400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         15066810                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5895840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy           1891980                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                39039525                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             586.452732                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              51605815                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        595050                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2080000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF       3280225                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     15352535                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       12236245                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     33024865                       # Time in different power states
system.mem_ctrl_1.actEnergy                    307020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    163185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1699320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3112200                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                326880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14184450                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3317280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           5147940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                31946115                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             479.895348                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              58748815                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        686805                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      19147865                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8637130                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5425495                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     31111625                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   17271                       # Number of BP lookups
system.cpu.branchPred.condPredicted             12130                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                13067                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    6515                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.858422                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2252                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                366                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             396                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                160                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              236                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        66568920                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           153033                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              32953                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         136735                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       17271                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               8927                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         64666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3046                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            54                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     17235                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   491                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              99200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.524567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.404063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    42082     42.42%     42.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6327      6.38%     48.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7463      7.52%     56.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    43328     43.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                99200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.112858                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.893500                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    26924                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 19471                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     43873                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7715                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1217                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 6677                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   315                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 145566                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   704                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1217                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    29526                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    7716                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2392                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     48924                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  9425                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 143854                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                   5593                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2098                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              215395                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                680539                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           214996                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                178441                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    36953                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 69                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             70                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     10163                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                10248                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9580                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1132                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1064                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     139675                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 108                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    127836                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               206                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           23336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        70158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         99200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.288669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.195468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34501     34.78%     34.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               27761     27.98%     62.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               10739     10.83%     73.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               26199     26.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           99200                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                108234     84.67%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.30%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                10450      8.17%     93.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8745      6.84%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 127836                       # Type of FU issued
system.cpu.iq.rate                           0.835349                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             355046                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            163170                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       124978                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 127815                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              409                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2604                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1976                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1266                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1217                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    7069                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   586                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              139783                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               181                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 10248                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 9580                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     25                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   547                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            560                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          726                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1286                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                126991                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 10229                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               845                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        18855                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    13801                       # Number of branches executed
system.cpu.iew.exec_stores                       8626                       # Number of stores executed
system.cpu.iew.exec_rate                     0.829828                       # Inst execution rate
system.cpu.iew.wb_sent                         125336                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        124994                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     94416                       # num instructions producing a value
system.cpu.iew.wb_consumers                    242797                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.816778                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.388868                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           23341                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1153                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        92852                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.254103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.189640                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32624     35.14%     35.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        28290     30.47%     65.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7658      8.25%     73.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        24280     26.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        92852                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               106215                       # Number of instructions committed
system.cpu.commit.committedOps                 116446                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          15248                       # Number of memory references committed
system.cpu.commit.loads                          7644                       # Number of loads committed
system.cpu.commit.membars                          42                       # Number of memory barriers committed
system.cpu.commit.branches                      12458                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    108145                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2065                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           100827     86.59%     86.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             371      0.32%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7644      6.56%     93.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7588      6.52%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            116446                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 24280                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       208151                       # The number of ROB reads
system.cpu.rob.rob_writes                      285949                       # The number of ROB writes
system.cpu.timesIdled                             412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           53833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      106215                       # Number of Instructions Simulated
system.cpu.committedOps                        116446                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.440785                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.440785                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.694066                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.694066                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   174876                       # number of integer regfile reads
system.cpu.int_regfile_writes                  103089                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    410872                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    84373                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   17948                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    169                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           178.998380                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               15260                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.918919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155295                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   178.998380                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.349606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.349606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.478516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             64503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            64503                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         8132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8132                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         6785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6785                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           42                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data        14917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            14917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        14917                       # number of overall hits
system.cpu.dcache.overall_hits::total           14917                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          708                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1060                       # number of overall misses
system.cpu.dcache.overall_misses::total          1060                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22198050                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22198050                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65168653                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65168653                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     87366703                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     87366703                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     87366703                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     87366703                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         7493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        15977                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15977                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15977                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041490                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094488                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066345                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066345                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63062.642045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63062.642045                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92046.120056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92046.120056                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82421.417925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82421.417925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82421.417925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82421.417925                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          493                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.818182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            4                       # number of writebacks
system.cpu.dcache.writebacks::total                 4                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          178                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          622                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          622                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          800                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          800                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           86                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           86                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          260                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          260                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11819820                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11819820                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8072295                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8072295                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19892115                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19892115                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19892115                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19892115                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016273                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016273                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016273                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016273                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        67930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        67930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93863.895349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93863.895349                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76508.134615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76508.134615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76508.134615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76508.134615                       # average overall mshr miss latency
system.cpu.dcache.replacements                     14                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.912132                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               559                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.572451                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80475                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.912132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.434781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.434781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          529                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.688802                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            103969                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           103969                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16531                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16531                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16531                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16531                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16531                       # number of overall hits
system.cpu.icache.overall_hits::total           16531                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          704                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           704                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          704                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            704                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          704                       # number of overall misses
system.cpu.icache.overall_misses::total           704                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52641090                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52641090                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     52641090                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52641090                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52641090                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52641090                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17235                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040847                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040847                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040847                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040847                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040847                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74774.275568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74774.275568                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74774.275568                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74774.275568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74774.275568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74774.275568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          552                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          560                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          560                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43195065                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43195065                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43195065                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43195065                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43195065                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43195065                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032492                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032492                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032492                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032492                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032492                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032492                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77134.044643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77134.044643                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77134.044643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77134.044643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77134.044643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77134.044643                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          490.309959                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                815                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              757                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.076618                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            70905                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   325.322615                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   164.987343                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.039712                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.020140                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.059852                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          757                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          612                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.092407                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses            53493                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses           53493                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            4                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            4                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           23                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           31                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           54                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           31                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              54                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           31                       # number of overall hits
system.cpu.l2cache.overall_hits::total             54                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           86                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           86                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          537                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          143                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          680                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          537                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          229                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           766                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          537                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          229                       # number of overall misses
system.cpu.l2cache.overall_misses::total          766                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      7921350                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      7921350                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     41917470                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     11114250                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     53031720                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     41917470                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     19035600                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     60953070                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     41917470                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     19035600                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     60953070                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            4                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            4                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           86                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           86                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          560                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          734                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          560                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          260                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          820                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          560                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          260                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          820                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.958929                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.821839                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.926431                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.958929                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.880769                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.934146                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.958929                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.880769                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.934146                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 92108.720930                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 92108.720930                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 78058.603352                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 77722.027972                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77987.823529                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 78058.603352                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 83124.890830                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 79573.198433                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 78058.603352                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 83124.890830                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 79573.198433                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           86                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           86                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          536                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          137                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          673                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          536                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          223                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          536                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          223                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      7173150                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      7173150                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     37194240                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9514320                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     46708560                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     37194240                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     16687470                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     53881710                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     37194240                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     16687470                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     53881710                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.957143                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.787356                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.916894                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.957143                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.857692                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.925610                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.957143                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.857692                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.925610                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 83408.720930                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 83408.720930                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69392.238806                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69447.591241                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69403.506686                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 69392.238806                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 74831.704036                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70990.395257                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 69392.238806                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 74831.704036                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 70990.395257                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            864                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           94                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 732                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             4                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                40                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 86                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                86                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            734                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1149                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          533                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1682                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        35776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        16832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                820                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.065854                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.248177                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      766     93.41%     93.41% # Request fanout histogram
system.l2bus.snoop_fanout::1                       54      6.59%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  820                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               382800                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1216259                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              565929                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     66568920                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                671                       # Transaction distribution
system.membus.trans_dist::ReadExReq                86                       # Transaction distribution
system.membus.trans_dist::ReadExResp               86                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           671                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 757                       # Request fanout histogram
system.membus.reqLayer0.occupancy              329295                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1762365                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
