verilog xil_defaultlib --include "C:/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/ec67/hdl" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/34f8/hdl" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/d0f7" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/25b7/hdl/verilog" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/896c/hdl/verilog" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_processing_system7_0_0/sim/dualCore_processing_system7_0_0.v" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_clk_wiz_0_0/dualCore_clk_wiz_0_0_clk_wiz.v" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_clk_wiz_0_0/dualCore_clk_wiz_0_0.v" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/sim/bd_ea0a.v" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_ea0a_one_0.v" \

sv xil_defaultlib --include "C:/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/ec67/hdl" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/34f8/hdl" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/d0f7" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/25b7/hdl/verilog" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/896c/hdl/verilog" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_ea0a_arinsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_ea0a_rinsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_ea0a_awinsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_ea0a_winsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_ea0a_binsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_ea0a_aroutsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_ea0a_routsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_ea0a_awoutsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_ea0a_woutsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_ea0a_boutsw_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_ea0a_arni_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_ea0a_rni_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_ea0a_awni_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_ea0a_wni_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_ea0a_bni_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_ea0a_s00mmu_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_ea0a_s00tr_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_ea0a_s00sic_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_ea0a_s00a2s_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_ea0a_sarn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_ea0a_srn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_ea0a_sawn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_ea0a_swn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_ea0a_sbn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_ea0a_m00s2a_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_ea0a_m00arn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_ea0a_m00rn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_ea0a_m00awn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_ea0a_m00wn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_ea0a_m00bn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_ea0a_m00e_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_ea0a_m01s2a_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_ea0a_m01arn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_ea0a_m01rn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_ea0a_m01awn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_ea0a_m01wn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_ea0a_m01bn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_ea0a_m01e_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_ea0a_m02s2a_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_ea0a_m02arn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_ea0a_m02rn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_ea0a_m02awn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_ea0a_m02wn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_ea0a_m02bn_0.sv" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_ea0a_m02e_0.sv" \

verilog xil_defaultlib --include "C:/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/ec67/hdl" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/34f8/hdl" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/d0f7" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/25b7/hdl/verilog" --include "../../../../dualCore.gen/sources_1/bd/dualCore/ipshared/896c/hdl/verilog" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/dualCore_smartconnect_0_0/sim/dualCore_smartconnect_0_0.v" \
"../../../../dualCore.gen/sources_1/bd/dualCore/ip/fifo_generator_0/sim/fifo_generator_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
