============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:08:24 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[21]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    2310         -  
      Drv Adjust:+       0         0  
         Arrival:=    2310            
                                      
   Required Time:=    2310            
       Data Path:-    2310            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2310            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  B[21]                                                   -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g329/X                                                  -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2 10.5    85   352     352    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g132/Y       -       A->Y  R     sky130_fd_sc_hd__inv_2         2  9.1    54    77     429    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g131/Y       -       A->Y  F     sky130_fd_sc_hd__inv_2         2  8.4    27    40     469    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g126__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7   195    52     521    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g121__5477/Y -       B->Y  F     sky130_fd_sc_hd__nand2_1       2  6.2    70   102     624    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g84__3680/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7    52    70     694    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g82__5526/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       2  8.4    69    76     769    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g62__7098/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    84     853    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g60__5122/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    48    61     914    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g62__6161/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    74     989    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g60__7482/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    48    61    1050    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g62__7410/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    74    1124    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g60__2346/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    48    61    1186    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g59__4319/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    74    1260    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g57__5107/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    48    61    1321    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g59__2802/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    74    1396    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g57__3680/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    48    61    1457    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g59__1881/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    74    1531    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g57__7098/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    48    61    1593    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g59__9945/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    74    74    1667    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g57__6161/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.3    71    68    1735    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g59__5477/Y -       B1->Y R     sky130_fd_sc_hd__o21ai_2       1  6.1   119    72    1807    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g57__7410/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_2      2  8.1    60    82    1888    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g59__4319/Y -       B1->Y R     sky130_fd_sc_hd__o21ai_1       1  3.8   250    84    1973    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g57__5107/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_1      1  3.5    65    93    2066    (-,-) 
  g835__1881/Y                                            -       B->Y  R     sky130_fd_sc_hd__nand2_1       1 10.1   108   115    2181    (-,-) 
  g825__5526/Y                                            -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 51.3   118   128    2309    (-,-) 
  Cout                                                    -       -     F     (port)                         -    -     -     0    2310    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

