{
  "processor": "TI TMS9900",
  "year": 1976,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 3.0,
    "transistors": 8000,
    "technology": "NMOS",
    "package": "64-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      8,
      64
    ],
    "typical_cpi": 20.0
  },
  "validated_performance": {
    "ips_min": 100000,
    "ips_max": 300000,
    "mips_typical": 0.1
  },
  "notes": "Memory-to-memory architecture",
  "model_accuracy": {
    "target_error_pct": 15,
    "confidence": "Medium"
  },
  "validation_date": "2026-01-27",
  "accuracy": {
    "expected_cpi": 20.0,
    "expected_ipc": 0.05,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control"
    ],
    "predicted_cpi": 19.06,
    "cpi_error_percent": 4.7,
    "ipc_error_percent": 4.7,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-28",
    "notes": "Model calibrated and validated"
  }
}