INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-2951] 'WAIT_BITS' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:85]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:85]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:1]
