$date
	Wed Feb  2 22:40:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_rom $end
$scope module U0 $end
$var wire 3 ! addr [2:0] $end
$upscope $end
$upscope $end
$scope module tb_rom $end
$scope module U0 $end
$var wire 16 " dout [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001000110100 "
b0 !
$end
#10
b101011001111000 "
b1 !
#20
b1010101111001101 "
b10 !
#30
b1110111011111111 "
b11 !
#40
b111100011001101 "
b100 !
#50
b1010101100100011 "
b101 !
#60
b101010101100110 "
b110 !
#70
b10001010011001 "
b111 !
#85
