// Seed: 679385042
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3 - (1);
  supply1 id_4;
  id_5(
      .id_0(),
      .sum(id_2),
      .id_1(1'b0),
      .id_2(id_4++),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_4),
      .id_6(id_3),
      .id_7({1, 1}),
      .id_8({id_2, 1})
  );
  logic [7:0] id_6;
  always_comb @(negedge 1);
  wire id_7;
  assign id_6[1] = 1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    if (id_1) id_2 <= 1 * id_1 + 1;
  end
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  always @*;
  wire id_5;
endmodule
