Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  6 13:37:47 2019
| Host         : DESKTOP-3L3CN7P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_4bit_control_sets_placed.rpt
| Design       : ALU_4bit
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      5 |            1 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|      9 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+------------------+------------------+----------------+
|            Clock Signal           | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+------------------+------------------+----------------+
|  FPUMatissaResult_reg[5]_i_2_n_0  |               |                  |                1 |              1 |
|  FPUResult_reg[6]_i_2_n_0         |               |                  |                1 |              1 |
|  Result_reg[4]_i_2_n_0            |               |                  |                4 |              5 |
|  FPUResult_reg[5]_i_2_n_0         |               |                  |                2 |              6 |
|  Change_IBUF_BUFG                 |               |                  |                5 |              7 |
|  ResultMul_reg[7]_i_2_n_0         |               |                  |                2 |              8 |
|  FPUExponentResult_reg[2]_i_2_n_0 |               |                  |                4 |              9 |
+-----------------------------------+---------------+------------------+------------------+----------------+


