0.6
2019.2
Nov  6 2019
21:57:16
D:/Project/FPGA/FPGA/EDAdesign/Vivado/Running_Light/Running_Light.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA/FPGA/EDAdesign/Vivado/Running_Light/Running_Light.srcs/sources_1/new/Running_Light.v,1687257707,verilog,,D:/Project/FPGA/FPGA/EDAdesign/Vivado/Running_Light/Running_Light.srcs/sources_1/new/Running_Light_top.v,,Running_Light,,,,,,,,
D:/Project/FPGA/FPGA/EDAdesign/Vivado/Running_Light/Running_Light.srcs/sources_1/new/Running_Light_top.v,1687257991,verilog,,,,Running_Light_top,,,,,,,,
