# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab10.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../Lab10.srcs/sources_1/new/AU.vhd" \
"../../../../Lab10.srcs/sim_1/new/Test_AU.vhd" \

# Do not sort compile order
nosort
