Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_027.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3536150 heartbeat IPC: 2.82793 cumulative IPC: 2.82793 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7077514 heartbeat IPC: 2.82377 cumulative IPC: 2.82585 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10613759 heartbeat IPC: 2.82786 cumulative IPC: 2.82652 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14155285 heartbeat IPC: 2.82364 cumulative IPC: 2.8258 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17690990 heartbeat IPC: 2.82829 cumulative IPC: 2.8263 (Simulation time: 0 hr 2 min 15 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17690990 (Simulation time: 0 hr 2 min 15 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 25431910 heartbeat IPC: 1.29184 cumulative IPC: 1.29184 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 33111113 heartbeat IPC: 1.30222 cumulative IPC: 1.29701 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 40784159 heartbeat IPC: 1.30326 cumulative IPC: 1.29909 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 48553522 heartbeat IPC: 1.28711 cumulative IPC: 1.29607 (Simulation time: 0 hr 4 min 6 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 56195899 heartbeat IPC: 1.30849 cumulative IPC: 1.29854 (Simulation time: 0 hr 4 min 33 sec) 
Finished CPU 0 instructions: 50000001 cycles: 38504909 cumulative IPC: 1.29854 (Simulation time: 0 hr 4 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.29854 instructions: 50000001 cycles: 38504909
L1D TOTAL     ACCESS:   20650451  HIT:   19048430  MISS:    1602021
L1D LOAD      ACCESS:    7314178  HIT:    6623708  MISS:     690470
L1D RFO       ACCESS:    6306461  HIT:    6019714  MISS:     286747
L1D PREFETCH  ACCESS:    7029812  HIT:    6405008  MISS:     624804
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16873533  ISSUED:   16578978  USEFUL:     320355  USELESS:     948433
L1D AVERAGE MISS LATENCY: 23.6398 cycles
L1I TOTAL     ACCESS:   14758940  HIT:   10325618  MISS:    4433322
L1I LOAD      ACCESS:    9389250  HIT:    8707374  MISS:     681876
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5369690  HIT:    1618244  MISS:    3751446
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:  132384460  ISSUED:   28691973  USEFUL:    4323323  USELESS:    2669814
L1I AVERAGE MISS LATENCY: 17.6254 cycles
L2C TOTAL     ACCESS:    8032756  HIT:    7205327  MISS:     827429
L2C LOAD      ACCESS:    1230023  HIT:     971199  MISS:     258824
L2C RFO       ACCESS:     284075  HIT:     196075  MISS:      88000
L2C PREFETCH  ACCESS:    5959363  HIT:    5486066  MISS:     473297
L2C WRITEBACK ACCESS:     559295  HIT:     551987  MISS:       7308
L2C PREFETCH  REQUESTED:    9972302  ISSUED:    9633101  USEFUL:      84199  USELESS:     838613
L2C AVERAGE MISS LATENCY: 37.1593 cycles
LLC TOTAL     ACCESS:    2406185  HIT:    2373607  MISS:      32578
LLC LOAD      ACCESS:     258692  HIT:     254961  MISS:       3731
LLC RFO       ACCESS:      87958  HIT:      73997  MISS:      13961
LLC PREFETCH  ACCESS:    1909249  HIT:    1894541  MISS:      14708
LLC WRITEBACK ACCESS:     150286  HIT:     150108  MISS:        178
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       4609  USELESS:      20487
LLC AVERAGE MISS LATENCY: 182.1 cycles
Major fault: 0 Minor fault: 2477
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11043  ROW_BUFFER_MISS:      21354
 DBUS_CONGESTED:      22002
 WQ ROW_BUFFER_HIT:       1553  ROW_BUFFER_MISS:      13984  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8082% MPKI: 0.35064 Average ROB Occupancy at Mispredict: 160.099

Branch types
NOT_BRANCH: 40857454 81.7149%
BRANCH_DIRECT_JUMP: 526634 1.05327%
BRANCH_INDIRECT: 205902 0.411804%
BRANCH_CONDITIONAL: 6184045 12.3681%
BRANCH_DIRECT_CALL: 938467 1.87693%
BRANCH_INDIRECT_CALL: 174486 0.348972%
BRANCH_RETURN: 1112957 2.22591%
BRANCH_OTHER: 0 0%

