Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Tue May 05 15:30:54 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design            : system_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.097        0.000                      0                 4660        0.017        0.000                      0                 4660        4.020        0.000                       0                  2381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.097        0.000                      0                 4660        0.017        0.000                      0                 4660        4.020        0.000                       0                  2381  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 4.024ns (45.892%)  route 4.744ns (54.108%))
  Logic Levels:           13  (CARRY4=6 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.662     2.970    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y66                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.488 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=18, routed)          1.196     4.684    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_slv_reg1_reg[2]
    SLICE_X9Y63          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_187/O
                         net (fo=1, routed)           0.622     5.430    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_187
    SLICE_X8Y63          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.826 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000     5.826    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata_reg[7]_i_157
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.141 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_150/O[3]
                         net (fo=2, routed)           0.609     6.750    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_4_axi_rdata_reg[7]_i_150
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.307     7.057 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_179/O
                         net (fo=1, routed)           0.427     7.484    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_179
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.124     7.608 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_151/O
                         net (fo=1, routed)           0.000     7.608    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_151
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.863 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_111/O[3]
                         net (fo=1, routed)           0.590     8.453    system_i/matrix_ip_0/n_42_U0
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.307     8.760 r  system_i/matrix_ip_0/axi_rdata[7]_i_112/O
                         net (fo=1, routed)           0.000     8.760    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_112
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.015 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_86/O[3]
                         net (fo=1, routed)           0.411     9.426    system_i/matrix_ip_0/n_4_axi_rdata_reg[7]_i_86
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.307     9.733 r  system_i/matrix_ip_0/axi_rdata[7]_i_43/O
                         net (fo=1, routed)           0.000     9.733    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_43
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.988 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_24/O[3]
                         net (fo=1, routed)           0.595    10.583    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/C[7]
    SLICE_X5Y62          LUT2 (Prop_lut2_I1_O)        0.307    10.890 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_8/O
                         net (fo=1, routed)           0.000    10.890    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_8
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.138 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.295    11.432    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[7]
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.306    11.738 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.738    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_1
    SLICE_X5Y63          FDRE                                         r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.536    12.728    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X5Y63                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.230    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)        0.031    12.835    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 4.198ns (49.468%)  route 4.288ns (50.532%))
  Logic Levels:           12  (CARRY4=6 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.662     2.970    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y66                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.488 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=18, routed)          1.196     4.684    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_slv_reg1_reg[2]
    SLICE_X9Y63          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_187/O
                         net (fo=1, routed)           0.622     5.430    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_187
    SLICE_X8Y63          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.826 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000     5.826    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata_reg[7]_i_157
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.149 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_150/O[1]
                         net (fo=2, routed)           0.516     6.665    system_i/matrix_ip_0/n_36_U0
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.306     6.971 r  system_i/matrix_ip_0/axi_rdata[7]_i_153/O
                         net (fo=1, routed)           0.000     6.971    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/I6[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.549 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_111/O[2]
                         net (fo=2, routed)           0.613     8.162    system_i/matrix_ip_0/n_43_U0
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.301     8.463 r  system_i/matrix_ip_0/axi_rdata[7]_i_113/O
                         net (fo=1, routed)           0.000     8.463    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_113
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.713 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_86/O[2]
                         net (fo=1, routed)           0.527     9.240    system_i/matrix_ip_0/n_5_axi_rdata_reg[7]_i_86
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.301     9.541 r  system_i/matrix_ip_0/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000     9.541    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_44
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.791 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_24/O[2]
                         net (fo=1, routed)           0.408    10.199    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/C[6]
    SLICE_X5Y62          LUT2 (Prop_lut2_I1_O)        0.301    10.500 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_9/O
                         net (fo=1, routed)           0.000    10.500    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_9
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.748 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.407    11.154    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[6]
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.302    11.456 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    11.456    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[6]_i_1
    SLICE_X5Y63          FDRE                                         r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.536    12.728    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X5Y63                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.230    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)        0.029    12.833    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 4.060ns (49.047%)  route 4.218ns (50.953%))
  Logic Levels:           12  (CARRY4=6 LUT2=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.666     2.974    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y62                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.856     4.286    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_slv_reg1_reg[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I0_O)        0.124     4.410 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_188/O
                         net (fo=1, routed)           0.521     4.931    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_188
    SLICE_X8Y63          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.378 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_157/O[3]
                         net (fo=2, routed)           0.594     5.972    system_i/matrix_ip_0/n_31_U0
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.307     6.279 r  system_i/matrix_ip_0/axi_rdata[7]_i_158/O
                         net (fo=1, routed)           0.000     6.279    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_158
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.534 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_123/O[3]
                         net (fo=2, routed)           0.635     7.169    system_i/matrix_ip_0/n_4_axi_rdata_reg[7]_i_123
    SLICE_X6Y61          LUT2 (Prop_lut2_I0_O)        0.307     7.476 r  system_i/matrix_ip_0/axi_rdata[7]_i_124/O
                         net (fo=1, routed)           0.000     7.476    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_124
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.852 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.852    system_i/matrix_ip_0/n_0_axi_rdata_reg[7]_i_93
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_86/O[0]
                         net (fo=1, routed)           0.553     8.624    system_i/matrix_ip_0/n_7_axi_rdata_reg[7]_i_86
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.295     8.919 r  system_i/matrix_ip_0/axi_rdata[7]_i_46/O
                         net (fo=1, routed)           0.000     8.919    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_46
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.171 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_24/O[0]
                         net (fo=1, routed)           0.487     9.658    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/C[4]
    SLICE_X5Y62          LUT2 (Prop_lut2_I1_O)        0.295     9.953 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_11/O
                         net (fo=1, routed)           0.000     9.953    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_11
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.377 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.571    10.949    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[5]
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.303    11.252 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.252    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[5]_i_1
    SLICE_X7Y62          FDRE                                         r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.492    12.684    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y62                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.031    12.791    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 3.698ns (45.151%)  route 4.492ns (54.849%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.666     2.974    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y62                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.856     4.286    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_slv_reg1_reg[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I0_O)        0.124     4.410 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_188/O
                         net (fo=1, routed)           0.521     4.931    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_188
    SLICE_X8Y63          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.378 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_157/O[3]
                         net (fo=2, routed)           0.594     5.972    system_i/matrix_ip_0/n_31_U0
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.307     6.279 r  system_i/matrix_ip_0/axi_rdata[7]_i_158/O
                         net (fo=1, routed)           0.000     6.279    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_158
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.534 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_123/O[3]
                         net (fo=2, routed)           0.635     7.169    system_i/matrix_ip_0/n_4_axi_rdata_reg[7]_i_123
    SLICE_X6Y61          LUT2 (Prop_lut2_I0_O)        0.307     7.476 r  system_i/matrix_ip_0/axi_rdata[7]_i_124/O
                         net (fo=1, routed)           0.000     7.476    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_124
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.731 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_93/O[3]
                         net (fo=1, routed)           0.411     8.142    system_i/matrix_ip_0/n_4_axi_rdata_reg[7]_i_93
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.307     8.449 r  system_i/matrix_ip_0/axi_rdata[7]_i_55/O
                         net (fo=1, routed)           0.000     8.449    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_55
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.704 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_30/O[3]
                         net (fo=1, routed)           0.595     9.299    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/C[3]
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.307     9.606 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_13/O
                         net (fo=1, routed)           0.000     9.606    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_13
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.854 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.540    10.394    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[3]
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.306    10.700 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.340    11.040    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[3]_i_2
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.124    11.164 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.164    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[3]_i_1
    SLICE_X9Y61          FDRE                                         r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.494    12.686    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y61                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.264    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X9Y61          FDRE (Setup_fdre_C_D)        0.031    12.827    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 3.786ns (46.605%)  route 4.338ns (53.395%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.662     2.970    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X15Y61                                                      r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=20, routed)          1.082     4.508    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/B[0]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.632 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_239/O
                         net (fo=1, routed)           0.000     4.632    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_239
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.210 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_194/O[2]
                         net (fo=2, routed)           0.507     5.717    system_i/matrix_ip_0/n_47_U0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551     6.268 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_162/O[2]
                         net (fo=1, routed)           0.619     6.887    system_i/matrix_ip_0/n_5_axi_rdata_reg[7]_i_162
    SLICE_X6Y61          LUT2 (Prop_lut2_I1_O)        0.301     7.188 r  system_i/matrix_ip_0/axi_rdata[7]_i_125/O
                         net (fo=1, routed)           0.000     7.188    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_125
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.438 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_93/O[2]
                         net (fo=1, routed)           0.527     7.966    system_i/matrix_ip_0/n_5_axi_rdata_reg[7]_i_93
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.301     8.267 r  system_i/matrix_ip_0/axi_rdata[7]_i_56/O
                         net (fo=1, routed)           0.000     8.267    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_56
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.517 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_30/O[2]
                         net (fo=1, routed)           0.408     8.924    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/C[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.301     9.225 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_14/O
                         net (fo=1, routed)           0.000     9.225    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_14
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.473 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.698    10.171    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[2]
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.302    10.473 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.496    10.970    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[2]_i_2
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.094 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    11.094    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[2]_i_1
    SLICE_X8Y62          FDRE                                         r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.493    12.685    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y62                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.077    12.838    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 3.942ns (49.653%)  route 3.997ns (50.347%))
  Logic Levels:           12  (CARRY4=6 LUT2=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.666     2.974    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y62                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.856     4.286    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_slv_reg1_reg[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I0_O)        0.124     4.410 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_188/O
                         net (fo=1, routed)           0.521     4.931    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_188
    SLICE_X8Y63          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.378 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_157/O[3]
                         net (fo=2, routed)           0.594     5.972    system_i/matrix_ip_0/n_31_U0
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.307     6.279 r  system_i/matrix_ip_0/axi_rdata[7]_i_158/O
                         net (fo=1, routed)           0.000     6.279    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_158
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.534 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_123/O[3]
                         net (fo=2, routed)           0.635     7.169    system_i/matrix_ip_0/n_4_axi_rdata_reg[7]_i_123
    SLICE_X6Y61          LUT2 (Prop_lut2_I0_O)        0.307     7.476 r  system_i/matrix_ip_0/axi_rdata[7]_i_124/O
                         net (fo=1, routed)           0.000     7.476    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_124
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.731 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_93/O[3]
                         net (fo=1, routed)           0.411     8.142    system_i/matrix_ip_0/n_4_axi_rdata_reg[7]_i_93
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.307     8.449 r  system_i/matrix_ip_0/axi_rdata[7]_i_55/O
                         net (fo=1, routed)           0.000     8.449    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_55
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.704 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_30/O[3]
                         net (fo=1, routed)           0.595     9.299    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/C[3]
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.307     9.606 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_13/O
                         net (fo=1, routed)           0.000     9.606    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_13
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.007 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.007    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata_reg[7]_i_6
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.229 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.385    10.614    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[4]
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.299    10.913 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    10.913    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[4]_i_1
    SLICE_X7Y62          FDRE                                         r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.492    12.684    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y62                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.029    12.789    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.907ns (25.219%)  route 5.655ns (74.781%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=57, routed)          4.851     9.350    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_wstrb[0]
    SLICE_X18Y62         LUT2 (Prop_lut2_I0_O)        0.149     9.499 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[1]_i_2/O
                         net (fo=1, routed)           0.803    10.302    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/n_0_slv_reg1[1]_i_2
    SLICE_X19Y61         LUT6 (Prop_lut6_I1_O)        0.332    10.634 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.634    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/n_0_slv_reg1[1]_i_1
    SLICE_X19Y61         FDRE                                         r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.487    12.679    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X19Y61                                                      r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)        0.029    12.670    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.674ns (22.436%)  route 5.787ns (77.564%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=57, routed)          4.851     9.350    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_wstrb[0]
    SLICE_X18Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[0]_i_2/O
                         net (fo=1, routed)           0.936    10.410    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/n_0_slv_reg1[0]_i_2
    SLICE_X18Y62         LUT6 (Prop_lut6_I1_O)        0.124    10.534 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.534    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/n_0_slv_reg1[0]_i_1
    SLICE_X18Y62         FDRE                                         r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.486    12.678    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y62                                                      r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X18Y62         FDRE (Setup_fdre_C_D)        0.031    12.671    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.674ns (22.563%)  route 5.745ns (77.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 f  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=57, routed)          4.790     9.288    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_wstrb[0]
    SLICE_X22Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.412 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[0]_i_3/O
                         net (fo=1, routed)           0.956    10.368    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/n_0_slv_reg3[0]_i_3
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.492 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[0]_i_1/O
                         net (fo=1, routed)           0.000    10.492    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/n_0_slv_reg3[0]_i_1
    SLICE_X21Y62         FDRE                                         r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.485    12.677    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y62                                                      r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X21Y62         FDRE (Setup_fdre_C_D)        0.031    12.670    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 3.378ns (45.078%)  route 4.116ns (54.922%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.663     2.971    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y65                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.944     4.371    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_slv_reg1_reg[0]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_192/O
                         net (fo=1, routed)           0.000     4.495    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_192
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     4.725 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_157/O[1]
                         net (fo=2, routed)           0.647     5.372    system_i/matrix_ip_0/n_33_U0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536     5.908 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_123/O[1]
                         net (fo=2, routed)           0.617     6.525    system_i/matrix_ip_0/n_6_axi_rdata_reg[7]_i_123
    SLICE_X6Y61          LUT2 (Prop_lut2_I0_O)        0.306     6.831 r  system_i/matrix_ip_0/axi_rdata[7]_i_126/O
                         net (fo=1, routed)           0.000     6.831    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_126
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.061 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_93/O[1]
                         net (fo=1, routed)           0.529     7.589    system_i/matrix_ip_0/n_6_axi_rdata_reg[7]_i_93
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.306     7.895 r  system_i/matrix_ip_0/axi_rdata[7]_i_57/O
                         net (fo=1, routed)           0.000     7.895    system_i/matrix_ip_0/n_0_axi_rdata[7]_i_57
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.125 r  system_i/matrix_ip_0/axi_rdata_reg[7]_i_30/O[1]
                         net (fo=1, routed)           0.344     8.469    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/C[1]
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.306     8.775 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_15/O
                         net (fo=1, routed)           0.000     8.775    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[7]_i_15
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.002 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.493     9.496    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[1]
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.303     9.799 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.542    10.341    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[1]_i_2
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    10.465    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/n_0_axi_rdata[1]_i_1
    SLICE_X7Y61          FDRE                                         r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        1.493    12.685    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y61                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.029    12.790    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.561%)  route 0.189ns (50.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.564     0.905    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X14Y49                                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.189     1.235    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_aresetn_d_reg[1]
    SLICE_X14Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.280 r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.280    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_m_valid_i_i_1__1
    SLICE_X14Y50         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X14Y50                                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/switches/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/switches/U0/gpio_core_1/Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.424%)  route 0.197ns (48.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.559     0.900    system_i/switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51                                                      r  system_i/switches/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDSE (Prop_fdse_C_Q)         0.164     1.064 r  system_i/switches/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=1, routed)           0.197     1.261    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[2]
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.306 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.306    system_i/switches/U0/gpio_core_1/Read_Reg_In[1]
    SLICE_X23Y51         FDRE                                         r  system_i/switches/U0/gpio_core_1/Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.828     1.198    system_i/switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y51                                                      r  system_i/switches/U0/gpio_core_1/Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.091     1.255    system_i/switches/U0/gpio_core_1/Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.556     0.897    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y61                                                      r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.110     1.148    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X20Y61         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.827     1.197    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y61                                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.287     0.910    
    SLICE_X20Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.994%)  route 0.227ns (55.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.552     0.893    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y67                                                      r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.227     1.261    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/LED[3]
    SLICE_X19Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.306 r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.306    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/reg_data_out[3]
    SLICE_X19Y67         FDRE                                         r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.822     1.192    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X19Y67                                                      r  system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X19Y67         FDRE (Hold_fdre_C_D)         0.092     1.250    system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.513%)  route 0.256ns (64.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.584     0.924    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y42                                                       r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]/Q
                         net (fo=16, routed)          0.256     1.322    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arsize[0]
    SLICE_X3Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.853     1.223    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X3Y50                                                       r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.070     1.264    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[21]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.422%)  route 0.223ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.582     0.923    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X0Y50                                                       r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.223     1.309    system_i/processing_system7_0/inst/M_AXI_GP0_RDATA[21]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[21])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/switches/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.652%)  route 0.250ns (57.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.561     0.901    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49                                                      r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=10, routed)          0.250     1.293    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.338 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.338    system_i/switches/U0/gpio_core_1/Read_Reg_In[0]
    SLICE_X23Y51         FDRE                                         r  system_i/switches/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.828     1.198    system_i/switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y51                                                      r  system_i/switches/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.092     1.261    system_i/switches/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.580     0.921    system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X1Y58                                                       r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  system_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.067     1.129    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X0Y58          SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.849     1.219    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y58                                                       r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.285     0.934    
    SLICE_X0Y58          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.051    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.226ns (51.527%)  route 0.213ns (48.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.564     0.905    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y49                                                      r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=7, routed)           0.213     1.245    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X21Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.343 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.343    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_state[0]_i_1
    SLICE_X21Y50         FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.830     1.200    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y50                                                      r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092     1.263    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.646%)  route 0.190ns (57.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.557     0.898    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X21Y58                                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y58         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=65, routed)          0.190     1.228    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/areset_d1
    SLICE_X22Y58         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2381, routed)        0.826     1.196    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X22Y58                                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y58         FDRE (Hold_fdre_C_R)        -0.018     1.144    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y9    system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y9    system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y10   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y10   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X6Y44    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C                                                                                                         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X6Y44    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C                                                                                                         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X6Y43    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C                                                                                                         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X8Y43    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C                                                                                                          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X6Y42    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C                                                                                                          
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X6Y52    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                       
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X6Y52    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK                                                       
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X6Y52    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK                                                        
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X6Y52    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK                                                        
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X16Y44   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK                                                              
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X16Y44   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK                                                              
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X16Y44   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK                                                              
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X16Y44   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK                                                              
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X16Y44   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK                                                              
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X16Y44   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK                                                              
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X10Y49   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK                                                        
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X6Y52    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                       
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X6Y52    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK                                                       
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X10Y49   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK                                                        
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X10Y49   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK                                                        
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X10Y49   system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK                                                        
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X6Y52    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK                                                        
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X6Y52    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK                                                        
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X20Y56   system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK                                                        
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X16Y58   system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                       



