<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Lab04 - UART\Design01\Source Files\main.c">
<ExpandedNodeIds>
<v>Lab04 - UART</v>
<v>Lab04 - UART\Design01</v>
<v>Lab04 - UART\Design01\TopDesign</v>
<v>Lab04 - UART\Design01\Design01.cydwr</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Pins</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Analog</v>
<v>Lab04 - UART\Design01\Design01.cydwr\DMA</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Clocks</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Interrupts</v>
<v>Lab04 - UART\Design01\Design01.cydwr\System</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Directives</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Flash Security</v>
<v>Lab04 - UART\Design01\Header Files</v>
<v>Lab04 - UART\Design01\Header Files\cyapicallbacks.h</v>
<v>Lab04 - UART\Design01\Source Files</v>
<v>Lab04 - UART\Design01\Source Files\main.c</v>
<v>Lab04 - UART\Design01\Generated_Source</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Lab04 - UART</v>
<v>Lab04 - UART\Design01</v>
<v>Lab04 - UART\Design01\TopDesign</v>
<v>Lab04 - UART\Design01\Design01.cydwr</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Pins</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Analog</v>
<v>Lab04 - UART\Design01\Design01.cydwr\DMA</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Clocks</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Interrupts</v>
<v>Lab04 - UART\Design01\Design01.cydwr\System</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Directives</v>
<v>Lab04 - UART\Design01\Design01.cydwr\Flash Security</v>
<v>Lab04 - UART\Design01\Header Files</v>
<v>Lab04 - UART\Design01\Header Files\cyapicallbacks.h</v>
<v>Lab04 - UART\Design01\Source Files</v>
<v>Lab04 - UART\Design01\Source Files\main.c</v>
<v>Lab04 - UART\Design01\Generated_Source</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cy_boot</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cy_dmac</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cy_lfclk</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\Em_EEPROM_Dynamic</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\Motor</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\PhsANeg</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\PhsAPos</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\PhsBNeg</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\PhsBPos</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\UART</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\UART_rx</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\UART_SCBCLK</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\UART_tx</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cycodeshareexport.ld</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cycodeshareimport.ld</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cycodeshareimport.scat</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cydevice_trm.h</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cydevicegnu_trm.inc</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cydeviceiar_trm.inc</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cydevicerv_trm.inc</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cydisabledsheets.h</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cyfitter.h</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cyfitter_cfg.c</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cyfitter_cfg.h</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cyfittergnu.inc</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cyfitteriar.inc</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cyfitterrv.inc</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\cymetadata.c</v>
<v>Lab04 - UART\Design01\Generated_Source\PSoC4\project.h</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Lab04 - UART</v>
<v>Lab04 - UART\Design01</v>
<v>Lab04 - UART\Design01\TopDesign</v>
<v>Lab04 - UART\Design01\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Lab04 - UART</v>
<v>Lab04 - UART\Design01</v>
<v>Lab04 - UART\Design01\TopDesign</v>
<v>Lab04 - UART\Design01\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Lab04 - UART</v>
<v>Lab04 - UART\Design01</v>
<v>Lab04 - UART\Design01\CortexM0</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Motor.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Motor_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsANeg.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsANeg_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsAPos.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsAPos_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsBNeg.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsBNeg_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsBPos.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsBPos_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Design01.elf</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Design01.hex</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Design01.map</v>
<v>Lab04 - UART\Design01\Design01.gpdsc</v>
<v>Lab04 - UART\Design01\Design01.rpt</v>
<v>Lab04 - UART\Design01\Design01_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Lab04 - UART</v>
<v>Lab04 - UART\Design01</v>
<v>Lab04 - UART\Design01\CortexM0</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Motor.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Motor_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsANeg.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsANeg_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsAPos.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsAPos_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsBNeg.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsBNeg_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsBPos.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\PhsBPos_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Design01.elf</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Design01.hex</v>
<v>Lab04 - UART\Design01\CortexM0\ARM_GCC_541\Debug\Design01.map</v>
<v>Lab04 - UART\Design01\Design01.gpdsc</v>
<v>Lab04 - UART\Design01\Design01.rpt</v>
<v>Lab04 - UART\Design01\Design01_timing.html</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Lab04 - UART</v>
<v>Lab04 - UART\Design01</v>
<v>Lab04 - UART\Design01\PSoC 4 Architecture TRM</v>
<v>Lab04 - UART\Design01\PSoC 4200M Family Datasheet</v>
<v>Lab04 - UART\Design01\System Reference Guides</v>
<v>Lab04 - UART\Design01\System Reference Guides\cy_dmac_v1_10</v>
<v>Lab04 - UART\Design01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Lab04 - UART\Design01\cy_pins_v2_20</v>
<v>Lab04 - UART\Design01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Lab04 - UART\Design01\CyControlReg_v1_80.pdf</v>
<v>Lab04 - UART\Design01\SCB_P4_v4_0.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Lab04 - UART</v>
<v>Lab04 - UART\Design01</v>
<v>Lab04 - UART\Design01\PSoC 4 Architecture TRM</v>
<v>Lab04 - UART\Design01\PSoC 4200M Family Datasheet</v>
<v>Lab04 - UART\Design01\System Reference Guides</v>
<v>Lab04 - UART\Design01\System Reference Guides\cy_dmac_v1_10</v>
<v>Lab04 - UART\Design01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Lab04 - UART\Design01\cy_pins_v2_20</v>
<v>Lab04 - UART\Design01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Lab04 - UART\Design01\CyControlReg_v1_80.pdf</v>
<v>Lab04 - UART\Design01\SCB_P4_v4_0.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\Design01.cydsn\main.c" />
<name v=".\Design01.cydsn\Design01.cydwr" />
<name v=".\Design01.cydsn\TopDesign\TopDesign.cysch" />
</OpenDocs>
<OpenDocsLayout><![CDATA[<?xml version="1.0"?><!--

  Actipro Docking/MDI for WinForms
  Copyright (c) 2001-2016 Actipro Software LLC.  All rights reserved.
  http://www.actiprosoftware.com

--><DocumentLayout Version="1.0"><LayoutData><TabbedMdiRootContainer Orientation="Horizontal"><TabbedMdiContainer Size="1831, 883" SelectedTabbedMdiWindow="0d7ca169-e985-42db-bb5d-ab227ead5400"><ToolWindow Key="Start Page:bd4649ab-da6b-4d04-a663-c722b8bf99db:Start Page" Guid="ead43ad5-701e-41ee-acd3-176a27ede259" /><DocumentWindow Key="C:\Users\Hello Kitty\Desktop\MicrocontrollersLab\Lab 4 - UART Motors\Project\Design01.cydsn\main.c" Guid="0d7ca169-e985-42db-bb5d-ab227ead5400" /><DocumentWindow Key="C:\Users\Hello Kitty\Desktop\MicrocontrollersLab\Lab 4 - UART Motors\Project\Design01.cydsn\Design01.cydwr" Guid="d2a6f13c-2e0e-48e4-b80b-17f8dae01dee" /><DocumentWindow Key="C:\Users\Hello Kitty\Desktop\MicrocontrollersLab\Lab 4 - UART Motors\Project\Design01.cydsn\TopDesign\TopDesign.cysch" Guid="769abe0c-71bd-4f27-8213-1931e57e21c1" /></TabbedMdiContainer></TabbedMdiRootContainer><FloatingContainers /></LayoutData></DocumentLayout>]]></OpenDocsLayout>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>