
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.386185                       # Number of seconds simulated
sim_ticks                                386184556539                       # Number of ticks simulated
final_tick                               719184587175                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 320686                       # Simulator instruction rate (inst/s)
host_op_rate                                   320686                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41281365                       # Simulator tick rate (ticks/s)
host_mem_usage                                2350800                       # Number of bytes of host memory used
host_seconds                                  9354.94                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        72000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     40101248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40173248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        72000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         72000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29948608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29948608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       626582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              627707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        467947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             467947                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       186439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    103839595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104026034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       186439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           186439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        77549989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77549989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        77549989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       186439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    103839595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            181576023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      627708                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     467947                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    627708                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   467947                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   40173248                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                29948608                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             40173248                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             29948608                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               38906                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               39354                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               39325                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               39221                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               38836                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               39244                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               39393                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               39351                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               38824                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               39398                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              39454                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              39470                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              38852                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              39378                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              39386                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              39314                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               29400                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               29529                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               29389                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               29261                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               28952                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               29281                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               29206                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               28862                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               28586                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               29067                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              29048                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              29503                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              29018                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              29438                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              29700                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              29707                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  386184447981                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                627708                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               467947                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  591846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   20205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   20344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  20346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       105429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    665.083042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   331.866641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   890.171968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        26391     25.03%     25.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        11264     10.68%     35.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         6211      5.89%     41.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         4646      4.41%     46.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         4000      3.79%     49.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         3256      3.09%     52.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         2745      2.60%     55.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         2564      2.43%     57.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         2249      2.13%     60.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2010      1.91%     61.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         1971      1.87%     63.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1943      1.84%     65.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1803      1.71%     67.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1757      1.67%     69.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1780      1.69%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1921      1.82%     72.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1843      1.75%     74.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         2069      1.96%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         2310      2.19%     78.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         2175      2.06%     80.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1619      1.54%     82.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1091      1.03%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        14348     13.61%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          663      0.63%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          283      0.27%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          173      0.16%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          140      0.13%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           99      0.09%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           81      0.08%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           71      0.07%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           73      0.07%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           66      0.06%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           59      0.06%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           66      0.06%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           50      0.05%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           50      0.05%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           58      0.06%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           39      0.04%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           34      0.03%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           49      0.05%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           32      0.03%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           28      0.03%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           34      0.03%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           30      0.03%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           29      0.03%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           37      0.04%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           14      0.01%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           20      0.02%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           25      0.02%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            7      0.01%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           12      0.01%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           13      0.01%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           10      0.01%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            7      0.01%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           12      0.01%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           12      0.01%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           10      0.01%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           12      0.01%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            8      0.01%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           10      0.01%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           10      0.01%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           10      0.01%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            8      0.01%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           10      0.01%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            9      0.01%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            8      0.01%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           10      0.01%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            5      0.00%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            6      0.01%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481           15      0.01%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            4      0.00%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            6      0.01%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            8      0.01%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            6      0.01%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            3      0.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            3      0.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            2      0.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            4      0.00%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057            8      0.01%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            8      0.01%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            4      0.00%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            7      0.01%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            7      0.01%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            2      0.00%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            5      0.00%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            8      0.01%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            7      0.01%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            3      0.00%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            6      0.01%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761            3      0.00%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            7      0.01%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            4      0.00%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            4      0.00%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            6      0.01%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            6      0.01%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            2      0.00%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209            3      0.00%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            6      0.01%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            5      0.00%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            3      0.00%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            1      0.00%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            5      0.00%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593            3      0.00%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            4      0.00%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           17      0.02%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            4      0.00%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            3      0.00%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            5      0.00%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            3      0.00%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            3      0.00%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            4      0.00%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            3      0.00%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            2      0.00%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.00%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            4      0.00%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            3      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            1      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            2      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            3      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            1      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            3      0.00%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            2      0.00%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           15      0.01%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          713      0.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::12544-12545            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       105429                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   5853771499                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             18368426499                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3138530000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                9376125000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      9325.66                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  14937.13                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                29262.79                       # Average memory access latency
system.mem_ctrls.avgRdBW                       104.03                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        77.55                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               104.03                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                77.55                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       1.45                       # Average write queue length over time
system.mem_ctrls.readRowHits                   588414                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  401798                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     352469.02                       # Average gap between requests
system.membus.throughput                    181576023                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                6680                       # Transaction distribution
system.membus.trans_dist::ReadResp               6680                       # Transaction distribution
system.membus.trans_dist::Writeback            467947                       # Transaction distribution
system.membus.trans_dist::ReadExReq            621028                       # Transaction distribution
system.membus.trans_dist::ReadExResp           621027                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1723362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1723362                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     70121856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            70121856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               70121856                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1611463923                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2008201891                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       425462840                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    330807027                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6359603                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    255872701                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       245306812                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.870646                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        34963289                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       149350                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            339623532                       # DTB read hits
system.switch_cpus.dtb.read_misses             319783                       # DTB read misses
system.switch_cpus.dtb.read_acv                     3                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        339943315                       # DTB read accesses
system.switch_cpus.dtb.write_hits           208442252                       # DTB write hits
system.switch_cpus.dtb.write_misses            187904                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       208630156                       # DTB write accesses
system.switch_cpus.dtb.data_hits            548065784                       # DTB hits
system.switch_cpus.dtb.data_misses             507687                       # DTB misses
system.switch_cpus.dtb.data_acv                     3                       # DTB access violations
system.switch_cpus.dtb.data_accesses        548573471                       # DTB accesses
system.switch_cpus.itb.fetch_hits           257839265                       # ITB hits
system.switch_cpus.itb.fetch_misses            153327                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       257992592                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  136                       # Number of system calls
system.switch_cpus.numCycles               1159713383                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    516142144                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2198220669                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           425462840                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    280270101                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             431036359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        20607090                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      156520591                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         8906                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       805441                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          204                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         257839265                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3512391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1117993217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.966220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.873057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        686956858     61.45%     61.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         33411687      2.99%     64.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45636390      4.08%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         48775448      4.36%     72.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         40645275      3.64%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         70293098      6.29%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         28973876      2.59%     85.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         67084668      6.00%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         96215917      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1117993217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.366869                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.895486                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        537146081                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     140394737                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         418518657                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9420413                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12513328                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50960523                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        966398                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2174781199                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2342410                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12513328                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        551767903                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        25411630                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     79009994                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         414236648                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      35053713                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2160065566                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           293                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        9975644                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      14267106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1500028162                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2806425954                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2772128141                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     34297813                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426814662                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         73213490                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3923433                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2855956                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          97083611                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    341606896                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    212119789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     19812672                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7313479                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2066158763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      5674585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2053072840                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       588174                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     67773501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     37241154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        37289                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1117993217                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.836391                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.872324                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    375547241     33.59%     33.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    210642375     18.84%     52.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    181363619     16.22%     68.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    130715136     11.69%     80.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     84801182      7.59%     87.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     76952474      6.88%     94.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     44420821      3.97%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11337157      1.01%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2213212      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1117993217                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2249980      9.60%      9.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         715995      3.05%     12.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          8398      0.04%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         4777      0.02%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       12776287     54.50%     67.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       7686204     32.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1487986760     72.48%     72.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3157650      0.15%     72.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      5789899      0.28%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          107      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          716      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      2669314      0.13%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           58      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            1      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    344395985     16.77%     89.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    209072348     10.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2053072840                       # Type of FU issued
system.switch_cpus.iq.rate                   1.770328                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23441642                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011418                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5214333799                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2120358845                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2021058523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     33834913                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     19263630                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     16093533                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2059183335                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        17331145                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     35223013                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     13651450                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        77099                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        15840                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6024100                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      1690942                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1537759                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12513328                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        11535621                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1723075                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2131593844                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3250717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     341606896                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    212119789                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2855943                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1612                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           995                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        15840                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3061857                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3555709                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      6617566                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2045451839                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     340083269                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7621000                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              59760496                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            548713438                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        407157546                       # Number of branches executed
system.switch_cpus.iew.exec_stores          208630169                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.763756                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2038429669                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2037152056                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1114045189                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1562520049                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.756600                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.712980                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     73503959                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      5637296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5393359                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1105479889                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.861478                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.303896                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    422629073     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    243137143     21.99%     60.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    154879043     14.01%     74.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59369577      5.37%     79.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51328844      4.64%     84.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     54532913      4.93%     89.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     40997787      3.71%     92.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     25987783      2.35%     95.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     52617726      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1105479889                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2057826912                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2057826912                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              534051133                       # Number of memory references committed
system.switch_cpus.commit.loads             327955446                       # Number of loads committed
system.switch_cpus.commit.membars             2818580                       # Number of memory barriers committed
system.switch_cpus.commit.branches          398819024                       # Number of branches committed
system.switch_cpus.commit.fp_insts           15974709                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1966709693                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     33249484                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      52617726                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3184078556                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4275175842                       # The number of ROB writes
system.switch_cpus.timesIdled                  438003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                41720166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.579857                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.579857                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.724564                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.724564                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2711370308                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1444089260                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          21586563                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         11414058                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         6675875                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        5637161                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             48942                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.373398                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  768744871                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1388961021                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         376203.575608                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         318262.224005                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          694465.799613                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  22                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  21                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 34942948.681818                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2     66141001                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.356279                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.643721                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            7294.748505                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        25564                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        24402                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            3                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1        239347                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2         239350                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      2618670                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      2488760                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1     0.136364                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    477866                       # number of replacements
system.l2.tags.tagsinuse                 18941.395246                       # Cycle average of tags in use
system.l2.tags.total_refs                      782801                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    604903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.294093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17379.464905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   116.764858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   223.426928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1056.747781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        164.990774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.132595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.001705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.008062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.144511                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       355254                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  355254                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1024726                       # number of Writeback hits
system.l2.Writeback_hits::total               1024726                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        96750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96750                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        452004                       # number of demand (read+write) hits
system.l2.demand_hits::total                   452004                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       452004                       # number of overall hits
system.l2.overall_hits::total                  452004                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5555                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6680                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       621028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              621028                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       626583                       # number of demand (read+write) misses
system.l2.demand_misses::total                 627708                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1125                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       626583                       # number of overall misses
system.l2.overall_misses::total                627708                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     67761973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    327368438                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       395130411                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  37052554522                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37052554522                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     67761973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  37379922960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37447684933                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     67761973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  37379922960                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37447684933                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         1125                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       360809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              361934                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1024726                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1024726                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       717778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            717778                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1078587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1079712                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1078587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1079712                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.015396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.018456                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.865209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865209                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.580929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.581366                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.580929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.581366                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 60232.864889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58932.212061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59151.259132                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 59663.259180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59663.259180                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 60232.864889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59656.778049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59657.810531                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 60232.864889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59656.778049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59657.810531                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               467947                       # number of writebacks
system.l2.writebacks::total                    467947                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5555                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6680                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       621028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         621028                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       626583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            627708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       626583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           627708                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     59147657                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    284530384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    343678041                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  32251497386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32251497386                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     59147657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  32536027770                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32595175427                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     59147657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  32536027770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32595175427                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.015396                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.018456                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.865209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865209                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.580929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.581366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.580929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.581366                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 52575.695111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51220.591179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51448.808533                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 51932.436840                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51932.436840                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 52575.695111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51926.125940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51927.290121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 52575.695111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51926.125940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51927.290121                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   348755448                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             361934                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            361934                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1024726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           717778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          717777                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3181899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3184149                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    134611968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          134683968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             134683968                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1383245370                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1312427                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1157388292                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2159713234                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 15712724.443400                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  15712724.443400                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                19                       # number of replacements
system.cpu.icache.tags.tagsinuse          1870.594237                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1257836107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2710                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          464146.164945                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   287.810978                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1582.783258                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.070266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.386422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.456688                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    257837669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       257837669                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    257837669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        257837669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    257837669                       # number of overall hits
system.cpu.icache.overall_hits::total       257837669                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1591                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1591                       # number of overall misses
system.cpu.icache.overall_misses::total          1591                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     95410523                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95410523                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     95410523                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95410523                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     95410523                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95410523                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    257839260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    257839260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    257839260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    257839260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    257839260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    257839260                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 59968.901948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59968.901948                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 59968.901948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59968.901948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 59968.901948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59968.901948                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1327                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.842105                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          466                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          466                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          466                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1125                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1125                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     68909947                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68909947                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     68909947                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68909947                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     68909947                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68909947                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61253.286222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61253.286222                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61253.286222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61253.286222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61253.286222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61253.286222                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1086048907                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           74773507                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 24649938.046323                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1654929.998828                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  26304868.045150                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          265                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          265                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 4098297.762264                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 282164.177358                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.935586                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.064414                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     225.742956                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         7950                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         7950                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        31423                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       284192                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       315615                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       761875                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       761875                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   118.577358                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1043826                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2513.285674                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           761320778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1046701                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            727.352680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2333.678011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   179.607662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.569746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.043850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.613595                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    298372404                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       298372404                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    192625181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      192625181                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      2818574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2818574                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      2818580                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2818580                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    490997585                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        490997585                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    490997585                       # number of overall hits
system.cpu.dcache.overall_hits::total       490997585                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       462854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        462854                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10651925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10651925                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11114779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11114779                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11114779                       # number of overall misses
system.cpu.dcache.overall_misses::total      11114779                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3207073625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3207073625                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 588859090931                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 588859090931                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       126190                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       126190                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 592066164556                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 592066164556                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 592066164556                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 592066164556                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    298835258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    298835258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    502112364                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    502112364                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    502112364                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    502112364                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001549                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.052401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052401                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022136                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  6928.909818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6928.909818                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 55281.941145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55281.941145                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        12619                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        12619                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 53268.370388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53268.370388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 53268.370388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53268.370388                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2697008                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     71221672                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            175050                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          450013                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.407072                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   158.265810                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1024726                       # number of writebacks
system.cpu.dcache.writebacks::total           1024726                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       102052                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       102052                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      9934148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      9934148                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10036200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10036200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10036200                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10036200                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       360802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       360802                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       717777                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       717777                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1078579                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1078579                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1078579                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1078579                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1828074191                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1828074191                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  38064366567                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38064366567                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       104246                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104246                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  39892440758                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39892440758                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  39892440758                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39892440758                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002148                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  5066.696390                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  5066.696390                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 53030.908718                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53030.908718                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13030.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13030.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 36986.109277                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36986.109277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 36986.109277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36986.109277                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
