/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  reg [7:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [30:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_6z[12] ? celloutsig_1_11z[3] : celloutsig_1_8z;
  assign celloutsig_0_4z = ~_01_;
  assign celloutsig_1_16z = ~celloutsig_1_5z[4];
  assign celloutsig_0_10z = ~celloutsig_0_7z;
  assign celloutsig_1_1z = ~((in_data[142] | in_data[146]) & (in_data[168] | celloutsig_1_0z[1]));
  assign celloutsig_0_19z = ~((celloutsig_0_10z | celloutsig_0_2z[0]) & (celloutsig_0_0z[2] | celloutsig_0_12z[3]));
  assign celloutsig_0_41z = in_data[72] | celloutsig_0_34z[4];
  reg [9:0] _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 10'h000;
    else _10_ <= in_data[27:18];
  assign { _02_[9:6], _00_, _02_[4], _01_, _02_[2:0] } = _10_;
  reg [5:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 6'h00;
    else _11_ <= { celloutsig_0_2z, celloutsig_0_26z };
  assign out_data[37:32] = _11_;
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } == in_data[185:176];
  assign celloutsig_0_7z = celloutsig_0_5z[6] == celloutsig_0_4z;
  assign celloutsig_0_13z = { _02_[2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z } && { in_data[72:67], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_2z } && { celloutsig_0_0z[2], celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_5z[27] & ~(celloutsig_0_8z[2]);
  assign celloutsig_1_5z = { in_data[134:132], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[4:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_5z[26:23], celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[7:4] };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[2:1], celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[75:64] % { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_6z[2:1], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_5z } * { celloutsig_1_7z[8:0], celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_25z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z } * { celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_1_2z = in_data[185] ? { in_data[128:126], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } : in_data[184:179];
  assign celloutsig_0_5z = celloutsig_0_1z[4] ? { in_data[44:41], celloutsig_0_1z[11:5], 1'h1, celloutsig_0_1z[3:0], celloutsig_0_1z[11:5], 1'h1, celloutsig_0_1z[3:0], celloutsig_0_2z } : in_data[70:40];
  assign celloutsig_1_6z = - { celloutsig_1_5z[8:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_8z = - celloutsig_0_1z[10:6];
  assign celloutsig_1_0z = in_data[160:158] | in_data[128:126];
  assign celloutsig_1_19z = { celloutsig_1_6z[15:3], celloutsig_1_16z } | { celloutsig_1_18z[12:5], celloutsig_1_2z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_6z[13:2], celloutsig_1_7z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_8z[1], celloutsig_0_4z, _02_[9:6], _00_, _02_[4], _01_, _02_[2:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_1z[6:2], celloutsig_0_14z } >> { celloutsig_0_5z[19:12], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_24z[5], celloutsig_0_4z, celloutsig_0_19z } >> celloutsig_0_12z[4:2];
  assign celloutsig_0_34z = { celloutsig_0_25z[3:2], celloutsig_0_26z } <<< celloutsig_0_28z[5:1];
  assign celloutsig_1_7z = in_data[143:134] <<< in_data[147:138];
  assign celloutsig_1_11z = celloutsig_1_2z <<< celloutsig_1_6z[11:6];
  assign celloutsig_0_12z = celloutsig_0_1z[8:1] <<< { celloutsig_0_6z[2:1], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[82:80] >>> in_data[74:72];
  assign celloutsig_0_14z = { celloutsig_0_12z[7], celloutsig_0_11z } >>> { in_data[91], celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[29:27] ~^ in_data[15:13];
  assign celloutsig_1_8z = ~((celloutsig_1_2z[0] & celloutsig_1_2z[4]) | celloutsig_1_6z[14]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_28z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_28z = { celloutsig_0_1z[7:2], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign { _02_[5], _02_[3] } = { _00_, _01_ };
  assign { out_data[140:128], out_data[109:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z };
endmodule
