Metric,Value
design__instance__count,144748
design__instance__area,3.75757E+6
design__instance_unmapped__count,0
synthesis__check_error__count,99
design__max_slew_violation__count__corner:nom_tt_025C_1v80,12437
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1756
design__max_cap_violation__count__corner:nom_tt_025C_1v80,49
power__internal__total,0.00041510025039315224
power__switching__total,0.0004782317264471203
power__leakage__total,7.107469173206482E-7
power__total,0.0008940427214838564
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.7235379167263876
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.8698366717555591
timing__hold__ws__corner:nom_tt_025C_1v80,1.5588899501387723
timing__setup__ws__corner:nom_tt_025C_1v80,34.21342594962096
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.677800
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,34.213425
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,14633
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1756
design__max_cap_violation__count__corner:nom_ss_100C_1v60,192
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-3.0728189751331128
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.3551600225552916
timing__hold__ws__corner:nom_ss_100C_1v60,3.0555159267603615
timing__setup__ws__corner:nom_ss_100C_1v60,29.91205234834936
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,3.376041
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,29.912052
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,11729
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1756
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,19
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.67680862829832
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.7628893288579501
timing__hold__ws__corner:nom_ff_n40C_1v95,1.020520585811416
timing__setup__ws__corner:nom_ff_n40C_1v95,35.839211723866654
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.062741
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,35.839211
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,9946
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1756
design__max_cap_violation__count__corner:min_tt_025C_1v80,34
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.6471212637802273
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.8003260503070933
timing__hold__ws__corner:min_tt_025C_1v80,1.6580377540231985
timing__setup__ws__corner:min_tt_025C_1v80,34.3340512405688
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.658038
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,34.334053
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,12069
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1756
design__max_cap_violation__count__corner:min_ss_100C_1v60,144
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.9721039803828027
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.2471353192041166
timing__hold__ws__corner:min_ss_100C_1v60,3.270700247657457
timing__setup__ws__corner:min_ss_100C_1v60,30.194038346438223
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,3.270700
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,30.194038
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,9413
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1756
design__max_cap_violation__count__corner:min_ff_n40C_1v95,11
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.612737211645929
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.7211480505759893
timing__hold__ws__corner:min_ff_n40C_1v95,1.0500627331537806
timing__setup__ws__corner:min_ff_n40C_1v95,35.88536858128703
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.050063
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,35.885368
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,15329
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1756
design__max_cap_violation__count__corner:max_tt_025C_1v80,58
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.7886049814154212
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.9275656061334939
timing__hold__ws__corner:max_tt_025C_1v80,1.4121033630987836
timing__setup__ws__corner:max_tt_025C_1v80,34.11310441792171
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.696457
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,34.113106
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,17820
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1756
design__max_cap_violation__count__corner:max_ss_100C_1v60,239
clock__skew__worst_hold__corner:max_ss_100C_1v60,-3.1366949925276435
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.4261165985119237
timing__hold__ws__corner:max_ss_100C_1v60,2.833645398530664
timing__setup__ws__corner:max_ss_100C_1v60,29.680088560272733
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,3.416807
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,29.680088
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,14518
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1756
design__max_cap_violation__count__corner:max_ff_n40C_1v95,26
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.7477123576374853
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.8050795813437673
timing__hold__ws__corner:max_ff_n40C_1v95,1.0118084434461811
timing__setup__ws__corner:max_ff_n40C_1v95,35.816563173523754
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.074977
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,35.816563
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,17820
design__max_fanout_violation__count,1756
design__max_cap_violation__count,239
clock__skew__worst_hold,-2.612737211645929
clock__skew__worst_setup,0.7211480505759893
timing__hold__ws,1.0118084434461811
timing__setup__ws,29.680088560272733
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,1.050063
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,29.680088
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
flow__warnings__count,1
flow__errors__count,0
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,144735
design__instance__area__stdcell,313571
design__instance__count__macros,13
design__instance__area__macros,3.444E+6
design__instance__utilization,0.369331
design__instance__utilization__stdcell,0.0465931
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,406.16
design__instance__displacement__mean,0.002
design__instance__displacement__max,46.24
route__wirelength__estimated,4.01809E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,312
antenna__violating__pins,346
route__antenna_violation__count,312
route__net,9457
route__net__special,8
route__drc_errors__iter:1,8821
route__wirelength__iter:1,4741188
route__drc_errors__iter:2,1207
route__wirelength__iter:2,4735340
route__drc_errors__iter:3,742
route__wirelength__iter:3,4734023
route__drc_errors__iter:4,8
route__wirelength__iter:4,4734209
route__drc_errors__iter:5,1
route__wirelength__iter:5,4734205
route__drc_errors__iter:6,0
route__wirelength__iter:6,4734206
route__drc_errors,0
route__wirelength,4734206
route__vias,171879
route__vias__singlecut,171879
route__vias__multicut,0
design__disconnected_pin__count,296
design__critical_disconnected_pin__count,0
route__wirelength__max,7183.8
timing__unannotated_net__count__corner:nom_tt_025C_1v80,529
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,529
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,529
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,529
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,529
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,529
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,529
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,529
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,529
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,529
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79969
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000309538
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000319384
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,3.34766E-7
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000319384
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,3.3299999999999997751958294954499617546161971404217183589935302734375E-7
ir__drop__worst,0.0003099999999999999999479582957206957871676422655582427978515625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
