name: 'RDL:regBlock'
description: 'Auto-generation of a Verilog design for Control & Status Registers (CSR)'
author: 'Jungrae Kim <dale40@gmail.com>'

inputs:
  rdl:
    description: "Input file containing the register descriptions in systemRDL"
    type: string
    required: false
  cfg:
    description: "PeakRDL configuration file"
    type: string
    required: false
  top:
    description: "The name of the top-level address map"
    type: string
    required: false
  cpuif:
    description: "The interface used to communicate with CPU"
    required: true 
    default: "apb3-flat"
    type: choice
    options:
      - apb3
      - apb3-flat
      - apb4
      - apb4-flat
      - axi4-lite
      - axi4-lite-flat
      - avalon-mm
      - avalon-mm-flat
      - passthrough
  out:
    description: "The output file name"
    type: string
    required: false
    
runs:
  using: composite
  steps:
    - run: |
        source ${{github.workspace}}/env.source ${{github.workspace}}
        ${{github.workspace}}/rtl-actions/bin/action.rdl-regblock \
          ${{ inputs.rdl && '--rdl inputs.rdl' || '' }} \
          ${{ inputs.cfg && '--cfg inputs.cfg' || '' }} \
          ${{ inputs.top && '--top inputs.top' || '' }} \
          ${{ inputs.out && '--out inputs.out' || '' }} \
          --cpuif ${{ inputs.cpuif }};
      shell: bash
