[2025-09-16 20:17:11] START suite=cs trace=streaming_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2590878 heartbeat IPC: 3.86 cumulative IPC: 3.86 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5444010 cumulative IPC: 3.674 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5444010 cumulative IPC: 3.674 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5444011 heartbeat IPC: 3.505 cumulative IPC: 5 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 17167218 heartbeat IPC: 0.853 cumulative IPC: 0.853 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 31521268 heartbeat IPC: 0.6967 cumulative IPC: 0.767 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 45749777 heartbeat IPC: 0.7028 cumulative IPC: 0.7443 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 60991470 heartbeat IPC: 0.6561 cumulative IPC: 0.7201 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 76908962 heartbeat IPC: 0.6282 cumulative IPC: 0.6996 (Simulation time: 00 hr 05 min 22 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 92679580 heartbeat IPC: 0.6341 cumulative IPC: 0.6878 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 108397240 heartbeat IPC: 0.6362 cumulative IPC: 0.6799 (Simulation time: 00 hr 07 min 18 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 124954544 heartbeat IPC: 0.604 cumulative IPC: 0.6694 (Simulation time: 00 hr 08 min 42 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 138280292 heartbeat IPC: 0.7504 cumulative IPC: 0.6775 (Simulation time: 00 hr 09 min 46 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 149530842 cumulative IPC: 0.6688 (Simulation time: 00 hr 11 min 09 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 149530842 cumulative IPC: 0.6688 (Simulation time: 00 hr 11 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6688 instructions: 100000000 cycles: 149530842
CPU 0 Branch Prediction Accuracy: 99.54% MPKI: 0.0786 Average ROB Occupancy at Mispredict: 1.736e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00571
BRANCH_INDIRECT: 0.0561
BRANCH_CONDITIONAL: 0.01679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 503685
LQ_STALL: 13502
SQ_STALL: 103248


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 227.97801
REPLAY_LOAD: 118.42221
NON_REPLAY_LOAD: 52.6638

== Total ==
ADDR_TRANS: 196973
REPLAY_LOAD: 178107
NON_REPLAY_LOAD: 128605

== Counts ==
ADDR_TRANS: 864
REPLAY_LOAD: 1504
NON_REPLAY_LOAD: 2442

cpu0->cpu0_STLB TOTAL        ACCESS:    1539297 HIT:    1505661 MISS:      33636 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:    1539297 HIT:    1505661 MISS:      33636 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 372.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5112545 HIT:    4490604 MISS:     621941 MSHR_MERGE:         10
cpu0->cpu0_L2C LOAD         ACCESS:    4414252 HIT:    4034339 MISS:     379913 MSHR_MERGE:          7
cpu0->cpu0_L2C RFO          ACCESS:     251933 HIT:      79776 MISS:     172157 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     372535 HIT:     370632 MISS:       1903 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      73825 HIT:       5857 MISS:      67968 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12271228 HIT:    7630130 MISS:    4641098 MSHR_MERGE:     891561
cpu0->cpu0_L1I LOAD         ACCESS:   12271228 HIT:    7630130 MISS:    4641098 MSHR_MERGE:     891561
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22341146 HIT:   19174126 MISS:    3167020 MSHR_MERGE:    2176538
cpu0->cpu0_L1D LOAD         ACCESS:   14052563 HIT:   12247197 MISS:    1805366 MSHR_MERGE:    1140650
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8207261 HIT:    6920203 MISS:    1287058 MSHR_MERGE:    1035117
cpu0->cpu0_L1D TRANSLATION  ACCESS:      81322 HIT:       6726 MISS:      74596 MSHR_MERGE:        771
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9917362 HIT:    9058538 MISS:     858824 MSHR_MERGE:     358755
cpu0->cpu0_ITLB LOAD         ACCESS:    9917362 HIT:    9058538 MISS:     858824 MSHR_MERGE:     358755
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.56 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21514722 HIT:   20150058 MISS:    1364664 MSHR_MERGE:     325436
cpu0->cpu0_DTLB LOAD         ACCESS:   21514722 HIT:   20150058 MISS:    1364664 MSHR_MERGE:     325436
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.75 cycles
cpu0->LLC TOTAL        ACCESS:     843056 HIT:     392828 MISS:     450228 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     379906 HIT:      74534 MISS:     305372 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     172153 HIT:      81765 MISS:      90388 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     223029 HIT:     222080 MISS:        949 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      67968 HIT:      14449 MISS:      53519 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.21 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20737
  ROW_BUFFER_MISS:     428536
  AVG DBUS CONGESTED CYCLE: 5.644
Channel 0 WQ ROW_BUFFER_HIT:      19590
  ROW_BUFFER_MISS:      99416
  FULL:          0
Channel 0 REFRESHES ISSUED:      12461

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       918049       145761        22823        26667
---------------------------------------------------------------
  STLB miss resolved @ L1D                1           44          318         1039        10220
  STLB miss resolved @ L2C                1           46          523         2245         6432
  STLB miss resolved @ LLC                0           57         1007         5663        10424
  STLB miss resolved @ MEM                0           48         3180        11206        41297

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155699        33533       550143         4009         1665
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            7           73          167          345
  STLB miss resolved @ L2C                2            6           71          161          171
  STLB miss resolved @ LLC                1            2          130          463          208
  STLB miss resolved @ MEM                7            3          219          636         1279
[2025-09-16 20:28:21] END   suite=cs trace=streaming_phase2_core3 (rc=0)
