module clkdiv10(
	input wire clk, 
	//input reg counter,
	output wire clkdiv
	);

reg [9:0]cnt;
assign clkdiv = cnt[10];

always @(posedge clk)
begin
	cnt <= (cnt === {10{1'b1}}) ? 10'h0 : cnt + 10'h1;
end

endmodule