<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>DBGDTRTX_EL0</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">DBGDTRTX_EL0, Debug Data Transfer Register, Transmit</h1><p>The DBGDTRTX_EL0 characteristics are:</p><h2>Purpose</h2><p>Transfers data from the PE to an external debugger. For example, it is used by a debug target to transfer data to the debugger. See <a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a> for additional architectural mappings. It is a component of the Debug Communication Channel.</p><h2>Configuration</h2><p>External register DBGDTRTX_EL0 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0[31:0]
            </a>.
          </p><p>External register DBGDTRTX_EL0 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint[31:0]
            </a>.
          </p><p><ins>DBGDTRTX_EL0 is in the Core power domain.
        </ins></p><p><del>DBGDTRTX_EL0 is in the Core power domain.
      RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.</del></p><h2>Attributes</h2><p>DBGDTRTX_EL0 is a 32-bit register.</p><h2>Field descriptions</h2><p>The DBGDTRTX_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#ReturnDTRTX_31">Return DTRTX</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="ReturnDTRTX_31">
                Bits [31:0]
              </h4><p>Return DTRTX.</p><p>Reads of this register:</p><ul><li><p>If TXfull is set to 1, return the last value written to DTRTX.</p></li><li><p>If TXfull is set to 0, return an <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><p>After the read, TXfull is cleared to 0.</p><p>Writes to this register:</p><ul><li><p>If TXfull is set to 1, set DTRTX to <span class="arm-defined-word">UNKNOWN</span>.</p></li><li><p>If TXfull is set to 0, update the value in DTRTX.</p></li></ul><p>After the write, TXfull remains unchanged.</p><p>For the full behavior of the Debug Communications Channel, see <span class="xref">The Debug Communication Channel and Instruction Transfer Register</span>.</p><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><h2>Accessing the DBGDTRTX_EL0</h2><p>If <a href="ext-edscr.html">EDSCR</a>.ITE == 0 when the PE exits Debug state on receiving a Restart request trigger event, the behavior of any operation issued by a DTR access in memory access mode that has not completed execution is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and must do one of the following:</p><ul><li>It must complete execution in Debug state before the PE executes the restart sequence.
</li><li>It must complete execution in Non-debug state before the PE executes the restart sequence.
</li><li>It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an <span class="arm-defined-word">UNKNOWN</span> state.
</li></ul><h4>DBGDTRTX_EL0 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x08C</span></td><td>DBGDTRTX_EL0</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and SoftwareLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and !SoftwareLockStatus()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>