// Seed: 939544299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.type_12 = 0;
  assign id_2 = id_4;
  wire id_6;
  assign id_1 = 1;
  wire id_7;
  id_8(
      id_7, 1'b0, id_2
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  tri  id_4;
  tri0 id_5 = 1;
  assign id_5 = id_4;
  wire id_6;
  wire id_7, id_8, id_9;
  assign id_9 = id_5++;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_9,
      id_6
  );
  assign id_5 = 1;
  wire id_10;
endmodule
