Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,180,latency
Throughput,0.000150,catapult,LUT,509,latency
Throughput,0.000150,catapult,FF,64,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000173,catapult,CLB,35,latency
Throughput,0.000173,catapult,LUT,150,latency
Throughput,0.000173,catapult,FF,30,latency
Throughput,0.000173,catapult,DSP,1,latency
Throughput,0.000173,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000236,catapult,CLB,29,latency
Throughput,0.000236,catapult,LUT,138,latency
Throughput,0.000236,catapult,FF,49,latency
Throughput,0.000236,catapult,DSP,1,latency
Throughput,0.000236,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000119,catapult,CLB,141,latency
Throughput,0.000119,catapult,LUT,507,latency
Throughput,0.000119,catapult,FF,86,latency
Throughput,0.000119,catapult,DSP,1,latency
Throughput,0.000119,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000324,catapult,CLB,164,latency
Throughput,0.000324,catapult,LUT,464,latency
Throughput,0.000324,catapult,FF,77,latency
Throughput,0.000324,catapult,DSP,1,latency
Throughput,0.000324,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000439,catapult,CLB,149,latency
Throughput,0.000439,catapult,LUT,562,latency
Throughput,0.000439,catapult,FF,170,latency
Throughput,0.000439,catapult,DSP,1,latency
Throughput,0.000439,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,60,latency
Throughput,0.000171,catapult,LUT,314,latency
Throughput,0.000171,catapult,FF,33,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000213,catapult,CLB,84,latency
Throughput,0.000213,catapult,LUT,414,latency
Throughput,0.000213,catapult,FF,33,latency
Throughput,0.000213,catapult,DSP,1,latency
Throughput,0.000213,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000163,catapult,CLB,201,latency
Throughput,0.000163,catapult,LUT,769,latency
Throughput,0.000163,catapult,FF,38,latency
Throughput,0.000163,catapult,DSP,1,latency
Throughput,0.000163,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,207,latency
Throughput,0.000216,catapult,LUT,660,latency
Throughput,0.000216,catapult,FF,153,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000237,catapult,CLB,110,latency
Throughput,0.000237,catapult,LUT,460,latency
Throughput,0.000237,catapult,FF,126,latency
Throughput,0.000237,catapult,DSP,1,latency
Throughput,0.000237,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,335,latency
Throughput,0.000304,catapult,LUT,1443,latency
Throughput,0.000304,catapult,FF,363,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000356,catapult,CLB,180,latency
Throughput,0.000356,catapult,LUT,755,latency
Throughput,0.000356,catapult,FF,350,latency
Throughput,0.000356,catapult,DSP,1,latency
Throughput,0.000356,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,382,latency
Throughput,0.000172,catapult,LUT,1790,latency
Throughput,0.000172,catapult,FF,500,latency
Throughput,0.000172,catapult,DSP,2,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,170,latency
Throughput,0.000180,catapult,LUT,837,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,148,latency
Throughput,0.000181,catapult,LUT,455,latency
Throughput,0.000181,catapult,FF,84,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,46,latency
Throughput,0.000167,catapult,LUT,181,latency
Throughput,0.000167,catapult,FF,58,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,54,latency
Throughput,0.000306,catapult,LUT,257,latency
Throughput,0.000306,catapult,FF,30,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,163,latency
Throughput,0.000288,catapult,LUT,526,latency
Throughput,0.000288,catapult,FF,78,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,109,latency
Throughput,0.000183,catapult,LUT,378,latency
Throughput,0.000183,catapult,FF,33,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,170,latency
Throughput,0.000180,catapult,LUT,837,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,170,latency
Throughput,0.000180,catapult,LUT,837,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,180,latency
Throughput,0.000150,catapult,LUT,509,latency
Throughput,0.000150,catapult,FF,64,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,89,latency
Throughput,0.000135,catapult,LUT,299,latency
Throughput,0.000135,catapult,FF,36,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,92,latency
Throughput,0.000111,catapult,LUT,317,latency
Throughput,0.000111,catapult,FF,31,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000173,catapult,CLB,35,latency
Throughput,0.000173,catapult,LUT,150,latency
Throughput,0.000173,catapult,FF,30,latency
Throughput,0.000173,catapult,DSP,1,latency
Throughput,0.000173,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000188,catapult,CLB,151,latency
Throughput,0.000188,catapult,LUT,467,latency
Throughput,0.000188,catapult,FF,80,latency
Throughput,0.000188,catapult,DSP,1,latency
Throughput,0.000188,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,62,latency
Throughput,0.000102,catapult,LUT,217,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,29,latency
Throughput,0.000176,catapult,LUT,150,latency
Throughput,0.000176,catapult,FF,48,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000236,catapult,CLB,29,latency
Throughput,0.000236,catapult,LUT,138,latency
Throughput,0.000236,catapult,FF,49,latency
Throughput,0.000236,catapult,DSP,1,latency
Throughput,0.000236,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,48,latency
Throughput,0.000168,catapult,LUT,214,latency
Throughput,0.000168,catapult,FF,76,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,87,latency
Throughput,0.000148,catapult,LUT,297,latency
Throughput,0.000148,catapult,FF,41,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,163,latency
Throughput,0.000288,catapult,LUT,526,latency
Throughput,0.000288,catapult,FF,78,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,83,latency
Throughput,0.000116,catapult,LUT,303,latency
Throughput,0.000116,catapult,FF,79,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000428,catapult,CLB,74,latency
Throughput,0.000428,catapult,LUT,291,latency
Throughput,0.000428,catapult,FF,111,latency
Throughput,0.000428,catapult,DSP,1,latency
Throughput,0.000428,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,64,latency
Throughput,0.000168,catapult,LUT,280,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000163,catapult,CLB,201,latency
Throughput,0.000163,catapult,LUT,769,latency
Throughput,0.000163,catapult,FF,38,latency
Throughput,0.000163,catapult,DSP,1,latency
Throughput,0.000163,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000163,catapult,CLB,201,latency
Throughput,0.000163,catapult,LUT,769,latency
Throughput,0.000163,catapult,FF,38,latency
Throughput,0.000163,catapult,DSP,1,latency
Throughput,0.000163,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000214,catapult,CLB,90,latency
Throughput,0.000214,catapult,LUT,282,latency
Throughput,0.000214,catapult,FF,80,latency
Throughput,0.000214,catapult,DSP,1,latency
Throughput,0.000214,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,207,latency
Throughput,0.000216,catapult,LUT,660,latency
Throughput,0.000216,catapult,FF,153,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000237,catapult,CLB,110,latency
Throughput,0.000237,catapult,LUT,460,latency
Throughput,0.000237,catapult,FF,126,latency
Throughput,0.000237,catapult,DSP,1,latency
Throughput,0.000237,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000349,catapult,CLB,110,latency
Throughput,0.000349,catapult,LUT,413,latency
Throughput,0.000349,catapult,FF,120,latency
Throughput,0.000349,catapult,DSP,1,latency
Throughput,0.000349,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000305,catapult,CLB,58,latency
Throughput,0.000305,catapult,LUT,280,latency
Throughput,0.000305,catapult,FF,127,latency
Throughput,0.000305,catapult,DSP,1,latency
Throughput,0.000305,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,62,latency
Throughput,0.000204,catapult,LUT,289,latency
Throughput,0.000204,catapult,FF,35,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000375,catapult,CLB,295,latency
Throughput,0.000375,catapult,LUT,1187,latency
Throughput,0.000375,catapult,FF,425,latency
Throughput,0.000375,catapult,DSP,1,latency
Throughput,0.000375,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000316,catapult,CLB,389,latency
Throughput,0.000316,catapult,LUT,1969,latency
Throughput,0.000316,catapult,FF,434,latency
Throughput,0.000316,catapult,DSP,1,latency
Throughput,0.000316,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,601,latency
Throughput,0.000166,catapult,LUT,2929,latency
Throughput,0.000166,catapult,FF,611,latency
Throughput,0.000166,catapult,DSP,2,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,170,latency
Throughput,0.000180,catapult,LUT,837,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,170,latency
Throughput,0.000180,catapult,LUT,837,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,853,latency
Throughput,0.000168,catapult,LUT,4476,latency
Throughput,0.000168,catapult,FF,837,latency
Throughput,0.000168,catapult,DSP,2,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,24,latency
Throughput,0.000241,catapult,LUT,112,latency
Throughput,0.000241,catapult,FF,35,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,51,latency
Throughput,0.000229,catapult,LUT,152,latency
Throughput,0.000229,catapult,FF,37,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,84,latency
Throughput,0.000254,catapult,LUT,224,latency
Throughput,0.000254,catapult,FF,41,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000327,catapult,CLB,132,latency
Throughput,0.000327,catapult,LUT,429,latency
Throughput,0.000327,catapult,FF,65,latency
Throughput,0.000327,catapult,DSP,1,latency
Throughput,0.000327,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000125,catapult,CLB,26,latency
Throughput,0.000125,catapult,LUT,121,latency
Throughput,0.000125,catapult,FF,34,latency
Throughput,0.000125,catapult,DSP,1,latency
Throughput,0.000125,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,48,latency
Throughput,0.000112,catapult,LUT,204,latency
Throughput,0.000112,catapult,FF,36,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,68,latency
Throughput,0.000176,catapult,LUT,236,latency
Throughput,0.000176,catapult,FF,40,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,140,latency
Throughput,0.000157,catapult,LUT,575,latency
Throughput,0.000157,catapult,FF,65,latency
Throughput,0.000157,catapult,DSP,1,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,34,latency
Throughput,0.000122,catapult,LUT,140,latency
Throughput,0.000122,catapult,FF,34,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,50,latency
Throughput,0.000113,catapult,LUT,195,latency
Throughput,0.000113,catapult,FF,36,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000126,catapult,CLB,101,latency
Throughput,0.000126,catapult,LUT,280,latency
Throughput,0.000126,catapult,FF,40,latency
Throughput,0.000126,catapult,DSP,1,latency
Throughput,0.000126,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,173,latency
Throughput,0.000222,catapult,LUT,464,latency
Throughput,0.000222,catapult,FF,58,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,25,latency
Throughput,0.000102,catapult,LUT,121,latency
Throughput,0.000102,catapult,FF,36,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,43,latency
Throughput,0.000113,catapult,LUT,170,latency
Throughput,0.000113,catapult,FF,38,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000091,catapult,CLB,72,latency
Throughput,0.000091,catapult,LUT,266,latency
Throughput,0.000091,catapult,FF,42,latency
Throughput,0.000091,catapult,DSP,1,latency
Throughput,0.000091,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,167,latency
Throughput,0.000165,catapult,LUT,498,latency
Throughput,0.000165,catapult,FF,60,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000150,catapult,CLB,33,latency
Throughput,0.000150,catapult,LUT,137,latency
Throughput,0.000150,catapult,FF,22,latency
Throughput,0.000150,catapult,DSP,1,latency
Throughput,0.000150,catapult,BRAM,0,latency
Throughput,0.000073,catapult,CLB,54,latency
Throughput,0.000073,catapult,LUT,219,latency
Throughput,0.000073,catapult,FF,24,latency
Throughput,0.000073,catapult,DSP,1,latency
Throughput,0.000073,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,92,latency
Throughput,0.000109,catapult,LUT,312,latency
Throughput,0.000109,catapult,FF,28,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000278,catapult,CLB,175,latency
Throughput,0.000278,catapult,LUT,462,latency
Throughput,0.000278,catapult,FF,46,latency
Throughput,0.000278,catapult,DSP,1,latency
Throughput,0.000278,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,26,latency
Throughput,0.000186,catapult,LUT,123,latency
Throughput,0.000186,catapult,FF,40,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,40,latency
Throughput,0.000243,catapult,LUT,154,latency
Throughput,0.000243,catapult,FF,42,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000223,catapult,CLB,77,latency
Throughput,0.000223,catapult,LUT,230,latency
Throughput,0.000223,catapult,FF,46,latency
Throughput,0.000223,catapult,DSP,1,latency
Throughput,0.000223,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,154,latency
Throughput,0.000197,catapult,LUT,584,latency
Throughput,0.000197,catapult,FF,70,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,84,latency
Throughput,0.000192,catapult,LUT,270,latency
Throughput,0.000192,catapult,FF,46,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,29,latency
Throughput,0.000166,catapult,LUT,140,latency
Throughput,0.000166,catapult,FF,40,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,47,latency
Throughput,0.000128,catapult,LUT,201,latency
Throughput,0.000128,catapult,FF,42,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,84,latency
Throughput,0.000162,catapult,LUT,270,latency
Throughput,0.000162,catapult,FF,46,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,182,latency
Throughput,0.000162,catapult,LUT,509,latency
Throughput,0.000162,catapult,FF,64,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,30,latency
Throughput,0.000122,catapult,LUT,118,latency
Throughput,0.000122,catapult,FF,27,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,41,latency
Throughput,0.000141,catapult,LUT,172,latency
Throughput,0.000141,catapult,FF,29,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,89,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,36,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,161,latency
Throughput,0.000155,catapult,LUT,519,latency
Throughput,0.000155,catapult,FF,63,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,29,latency
Throughput,0.000103,catapult,LUT,127,latency
Throughput,0.000103,catapult,FF,25,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,56,latency
Throughput,0.000105,catapult,LUT,256,latency
Throughput,0.000105,catapult,FF,27,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,91,latency
Throughput,0.000110,catapult,LUT,317,latency
Throughput,0.000110,catapult,FF,31,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000123,catapult,CLB,177,latency
Throughput,0.000123,catapult,LUT,529,latency
Throughput,0.000123,catapult,FF,52,latency
Throughput,0.000123,catapult,DSP,1,latency
Throughput,0.000123,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000088,catapult,CLB,60,latency
Throughput,0.000088,catapult,LUT,251,latency
Throughput,0.000088,catapult,FF,62,latency
Throughput,0.000088,catapult,DSP,1,latency
Throughput,0.000088,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,85,latency
Throughput,0.000095,catapult,LUT,293,latency
Throughput,0.000095,catapult,FF,66,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,36,latency
Throughput,0.000112,catapult,LUT,188,latency
Throughput,0.000112,catapult,FF,60,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000092,catapult,CLB,60,latency
Throughput,0.000092,catapult,LUT,251,latency
Throughput,0.000092,catapult,FF,62,latency
Throughput,0.000092,catapult,DSP,1,latency
Throughput,0.000092,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,145,latency
Throughput,0.000180,catapult,LUT,455,latency
Throughput,0.000180,catapult,FF,84,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,33,latency
Throughput,0.000186,catapult,LUT,150,latency
Throughput,0.000186,catapult,FF,30,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,71,latency
Throughput,0.000181,catapult,LUT,213,latency
Throughput,0.000181,catapult,FF,32,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,82,latency
Throughput,0.000240,catapult,LUT,270,latency
Throughput,0.000240,catapult,FF,36,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000430,catapult,CLB,155,latency
Throughput,0.000430,catapult,LUT,426,latency
Throughput,0.000430,catapult,FF,56,latency
Throughput,0.000430,catapult,DSP,1,latency
Throughput,0.000430,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,31,latency
Throughput,0.000145,catapult,LUT,146,latency
Throughput,0.000145,catapult,FF,28,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,59,latency
Throughput,0.000158,catapult,LUT,242,latency
Throughput,0.000158,catapult,FF,30,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,81,latency
Throughput,0.000165,catapult,LUT,321,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,158,latency
Throughput,0.000208,catapult,LUT,471,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,46,latency
Throughput,0.000167,catapult,LUT,181,latency
Throughput,0.000167,catapult,FF,58,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,32,latency
Throughput,0.000154,catapult,LUT,145,latency
Throughput,0.000154,catapult,FF,56,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,46,latency
Throughput,0.000149,catapult,LUT,181,latency
Throughput,0.000149,catapult,FF,58,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,113,latency
Throughput,0.000110,catapult,LUT,250,latency
Throughput,0.000110,catapult,FF,62,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,148,latency
Throughput,0.000207,catapult,LUT,467,latency
Throughput,0.000207,catapult,FF,80,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,47,latency
Throughput,0.000130,catapult,LUT,222,latency
Throughput,0.000130,catapult,FF,72,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,39,latency
Throughput,0.000110,catapult,LUT,184,latency
Throughput,0.000110,catapult,FF,70,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,47,latency
Throughput,0.000122,catapult,LUT,222,latency
Throughput,0.000122,catapult,FF,72,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,92,latency
Throughput,0.000106,catapult,LUT,280,latency
Throughput,0.000106,catapult,FF,76,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,135,latency
Throughput,0.000143,catapult,LUT,457,latency
Throughput,0.000143,catapult,FF,100,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,37,latency
Throughput,0.000184,catapult,LUT,181,latency
Throughput,0.000184,catapult,FF,22,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000068,catapult,CLB,57,latency
Throughput,0.000068,catapult,LUT,236,latency
Throughput,0.000068,catapult,FF,24,latency
Throughput,0.000068,catapult,DSP,1,latency
Throughput,0.000068,catapult,BRAM,0,latency
Throughput,0.000100,catapult,CLB,159,latency
Throughput,0.000100,catapult,LUT,531,latency
Throughput,0.000100,catapult,FF,30,latency
Throughput,0.000100,catapult,DSP,1,latency
Throughput,0.000100,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,154,latency
Throughput,0.000112,catapult,LUT,557,latency
Throughput,0.000112,catapult,FF,46,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,33,latency
Throughput,0.000254,catapult,LUT,157,latency
Throughput,0.000254,catapult,FF,67,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,61,latency
Throughput,0.000232,catapult,LUT,185,latency
Throughput,0.000232,catapult,FF,69,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000261,catapult,CLB,85,latency
Throughput,0.000261,catapult,LUT,274,latency
Throughput,0.000261,catapult,FF,73,latency
Throughput,0.000261,catapult,DSP,1,latency
Throughput,0.000261,catapult,BRAM,0,latency
Throughput,0.000283,catapult,CLB,148,latency
Throughput,0.000283,catapult,LUT,485,latency
Throughput,0.000283,catapult,FF,91,latency
Throughput,0.000283,catapult,DSP,1,latency
Throughput,0.000283,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,35,latency
Throughput,0.000162,catapult,LUT,144,latency
Throughput,0.000162,catapult,FF,73,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,60,latency
Throughput,0.000207,catapult,LUT,224,latency
Throughput,0.000207,catapult,FF,75,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,89,latency
Throughput,0.000158,catapult,LUT,269,latency
Throughput,0.000158,catapult,FF,79,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,232,latency
Throughput,0.000263,catapult,LUT,623,latency
Throughput,0.000263,catapult,FF,95,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,40,latency
Throughput,0.000193,catapult,LUT,169,latency
Throughput,0.000193,catapult,FF,87,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,57,latency
Throughput,0.000193,catapult,LUT,237,latency
Throughput,0.000193,catapult,FF,89,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,95,latency
Throughput,0.000216,catapult,LUT,351,latency
Throughput,0.000216,catapult,FF,93,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000186,catapult,CLB,145,latency
Throughput,0.000186,catapult,LUT,570,latency
Throughput,0.000186,catapult,FF,112,latency
Throughput,0.000186,catapult,DSP,1,latency
Throughput,0.000186,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000094,catapult,CLB,32,latency
Throughput,0.000094,catapult,LUT,155,latency
Throughput,0.000094,catapult,FF,25,latency
Throughput,0.000094,catapult,DSP,1,latency
Throughput,0.000094,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,63,latency
Throughput,0.000129,catapult,LUT,251,latency
Throughput,0.000129,catapult,FF,27,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,90,latency
Throughput,0.000115,catapult,LUT,365,latency
Throughput,0.000115,catapult,FF,31,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000127,catapult,CLB,141,latency
Throughput,0.000127,catapult,LUT,576,latency
Throughput,0.000127,catapult,FF,44,latency
Throughput,0.000127,catapult,DSP,1,latency
Throughput,0.000127,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,40,latency
Throughput,0.000134,catapult,LUT,181,latency
Throughput,0.000134,catapult,FF,30,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000093,catapult,CLB,71,latency
Throughput,0.000093,catapult,LUT,275,latency
Throughput,0.000093,catapult,FF,32,latency
Throughput,0.000093,catapult,DSP,1,latency
Throughput,0.000093,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,146,latency
Throughput,0.000142,catapult,LUT,515,latency
Throughput,0.000142,catapult,FF,36,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,183,latency
Throughput,0.000207,catapult,LUT,781,latency
Throughput,0.000207,catapult,FF,49,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,28,latency
Throughput,0.000251,catapult,LUT,121,latency
Throughput,0.000251,catapult,FF,40,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,39,latency
Throughput,0.000240,catapult,LUT,158,latency
Throughput,0.000240,catapult,FF,42,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,76,latency
Throughput,0.000175,catapult,LUT,248,latency
Throughput,0.000175,catapult,FF,46,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000341,catapult,CLB,234,latency
Throughput,0.000341,catapult,LUT,588,latency
Throughput,0.000341,catapult,FF,69,latency
Throughput,0.000341,catapult,DSP,1,latency
Throughput,0.000341,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,27,latency
Throughput,0.000152,catapult,LUT,140,latency
Throughput,0.000152,catapult,FF,26,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,63,latency
Throughput,0.000131,catapult,LUT,170,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000130,catapult,CLB,95,latency
Throughput,0.000130,catapult,LUT,270,latency
Throughput,0.000130,catapult,FF,26,latency
Throughput,0.000130,catapult,DSP,1,latency
Throughput,0.000130,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,153,latency
Throughput,0.000205,catapult,LUT,455,latency
Throughput,0.000205,catapult,FF,36,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000134,catapult,CLB,103,latency
Throughput,0.000134,catapult,LUT,287,latency
Throughput,0.000134,catapult,FF,33,latency
Throughput,0.000134,catapult,DSP,1,latency
Throughput,0.000134,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000108,catapult,CLB,35,latency
Throughput,0.000108,catapult,LUT,151,latency
Throughput,0.000108,catapult,FF,27,latency
Throughput,0.000108,catapult,DSP,1,latency
Throughput,0.000108,catapult,BRAM,0,latency
Throughput,0.000107,catapult,CLB,61,latency
Throughput,0.000107,catapult,LUT,217,latency
Throughput,0.000107,catapult,FF,29,latency
Throughput,0.000107,catapult,DSP,1,latency
Throughput,0.000107,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,103,latency
Throughput,0.000131,catapult,LUT,287,latency
Throughput,0.000131,catapult,FF,33,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000148,catapult,CLB,182,latency
Throughput,0.000148,catapult,LUT,440,latency
Throughput,0.000148,catapult,FF,51,latency
Throughput,0.000148,catapult,DSP,1,latency
Throughput,0.000148,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,28,latency
Throughput,0.000142,catapult,LUT,149,latency
Throughput,0.000142,catapult,FF,48,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,185,latency
Throughput,0.000102,catapult,FF,50,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,93,latency
Throughput,0.000112,catapult,LUT,321,latency
Throughput,0.000112,catapult,FF,54,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,119,latency
Throughput,0.000110,catapult,LUT,419,latency
Throughput,0.000110,catapult,FF,76,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,38,latency
Throughput,0.000102,catapult,LUT,190,latency
Throughput,0.000102,catapult,FF,60,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,52,latency
Throughput,0.000149,catapult,LUT,244,latency
Throughput,0.000149,catapult,FF,62,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,91,latency
Throughput,0.000105,catapult,LUT,341,latency
Throughput,0.000105,catapult,FF,66,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000136,catapult,CLB,152,latency
Throughput,0.000136,catapult,LUT,618,latency
Throughput,0.000136,catapult,FF,86,latency
Throughput,0.000136,catapult,DSP,1,latency
Throughput,0.000136,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,28,latency
Throughput,0.000252,catapult,LUT,138,latency
Throughput,0.000252,catapult,FF,49,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000303,catapult,CLB,50,latency
Throughput,0.000303,catapult,LUT,204,latency
Throughput,0.000303,catapult,FF,51,latency
Throughput,0.000303,catapult,DSP,1,latency
Throughput,0.000303,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,81,latency
Throughput,0.000251,catapult,LUT,284,latency
Throughput,0.000251,catapult,FF,55,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000284,catapult,CLB,147,latency
Throughput,0.000284,catapult,LUT,492,latency
Throughput,0.000284,catapult,FF,76,latency
Throughput,0.000284,catapult,DSP,1,latency
Throughput,0.000284,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000170,catapult,CLB,26,latency
Throughput,0.000170,catapult,LUT,125,latency
Throughput,0.000170,catapult,FF,51,latency
Throughput,0.000170,catapult,DSP,1,latency
Throughput,0.000170,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,62,latency
Throughput,0.000154,catapult,LUT,180,latency
Throughput,0.000154,catapult,FF,53,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,79,latency
Throughput,0.000174,catapult,LUT,263,latency
Throughput,0.000174,catapult,FF,57,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000193,catapult,CLB,166,latency
Throughput,0.000193,catapult,LUT,429,latency
Throughput,0.000193,catapult,FF,75,latency
Throughput,0.000193,catapult,DSP,1,latency
Throughput,0.000193,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,30,latency
Throughput,0.000151,catapult,LUT,143,latency
Throughput,0.000151,catapult,FF,57,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,43,latency
Throughput,0.000135,catapult,LUT,179,latency
Throughput,0.000135,catapult,FF,59,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,97,latency
Throughput,0.000103,catapult,LUT,272,latency
Throughput,0.000103,catapult,FF,63,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,150,latency
Throughput,0.000124,catapult,LUT,510,latency
Throughput,0.000124,catapult,FF,86,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,38,latency
Throughput,0.000155,catapult,LUT,184,latency
Throughput,0.000155,catapult,FF,71,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,49,latency
Throughput,0.000113,catapult,LUT,213,latency
Throughput,0.000113,catapult,FF,73,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,100,latency
Throughput,0.000111,catapult,LUT,364,latency
Throughput,0.000111,catapult,FF,77,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000112,catapult,CLB,132,latency
Throughput,0.000112,catapult,LUT,454,latency
Throughput,0.000112,catapult,FF,98,latency
Throughput,0.000112,catapult,DSP,1,latency
Throughput,0.000112,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000139,catapult,CLB,44,latency
Throughput,0.000139,catapult,LUT,228,latency
Throughput,0.000139,catapult,FF,99,latency
Throughput,0.000139,catapult,DSP,1,latency
Throughput,0.000139,catapult,BRAM,0,latency
Throughput,0.000222,catapult,CLB,83,latency
Throughput,0.000222,catapult,LUT,353,latency
Throughput,0.000222,catapult,FF,101,latency
Throughput,0.000222,catapult,DSP,1,latency
Throughput,0.000222,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,108,latency
Throughput,0.000152,catapult,LUT,485,latency
Throughput,0.000152,catapult,FF,105,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000156,catapult,CLB,165,latency
Throughput,0.000156,catapult,LUT,783,latency
Throughput,0.000156,catapult,FF,123,latency
Throughput,0.000156,catapult,DSP,1,latency
Throughput,0.000156,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,107,latency
Throughput,0.000270,catapult,LUT,278,latency
Throughput,0.000270,catapult,FF,74,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000345,catapult,CLB,34,latency
Throughput,0.000345,catapult,LUT,135,latency
Throughput,0.000345,catapult,FF,68,latency
Throughput,0.000345,catapult,DSP,1,latency
Throughput,0.000345,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,50,latency
Throughput,0.000295,catapult,LUT,181,latency
Throughput,0.000295,catapult,FF,70,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,107,latency
Throughput,0.000262,catapult,LUT,278,latency
Throughput,0.000262,catapult,FF,74,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000342,catapult,CLB,144,latency
Throughput,0.000342,catapult,LUT,463,latency
Throughput,0.000342,catapult,FF,92,latency
Throughput,0.000342,catapult,DSP,1,latency
Throughput,0.000342,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000233,catapult,CLB,32,latency
Throughput,0.000233,catapult,LUT,145,latency
Throughput,0.000233,catapult,FF,74,latency
Throughput,0.000233,catapult,DSP,1,latency
Throughput,0.000233,catapult,BRAM,0,latency
Throughput,0.000232,catapult,CLB,49,latency
Throughput,0.000232,catapult,LUT,214,latency
Throughput,0.000232,catapult,FF,76,latency
Throughput,0.000232,catapult,DSP,1,latency
Throughput,0.000232,catapult,BRAM,0,latency
Throughput,0.000135,catapult,CLB,91,latency
Throughput,0.000135,catapult,LUT,284,latency
Throughput,0.000135,catapult,FF,80,latency
Throughput,0.000135,catapult,DSP,1,latency
Throughput,0.000135,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,155,latency
Throughput,0.000174,catapult,LUT,621,latency
Throughput,0.000174,catapult,FF,98,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,38,latency
Throughput,0.000120,catapult,LUT,160,latency
Throughput,0.000120,catapult,FF,27,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000102,catapult,CLB,55,latency
Throughput,0.000102,catapult,LUT,249,latency
Throughput,0.000102,catapult,FF,29,latency
Throughput,0.000102,catapult,DSP,1,latency
Throughput,0.000102,catapult,BRAM,0,latency
Throughput,0.000115,catapult,CLB,124,latency
Throughput,0.000115,catapult,LUT,406,latency
Throughput,0.000115,catapult,FF,33,latency
Throughput,0.000115,catapult,DSP,1,latency
Throughput,0.000115,catapult,BRAM,0,latency
Throughput,0.000174,catapult,CLB,122,latency
Throughput,0.000174,catapult,LUT,463,latency
Throughput,0.000174,catapult,FF,58,latency
Throughput,0.000174,catapult,DSP,1,latency
Throughput,0.000174,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000111,catapult,CLB,42,latency
Throughput,0.000111,catapult,LUT,188,latency
Throughput,0.000111,catapult,FF,25,latency
Throughput,0.000111,catapult,DSP,1,latency
Throughput,0.000111,catapult,BRAM,0,latency
Throughput,0.000095,catapult,CLB,76,latency
Throughput,0.000095,catapult,LUT,304,latency
Throughput,0.000095,catapult,FF,27,latency
Throughput,0.000095,catapult,DSP,1,latency
Throughput,0.000095,catapult,BRAM,0,latency
Throughput,0.000117,catapult,CLB,156,latency
Throughput,0.000117,catapult,LUT,548,latency
Throughput,0.000117,catapult,FF,34,latency
Throughput,0.000117,catapult,DSP,1,latency
Throughput,0.000117,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,157,latency
Throughput,0.000153,catapult,LUT,708,latency
Throughput,0.000153,catapult,FF,49,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000122,catapult,CLB,66,latency
Throughput,0.000122,catapult,LUT,293,latency
Throughput,0.000122,catapult,FF,32,latency
Throughput,0.000122,catapult,DSP,1,latency
Throughput,0.000122,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,127,latency
Throughput,0.000110,catapult,LUT,458,latency
Throughput,0.000110,catapult,FF,36,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,53,latency
Throughput,0.000141,catapult,LUT,296,latency
Throughput,0.000141,catapult,FF,30,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,71,latency
Throughput,0.000176,catapult,LUT,292,latency
Throughput,0.000176,catapult,FF,32,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000167,catapult,CLB,239,latency
Throughput,0.000167,catapult,LUT,1107,latency
Throughput,0.000167,catapult,FF,54,latency
Throughput,0.000167,catapult,DSP,1,latency
Throughput,0.000167,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000328,catapult,CLB,54,latency
Throughput,0.000328,catapult,LUT,257,latency
Throughput,0.000328,catapult,FF,30,latency
Throughput,0.000328,catapult,DSP,1,latency
Throughput,0.000328,catapult,BRAM,0,latency
Throughput,0.000346,catapult,CLB,65,latency
Throughput,0.000346,catapult,LUT,264,latency
Throughput,0.000346,catapult,FF,32,latency
Throughput,0.000346,catapult,DSP,1,latency
Throughput,0.000346,catapult,BRAM,0,latency
Throughput,0.000263,catapult,CLB,119,latency
Throughput,0.000263,catapult,LUT,403,latency
Throughput,0.000263,catapult,FF,36,latency
Throughput,0.000263,catapult,DSP,1,latency
Throughput,0.000263,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,171,latency
Throughput,0.000368,catapult,LUT,540,latency
Throughput,0.000368,catapult,FF,53,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000177,catapult,CLB,44,latency
Throughput,0.000177,catapult,LUT,230,latency
Throughput,0.000177,catapult,FF,28,latency
Throughput,0.000177,catapult,DSP,1,latency
Throughput,0.000177,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,62,latency
Throughput,0.000189,catapult,LUT,283,latency
Throughput,0.000189,catapult,FF,30,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000241,catapult,CLB,111,latency
Throughput,0.000241,catapult,LUT,372,latency
Throughput,0.000241,catapult,FF,34,latency
Throughput,0.000241,catapult,DSP,1,latency
Throughput,0.000241,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,176,latency
Throughput,0.000194,catapult,LUT,595,latency
Throughput,0.000194,catapult,FF,51,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,42,latency
Throughput,0.000158,catapult,LUT,192,latency
Throughput,0.000158,catapult,FF,35,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000140,catapult,CLB,46,latency
Throughput,0.000140,catapult,LUT,213,latency
Throughput,0.000140,catapult,FF,37,latency
Throughput,0.000140,catapult,DSP,1,latency
Throughput,0.000140,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,85,latency
Throughput,0.000158,catapult,LUT,297,latency
Throughput,0.000158,catapult,FF,41,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000240,catapult,CLB,156,latency
Throughput,0.000240,catapult,LUT,520,latency
Throughput,0.000240,catapult,FF,57,latency
Throughput,0.000240,catapult,DSP,1,latency
Throughput,0.000240,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000149,catapult,CLB,47,latency
Throughput,0.000149,catapult,LUT,231,latency
Throughput,0.000149,catapult,FF,33,latency
Throughput,0.000149,catapult,DSP,1,latency
Throughput,0.000149,catapult,BRAM,0,latency
Throughput,0.000197,catapult,CLB,99,latency
Throughput,0.000197,catapult,LUT,402,latency
Throughput,0.000197,catapult,FF,35,latency
Throughput,0.000197,catapult,DSP,1,latency
Throughput,0.000197,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,110,latency
Throughput,0.000175,catapult,LUT,464,latency
Throughput,0.000175,catapult,FF,39,latency
Throughput,0.000175,catapult,DSP,1,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000152,catapult,CLB,164,latency
Throughput,0.000152,catapult,LUT,805,latency
Throughput,0.000152,catapult,FF,52,latency
Throughput,0.000152,catapult,DSP,1,latency
Throughput,0.000152,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000131,catapult,CLB,75,latency
Throughput,0.000131,catapult,LUT,381,latency
Throughput,0.000131,catapult,FF,31,latency
Throughput,0.000131,catapult,DSP,1,latency
Throughput,0.000131,catapult,BRAM,0,latency
Throughput,0.000116,catapult,CLB,76,latency
Throughput,0.000116,catapult,LUT,367,latency
Throughput,0.000116,catapult,FF,33,latency
Throughput,0.000116,catapult,DSP,1,latency
Throughput,0.000116,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,183,latency
Throughput,0.000192,catapult,LUT,631,latency
Throughput,0.000192,catapult,FF,37,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,307,latency
Throughput,0.000183,catapult,LUT,1382,latency
Throughput,0.000183,catapult,FF,53,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,91,latency
Throughput,0.000205,catapult,LUT,304,latency
Throughput,0.000205,catapult,FF,57,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000243,catapult,CLB,30,latency
Throughput,0.000243,catapult,LUT,149,latency
Throughput,0.000243,catapult,FF,51,latency
Throughput,0.000243,catapult,DSP,1,latency
Throughput,0.000243,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,51,latency
Throughput,0.000209,catapult,LUT,215,latency
Throughput,0.000209,catapult,FF,53,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,91,latency
Throughput,0.000208,catapult,LUT,304,latency
Throughput,0.000208,catapult,FF,57,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,158,latency
Throughput,0.000287,catapult,LUT,525,latency
Throughput,0.000287,catapult,FF,78,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,30,latency
Throughput,0.000160,catapult,LUT,145,latency
Throughput,0.000160,catapult,FF,53,latency
Throughput,0.000160,catapult,DSP,1,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000158,catapult,CLB,47,latency
Throughput,0.000158,catapult,LUT,174,latency
Throughput,0.000158,catapult,FF,55,latency
Throughput,0.000158,catapult,DSP,1,latency
Throughput,0.000158,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,93,latency
Throughput,0.000207,catapult,LUT,277,latency
Throughput,0.000207,catapult,FF,59,latency
Throughput,0.000207,catapult,DSP,1,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000335,catapult,CLB,164,latency
Throughput,0.000335,catapult,LUT,464,latency
Throughput,0.000335,catapult,FF,77,latency
Throughput,0.000335,catapult,DSP,1,latency
Throughput,0.000335,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000137,catapult,CLB,30,latency
Throughput,0.000137,catapult,LUT,145,latency
Throughput,0.000137,catapult,FF,59,latency
Throughput,0.000137,catapult,DSP,1,latency
Throughput,0.000137,catapult,BRAM,0,latency
Throughput,0.000109,catapult,CLB,58,latency
Throughput,0.000109,catapult,LUT,196,latency
Throughput,0.000109,catapult,FF,61,latency
Throughput,0.000109,catapult,DSP,1,latency
Throughput,0.000109,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,89,latency
Throughput,0.000169,catapult,LUT,279,latency
Throughput,0.000169,catapult,FF,65,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,146,latency
Throughput,0.000145,catapult,LUT,428,latency
Throughput,0.000145,catapult,FF,91,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,142,latency
Throughput,0.000105,catapult,LUT,474,latency
Throughput,0.000105,catapult,FF,100,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,34,latency
Throughput,0.000144,catapult,LUT,188,latency
Throughput,0.000144,catapult,FF,73,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000118,catapult,CLB,53,latency
Throughput,0.000118,catapult,LUT,203,latency
Throughput,0.000118,catapult,FF,75,latency
Throughput,0.000118,catapult,DSP,1,latency
Throughput,0.000118,catapult,BRAM,0,latency
Throughput,0.000106,catapult,CLB,85,latency
Throughput,0.000106,catapult,LUT,303,latency
Throughput,0.000106,catapult,FF,79,latency
Throughput,0.000106,catapult,DSP,1,latency
Throughput,0.000106,catapult,BRAM,0,latency
Throughput,0.000103,catapult,CLB,143,latency
Throughput,0.000103,catapult,LUT,474,latency
Throughput,0.000103,catapult,FF,100,latency
Throughput,0.000103,catapult,DSP,1,latency
Throughput,0.000103,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000142,catapult,CLB,44,latency
Throughput,0.000142,catapult,LUT,226,latency
Throughput,0.000142,catapult,FF,22,latency
Throughput,0.000142,catapult,DSP,1,latency
Throughput,0.000142,catapult,BRAM,0,latency
Throughput,0.000076,catapult,CLB,77,latency
Throughput,0.000076,catapult,LUT,341,latency
Throughput,0.000076,catapult,FF,24,latency
Throughput,0.000076,catapult,DSP,1,latency
Throughput,0.000076,catapult,BRAM,0,latency
Throughput,0.000110,catapult,CLB,146,latency
Throughput,0.000110,catapult,LUT,553,latency
Throughput,0.000110,catapult,FF,30,latency
Throughput,0.000110,catapult,DSP,1,latency
Throughput,0.000110,catapult,BRAM,0,latency
Throughput,0.000153,catapult,CLB,183,latency
Throughput,0.000153,catapult,LUT,912,latency
Throughput,0.000153,catapult,FF,46,latency
Throughput,0.000153,catapult,DSP,1,latency
Throughput,0.000153,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000318,catapult,CLB,33,latency
Throughput,0.000318,catapult,LUT,136,latency
Throughput,0.000318,catapult,FF,70,latency
Throughput,0.000318,catapult,DSP,1,latency
Throughput,0.000318,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,50,latency
Throughput,0.000322,catapult,LUT,190,latency
Throughput,0.000322,catapult,FF,72,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,85,latency
Throughput,0.000229,catapult,LUT,283,latency
Throughput,0.000229,catapult,FF,76,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000395,catapult,CLB,147,latency
Throughput,0.000395,catapult,LUT,562,latency
Throughput,0.000395,catapult,FF,170,latency
Throughput,0.000395,catapult,DSP,1,latency
Throughput,0.000395,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,32,latency
Throughput,0.000196,catapult,LUT,154,latency
Throughput,0.000196,catapult,FF,76,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000204,catapult,CLB,57,latency
Throughput,0.000204,catapult,LUT,200,latency
Throughput,0.000204,catapult,FF,78,latency
Throughput,0.000204,catapult,DSP,1,latency
Throughput,0.000204,catapult,BRAM,0,latency
Throughput,0.000154,catapult,CLB,82,latency
Throughput,0.000154,catapult,LUT,289,latency
Throughput,0.000154,catapult,FF,82,latency
Throughput,0.000154,catapult,DSP,1,latency
Throughput,0.000154,catapult,BRAM,0,latency
Throughput,0.000304,catapult,CLB,131,latency
Throughput,0.000304,catapult,LUT,521,latency
Throughput,0.000304,catapult,FF,174,latency
Throughput,0.000304,catapult,DSP,1,latency
Throughput,0.000304,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000141,catapult,CLB,39,latency
Throughput,0.000141,catapult,LUT,207,latency
Throughput,0.000141,catapult,FF,27,latency
Throughput,0.000141,catapult,DSP,1,latency
Throughput,0.000141,catapult,BRAM,0,latency
Throughput,0.000113,catapult,CLB,75,latency
Throughput,0.000113,catapult,LUT,336,latency
Throughput,0.000113,catapult,FF,29,latency
Throughput,0.000113,catapult,DSP,1,latency
Throughput,0.000113,catapult,BRAM,0,latency
Throughput,0.000169,catapult,CLB,112,latency
Throughput,0.000169,catapult,LUT,378,latency
Throughput,0.000169,catapult,FF,33,latency
Throughput,0.000169,catapult,DSP,1,latency
Throughput,0.000169,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,167,latency
Throughput,0.000311,catapult,LUT,576,latency
Throughput,0.000311,catapult,FF,206,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,58,latency
Throughput,0.000155,catapult,LUT,287,latency
Throughput,0.000155,catapult,FF,120,latency
Throughput,0.000155,catapult,DSP,1,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,84,latency
Throughput,0.000251,catapult,LUT,414,latency
Throughput,0.000251,catapult,FF,122,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,97,latency
Throughput,0.000239,catapult,LUT,457,latency
Throughput,0.000239,catapult,FF,126,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000249,catapult,CLB,226,latency
Throughput,0.000249,catapult,LUT,961,latency
Throughput,0.000249,catapult,FF,211,latency
Throughput,0.000249,catapult,DSP,1,latency
Throughput,0.000249,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000120,catapult,CLB,54,latency
Throughput,0.000120,catapult,LUT,279,latency
Throughput,0.000120,catapult,FF,30,latency
Throughput,0.000120,catapult,DSP,1,latency
Throughput,0.000120,catapult,BRAM,0,latency
Throughput,0.000129,catapult,CLB,70,latency
Throughput,0.000129,catapult,LUT,376,latency
Throughput,0.000129,catapult,FF,32,latency
Throughput,0.000129,catapult,DSP,1,latency
Throughput,0.000129,catapult,BRAM,0,latency
Throughput,0.000121,catapult,CLB,154,latency
Throughput,0.000121,catapult,LUT,577,latency
Throughput,0.000121,catapult,FF,39,latency
Throughput,0.000121,catapult,DSP,1,latency
Throughput,0.000121,catapult,BRAM,0,latency
Throughput,0.000256,catapult,CLB,251,latency
Throughput,0.000256,catapult,LUT,1226,latency
Throughput,0.000256,catapult,FF,271,latency
Throughput,0.000256,catapult,DSP,1,latency
Throughput,0.000256,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000386,catapult,CLB,43,latency
Throughput,0.000386,catapult,LUT,229,latency
Throughput,0.000386,catapult,FF,109,latency
Throughput,0.000386,catapult,DSP,1,latency
Throughput,0.000386,catapult,BRAM,0,latency
Throughput,0.000392,catapult,CLB,70,latency
Throughput,0.000392,catapult,LUT,291,latency
Throughput,0.000392,catapult,FF,111,latency
Throughput,0.000392,catapult,DSP,1,latency
Throughput,0.000392,catapult,BRAM,0,latency
Throughput,0.000354,catapult,CLB,104,latency
Throughput,0.000354,catapult,LUT,382,latency
Throughput,0.000354,catapult,FF,115,latency
Throughput,0.000354,catapult,DSP,1,latency
Throughput,0.000354,catapult,BRAM,0,latency
Throughput,0.000338,catapult,CLB,182,latency
Throughput,0.000338,catapult,LUT,645,latency
Throughput,0.000338,catapult,FF,264,latency
Throughput,0.000338,catapult,DSP,1,latency
Throughput,0.000338,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000252,catapult,CLB,58,latency
Throughput,0.000252,catapult,LUT,276,latency
Throughput,0.000252,catapult,FF,123,latency
Throughput,0.000252,catapult,DSP,1,latency
Throughput,0.000252,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000245,catapult,CLB,61,latency
Throughput,0.000245,catapult,LUT,276,latency
Throughput,0.000245,catapult,FF,123,latency
Throughput,0.000245,catapult,DSP,1,latency
Throughput,0.000245,catapult,BRAM,0,latency
Throughput,0.000294,catapult,CLB,77,latency
Throughput,0.000294,catapult,LUT,334,latency
Throughput,0.000294,catapult,FF,125,latency
Throughput,0.000294,catapult,DSP,1,latency
Throughput,0.000294,catapult,BRAM,0,latency
Throughput,0.000286,catapult,CLB,129,latency
Throughput,0.000286,catapult,LUT,492,latency
Throughput,0.000286,catapult,FF,129,latency
Throughput,0.000286,catapult,DSP,1,latency
Throughput,0.000286,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,192,latency
Throughput,0.000307,catapult,LUT,740,latency
Throughput,0.000307,catapult,FF,295,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000218,catapult,CLB,47,latency
Throughput,0.000218,catapult,LUT,218,latency
Throughput,0.000218,catapult,FF,35,latency
Throughput,0.000218,catapult,DSP,1,latency
Throughput,0.000218,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,64,latency
Throughput,0.000172,catapult,LUT,280,latency
Throughput,0.000172,catapult,FF,37,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000216,catapult,CLB,103,latency
Throughput,0.000216,catapult,LUT,374,latency
Throughput,0.000216,catapult,FF,41,latency
Throughput,0.000216,catapult,DSP,1,latency
Throughput,0.000216,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,230,latency
Throughput,0.000307,catapult,LUT,1034,latency
Throughput,0.000307,catapult,FF,248,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,60,latency
Throughput,0.000162,catapult,LUT,314,latency
Throughput,0.000162,catapult,FF,33,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,112,latency
Throughput,0.000180,catapult,LUT,528,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000215,catapult,CLB,164,latency
Throughput,0.000215,catapult,LUT,711,latency
Throughput,0.000215,catapult,FF,39,latency
Throughput,0.000215,catapult,DSP,1,latency
Throughput,0.000215,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,259,latency
Throughput,0.000257,catapult,LUT,1086,latency
Throughput,0.000257,catapult,FF,309,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000172,catapult,CLB,104,latency
Throughput,0.000172,catapult,LUT,529,latency
Throughput,0.000172,catapult,FF,31,latency
Throughput,0.000172,catapult,DSP,1,latency
Throughput,0.000172,catapult,BRAM,0,latency
Throughput,0.000220,catapult,CLB,85,latency
Throughput,0.000220,catapult,LUT,414,latency
Throughput,0.000220,catapult,FF,33,latency
Throughput,0.000220,catapult,DSP,1,latency
Throughput,0.000220,catapult,BRAM,0,latency
Throughput,0.000151,catapult,CLB,151,latency
Throughput,0.000151,catapult,LUT,636,latency
Throughput,0.000151,catapult,FF,37,latency
Throughput,0.000151,catapult,DSP,1,latency
Throughput,0.000151,catapult,BRAM,0,latency
Throughput,0.000262,catapult,CLB,236,latency
Throughput,0.000262,catapult,LUT,1075,latency
Throughput,0.000262,catapult,FF,416,latency
Throughput,0.000262,catapult,DSP,1,latency
Throughput,0.000262,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,48,latency
Throughput,0.000337,catapult,LUT,252,latency
Throughput,0.000337,catapult,FF,38,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000420,catapult,CLB,70,latency
Throughput,0.000420,catapult,LUT,330,latency
Throughput,0.000420,catapult,FF,40,latency
Throughput,0.000420,catapult,DSP,1,latency
Throughput,0.000420,catapult,BRAM,0,latency
Throughput,0.000359,catapult,CLB,115,latency
Throughput,0.000359,catapult,LUT,452,latency
Throughput,0.000359,catapult,FF,44,latency
Throughput,0.000359,catapult,DSP,1,latency
Throughput,0.000359,catapult,BRAM,0,latency
Throughput,0.000207,catapult,CLB,226,latency
Throughput,0.000207,catapult,LUT,874,latency
Throughput,0.000207,catapult,FF,414,latency
Throughput,0.000207,catapult,DSP,2,latency
Throughput,0.000207,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,65,latency
Throughput,0.000221,catapult,LUT,322,latency
Throughput,0.000221,catapult,FF,36,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000415,catapult,CLB,90,latency
Throughput,0.000415,catapult,LUT,430,latency
Throughput,0.000415,catapult,FF,38,latency
Throughput,0.000415,catapult,DSP,1,latency
Throughput,0.000415,catapult,BRAM,0,latency
Throughput,0.000239,catapult,CLB,134,latency
Throughput,0.000239,catapult,LUT,492,latency
Throughput,0.000239,catapult,FF,42,latency
Throughput,0.000239,catapult,DSP,1,latency
Throughput,0.000239,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,236,latency
Throughput,0.000189,catapult,LUT,1202,latency
Throughput,0.000189,catapult,FF,438,latency
Throughput,0.000189,catapult,DSP,2,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,198,latency
Throughput,0.000159,catapult,LUT,1030,latency
Throughput,0.000159,catapult,FF,367,latency
Throughput,0.000159,catapult,DSP,2,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000145,catapult,CLB,46,latency
Throughput,0.000145,catapult,LUT,243,latency
Throughput,0.000145,catapult,FF,36,latency
Throughput,0.000145,catapult,DSP,1,latency
Throughput,0.000145,catapult,BRAM,0,latency
Throughput,0.000251,catapult,CLB,72,latency
Throughput,0.000251,catapult,LUT,313,latency
Throughput,0.000251,catapult,FF,38,latency
Throughput,0.000251,catapult,DSP,1,latency
Throughput,0.000251,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,127,latency
Throughput,0.000171,catapult,LUT,461,latency
Throughput,0.000171,catapult,FF,42,latency
Throughput,0.000171,catapult,DSP,1,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000155,catapult,CLB,205,latency
Throughput,0.000155,catapult,LUT,1030,latency
Throughput,0.000155,catapult,FF,367,latency
Throughput,0.000155,catapult,DSP,2,latency
Throughput,0.000155,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000160,catapult,CLB,292,latency
Throughput,0.000160,catapult,LUT,1317,latency
Throughput,0.000160,catapult,FF,420,latency
Throughput,0.000160,catapult,DSP,2,latency
Throughput,0.000160,catapult,BRAM,0,latency
Throughput,0.000165,catapult,CLB,91,latency
Throughput,0.000165,catapult,LUT,468,latency
Throughput,0.000165,catapult,FF,34,latency
Throughput,0.000165,catapult,DSP,1,latency
Throughput,0.000165,catapult,BRAM,0,latency
Throughput,0.000166,catapult,CLB,98,latency
Throughput,0.000166,catapult,LUT,470,latency
Throughput,0.000166,catapult,FF,36,latency
Throughput,0.000166,catapult,DSP,1,latency
Throughput,0.000166,catapult,BRAM,0,latency
Throughput,0.000181,catapult,CLB,177,latency
Throughput,0.000181,catapult,LUT,692,latency
Throughput,0.000181,catapult,FF,40,latency
Throughput,0.000181,catapult,DSP,1,latency
Throughput,0.000181,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000163,catapult,CLB,201,latency
Throughput,0.000163,catapult,LUT,769,latency
Throughput,0.000163,catapult,FF,38,latency
Throughput,0.000163,catapult,DSP,1,latency
Throughput,0.000163,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000163,catapult,CLB,201,latency
Throughput,0.000163,catapult,LUT,769,latency
Throughput,0.000163,catapult,FF,38,latency
Throughput,0.000163,catapult,DSP,1,latency
Throughput,0.000163,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000163,catapult,CLB,201,latency
Throughput,0.000163,catapult,LUT,769,latency
Throughput,0.000163,catapult,FF,38,latency
Throughput,0.000163,catapult,DSP,1,latency
Throughput,0.000163,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,88,latency
Throughput,0.000179,catapult,LUT,486,latency
Throughput,0.000179,catapult,FF,32,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,543,latency
Throughput,0.000176,catapult,FF,34,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000163,catapult,CLB,201,latency
Throughput,0.000163,catapult,LUT,769,latency
Throughput,0.000163,catapult,FF,38,latency
Throughput,0.000163,catapult,DSP,1,latency
Throughput,0.000163,catapult,BRAM,0,latency
Throughput,0.000157,catapult,CLB,422,latency
Throughput,0.000157,catapult,LUT,1758,latency
Throughput,0.000157,catapult,FF,511,latency
Throughput,0.000157,catapult,DSP,2,latency
Throughput,0.000157,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000337,catapult,CLB,33,latency
Throughput,0.000337,catapult,LUT,149,latency
Throughput,0.000337,catapult,FF,74,latency
Throughput,0.000337,catapult,DSP,1,latency
Throughput,0.000337,catapult,BRAM,0,latency
Throughput,0.000276,catapult,CLB,68,latency
Throughput,0.000276,catapult,LUT,246,latency
Throughput,0.000276,catapult,FF,76,latency
Throughput,0.000276,catapult,DSP,1,latency
Throughput,0.000276,catapult,BRAM,0,latency
Throughput,0.000209,catapult,CLB,89,latency
Throughput,0.000209,catapult,LUT,282,latency
Throughput,0.000209,catapult,FF,80,latency
Throughput,0.000209,catapult,DSP,1,latency
Throughput,0.000209,catapult,BRAM,0,latency
Throughput,0.000257,catapult,CLB,160,latency
Throughput,0.000257,catapult,LUT,617,latency
Throughput,0.000257,catapult,FF,124,latency
Throughput,0.000257,catapult,DSP,1,latency
Throughput,0.000257,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,30,latency
Throughput,0.000189,catapult,LUT,155,latency
Throughput,0.000189,catapult,FF,80,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000199,catapult,CLB,66,latency
Throughput,0.000199,catapult,LUT,269,latency
Throughput,0.000199,catapult,FF,82,latency
Throughput,0.000199,catapult,DSP,1,latency
Throughput,0.000199,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,81,latency
Throughput,0.000168,catapult,LUT,299,latency
Throughput,0.000168,catapult,FF,86,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000208,catapult,CLB,206,latency
Throughput,0.000208,catapult,LUT,660,latency
Throughput,0.000208,catapult,FF,153,latency
Throughput,0.000208,catapult,DSP,1,latency
Throughput,0.000208,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000132,catapult,CLB,45,latency
Throughput,0.000132,catapult,LUT,241,latency
Throughput,0.000132,catapult,FF,27,latency
Throughput,0.000132,catapult,DSP,1,latency
Throughput,0.000132,catapult,BRAM,0,latency
Throughput,0.000105,catapult,CLB,72,latency
Throughput,0.000105,catapult,LUT,333,latency
Throughput,0.000105,catapult,FF,29,latency
Throughput,0.000105,catapult,DSP,1,latency
Throughput,0.000105,catapult,BRAM,0,latency
Throughput,0.000192,catapult,CLB,170,latency
Throughput,0.000192,catapult,LUT,597,latency
Throughput,0.000192,catapult,FF,36,latency
Throughput,0.000192,catapult,DSP,1,latency
Throughput,0.000192,catapult,BRAM,0,latency
Throughput,0.000196,catapult,CLB,237,latency
Throughput,0.000196,catapult,LUT,850,latency
Throughput,0.000196,catapult,FF,143,latency
Throughput,0.000196,catapult,DSP,1,latency
Throughput,0.000196,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000237,catapult,CLB,110,latency
Throughput,0.000237,catapult,LUT,460,latency
Throughput,0.000237,catapult,FF,126,latency
Throughput,0.000237,catapult,DSP,1,latency
Throughput,0.000237,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000200,catapult,CLB,65,latency
Throughput,0.000200,catapult,LUT,346,latency
Throughput,0.000200,catapult,FF,124,latency
Throughput,0.000200,catapult,DSP,1,latency
Throughput,0.000200,catapult,BRAM,0,latency
Throughput,0.000229,catapult,CLB,109,latency
Throughput,0.000229,catapult,LUT,460,latency
Throughput,0.000229,catapult,FF,126,latency
Throughput,0.000229,catapult,DSP,1,latency
Throughput,0.000229,catapult,BRAM,0,latency
Throughput,0.000187,catapult,CLB,146,latency
Throughput,0.000187,catapult,LUT,614,latency
Throughput,0.000187,catapult,FF,130,latency
Throughput,0.000187,catapult,DSP,1,latency
Throughput,0.000187,catapult,BRAM,0,latency
Throughput,0.000205,catapult,CLB,253,latency
Throughput,0.000205,catapult,LUT,1167,latency
Throughput,0.000205,catapult,FF,313,latency
Throughput,0.000205,catapult,DSP,1,latency
Throughput,0.000205,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000124,catapult,CLB,64,latency
Throughput,0.000124,catapult,LUT,316,latency
Throughput,0.000124,catapult,FF,30,latency
Throughput,0.000124,catapult,DSP,1,latency
Throughput,0.000124,catapult,BRAM,0,latency
Throughput,0.000144,catapult,CLB,81,latency
Throughput,0.000144,catapult,LUT,418,latency
Throughput,0.000144,catapult,FF,32,latency
Throughput,0.000144,catapult,DSP,1,latency
Throughput,0.000144,catapult,BRAM,0,latency
Throughput,0.000138,catapult,CLB,154,latency
Throughput,0.000138,catapult,LUT,638,latency
Throughput,0.000138,catapult,FF,37,latency
Throughput,0.000138,catapult,DSP,1,latency
Throughput,0.000138,catapult,BRAM,0,latency
Throughput,0.000184,catapult,CLB,381,latency
Throughput,0.000184,catapult,LUT,1644,latency
Throughput,0.000184,catapult,FF,380,latency
Throughput,0.000184,catapult,DSP,1,latency
Throughput,0.000184,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000230,catapult,CLB,49,latency
Throughput,0.000230,catapult,LUT,237,latency
Throughput,0.000230,catapult,FF,30,latency
Throughput,0.000230,catapult,DSP,1,latency
Throughput,0.000230,catapult,BRAM,0,latency
Throughput,0.000255,catapult,CLB,76,latency
Throughput,0.000255,catapult,LUT,352,latency
Throughput,0.000255,catapult,FF,32,latency
Throughput,0.000255,catapult,DSP,1,latency
Throughput,0.000255,catapult,BRAM,0,latency
Throughput,0.000432,catapult,CLB,89,latency
Throughput,0.000432,catapult,LUT,311,latency
Throughput,0.000432,catapult,FF,124,latency
Throughput,0.000432,catapult,DSP,1,latency
Throughput,0.000432,catapult,BRAM,0,latency
Throughput,0.000368,catapult,CLB,189,latency
Throughput,0.000368,catapult,LUT,730,latency
Throughput,0.000368,catapult,FF,242,latency
Throughput,0.000368,catapult,DSP,1,latency
Throughput,0.000368,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,214,latency
Throughput,0.000360,catapult,LUT,944,latency
Throughput,0.000360,catapult,FF,268,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,58,latency
Throughput,0.000300,catapult,LUT,281,latency
Throughput,0.000300,catapult,FF,127,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000311,catapult,CLB,93,latency
Throughput,0.000311,catapult,LUT,431,latency
Throughput,0.000311,catapult,FF,129,latency
Throughput,0.000311,catapult,DSP,1,latency
Throughput,0.000311,catapult,BRAM,0,latency
Throughput,0.000360,catapult,CLB,110,latency
Throughput,0.000360,catapult,LUT,413,latency
Throughput,0.000360,catapult,FF,120,latency
Throughput,0.000360,catapult,DSP,1,latency
Throughput,0.000360,catapult,BRAM,0,latency
Throughput,0.000366,catapult,CLB,217,latency
Throughput,0.000366,catapult,LUT,946,latency
Throughput,0.000366,catapult,FF,268,latency
Throughput,0.000366,catapult,DSP,1,latency
Throughput,0.000366,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000221,catapult,CLB,62,latency
Throughput,0.000221,catapult,LUT,289,latency
Throughput,0.000221,catapult,FF,35,latency
Throughput,0.000221,catapult,DSP,1,latency
Throughput,0.000221,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,75,latency
Throughput,0.000168,catapult,LUT,346,latency
Throughput,0.000168,catapult,FF,37,latency
Throughput,0.000168,catapult,DSP,1,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000300,catapult,CLB,155,latency
Throughput,0.000300,catapult,LUT,581,latency
Throughput,0.000300,catapult,FF,243,latency
Throughput,0.000300,catapult,DSP,1,latency
Throughput,0.000300,catapult,BRAM,0,latency
Throughput,0.000309,catapult,CLB,224,latency
Throughput,0.000309,catapult,LUT,1016,latency
Throughput,0.000309,catapult,FF,352,latency
Throughput,0.000309,catapult,DSP,1,latency
Throughput,0.000309,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000159,catapult,CLB,77,latency
Throughput,0.000159,catapult,LUT,399,latency
Throughput,0.000159,catapult,FF,33,latency
Throughput,0.000159,catapult,DSP,1,latency
Throughput,0.000159,catapult,BRAM,0,latency
Throughput,0.000194,catapult,CLB,101,latency
Throughput,0.000194,catapult,LUT,433,latency
Throughput,0.000194,catapult,FF,35,latency
Throughput,0.000194,catapult,DSP,1,latency
Throughput,0.000194,catapult,BRAM,0,latency
Throughput,0.000270,catapult,CLB,244,latency
Throughput,0.000270,catapult,LUT,1029,latency
Throughput,0.000270,catapult,FF,201,latency
Throughput,0.000270,catapult,DSP,1,latency
Throughput,0.000270,catapult,BRAM,0,latency
Throughput,0.000321,catapult,CLB,388,latency
Throughput,0.000321,catapult,LUT,1766,latency
Throughput,0.000321,catapult,FF,372,latency
Throughput,0.000321,catapult,DSP,1,latency
Throughput,0.000321,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000143,catapult,CLB,79,latency
Throughput,0.000143,catapult,LUT,412,latency
Throughput,0.000143,catapult,FF,31,latency
Throughput,0.000143,catapult,DSP,1,latency
Throughput,0.000143,catapult,BRAM,0,latency
Throughput,0.000128,catapult,CLB,86,latency
Throughput,0.000128,catapult,LUT,477,latency
Throughput,0.000128,catapult,FF,33,latency
Throughput,0.000128,catapult,DSP,1,latency
Throughput,0.000128,catapult,BRAM,0,latency
Throughput,0.000266,catapult,CLB,240,latency
Throughput,0.000266,catapult,LUT,1145,latency
Throughput,0.000266,catapult,FF,254,latency
Throughput,0.000266,catapult,DSP,1,latency
Throughput,0.000266,catapult,BRAM,0,latency
Throughput,0.000295,catapult,CLB,585,latency
Throughput,0.000295,catapult,LUT,2661,latency
Throughput,0.000295,catapult,FF,599,latency
Throughput,0.000295,catapult,DSP,1,latency
Throughput,0.000295,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000333,catapult,CLB,127,latency
Throughput,0.000333,catapult,LUT,491,latency
Throughput,0.000333,catapult,FF,202,latency
Throughput,0.000333,catapult,DSP,1,latency
Throughput,0.000333,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,58,latency
Throughput,0.000332,catapult,LUT,317,latency
Throughput,0.000332,catapult,FF,38,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000456,catapult,CLB,87,latency
Throughput,0.000456,catapult,LUT,374,latency
Throughput,0.000456,catapult,FF,40,latency
Throughput,0.000456,catapult,DSP,1,latency
Throughput,0.000456,catapult,BRAM,0,latency
Throughput,0.000322,catapult,CLB,129,latency
Throughput,0.000322,catapult,LUT,491,latency
Throughput,0.000322,catapult,FF,202,latency
Throughput,0.000322,catapult,DSP,1,latency
Throughput,0.000322,catapult,BRAM,0,latency
Throughput,0.000361,catapult,CLB,230,latency
Throughput,0.000361,catapult,LUT,1121,latency
Throughput,0.000361,catapult,FF,278,latency
Throughput,0.000361,catapult,DSP,1,latency
Throughput,0.000361,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000248,catapult,CLB,68,latency
Throughput,0.000248,catapult,LUT,342,latency
Throughput,0.000248,catapult,FF,36,latency
Throughput,0.000248,catapult,DSP,1,latency
Throughput,0.000248,catapult,BRAM,0,latency
Throughput,0.000331,catapult,CLB,89,latency
Throughput,0.000331,catapult,LUT,425,latency
Throughput,0.000331,catapult,FF,38,latency
Throughput,0.000331,catapult,DSP,1,latency
Throughput,0.000331,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,156,latency
Throughput,0.000308,catapult,LUT,550,latency
Throughput,0.000308,catapult,FF,227,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000376,catapult,CLB,297,latency
Throughput,0.000376,catapult,LUT,1186,latency
Throughput,0.000376,catapult,FF,425,latency
Throughput,0.000376,catapult,DSP,1,latency
Throughput,0.000376,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000326,catapult,CLB,177,latency
Throughput,0.000326,catapult,LUT,676,latency
Throughput,0.000326,catapult,FF,239,latency
Throughput,0.000326,catapult,DSP,1,latency
Throughput,0.000326,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000179,catapult,CLB,66,latency
Throughput,0.000179,catapult,LUT,347,latency
Throughput,0.000179,catapult,FF,36,latency
Throughput,0.000179,catapult,DSP,1,latency
Throughput,0.000179,catapult,BRAM,0,latency
Throughput,0.000227,catapult,CLB,105,latency
Throughput,0.000227,catapult,LUT,444,latency
Throughput,0.000227,catapult,FF,38,latency
Throughput,0.000227,catapult,DSP,1,latency
Throughput,0.000227,catapult,BRAM,0,latency
Throughput,0.000334,catapult,CLB,177,latency
Throughput,0.000334,catapult,LUT,676,latency
Throughput,0.000334,catapult,FF,239,latency
Throughput,0.000334,catapult,DSP,1,latency
Throughput,0.000334,catapult,BRAM,0,latency
Throughput,0.000307,catapult,CLB,338,latency
Throughput,0.000307,catapult,LUT,1443,latency
Throughput,0.000307,catapult,FF,363,latency
Throughput,0.000307,catapult,DSP,1,latency
Throughput,0.000307,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,82,latency
Throughput,0.000164,catapult,LUT,426,latency
Throughput,0.000164,catapult,FF,34,latency
Throughput,0.000164,catapult,DSP,1,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000176,catapult,CLB,110,latency
Throughput,0.000176,catapult,LUT,522,latency
Throughput,0.000176,catapult,FF,36,latency
Throughput,0.000176,catapult,DSP,1,latency
Throughput,0.000176,catapult,BRAM,0,latency
Throughput,0.000288,catapult,CLB,207,latency
Throughput,0.000288,catapult,LUT,909,latency
Throughput,0.000288,catapult,FF,293,latency
Throughput,0.000288,catapult,DSP,1,latency
Throughput,0.000288,catapult,BRAM,0,latency
Throughput,0.000302,catapult,CLB,481,latency
Throughput,0.000302,catapult,LUT,2171,latency
Throughput,0.000302,catapult,FF,489,latency
Throughput,0.000302,catapult,DSP,1,latency
Throughput,0.000302,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000162,catapult,CLB,108,latency
Throughput,0.000162,catapult,LUT,560,latency
Throughput,0.000162,catapult,FF,32,latency
Throughput,0.000162,catapult,DSP,1,latency
Throughput,0.000162,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,135,latency
Throughput,0.000182,catapult,LUT,631,latency
Throughput,0.000182,catapult,FF,34,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000297,catapult,CLB,306,latency
Throughput,0.000297,catapult,LUT,1461,latency
Throughput,0.000297,catapult,FF,400,latency
Throughput,0.000297,catapult,DSP,1,latency
Throughput,0.000297,catapult,BRAM,0,latency
Throughput,0.000323,catapult,CLB,734,latency
Throughput,0.000323,catapult,LUT,3599,latency
Throughput,0.000323,catapult,FF,741,latency
Throughput,0.000323,catapult,DSP,1,latency
Throughput,0.000323,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000389,catapult,CLB,92,latency
Throughput,0.000389,catapult,LUT,467,latency
Throughput,0.000389,catapult,FF,39,latency
Throughput,0.000389,catapult,DSP,1,latency
Throughput,0.000389,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000555,catapult,CLB,120,latency
Throughput,0.000555,catapult,LUT,531,latency
Throughput,0.000555,catapult,FF,41,latency
Throughput,0.000555,catapult,DSP,1,latency
Throughput,0.000555,catapult,BRAM,0,latency
Throughput,0.000358,catapult,CLB,180,latency
Throughput,0.000358,catapult,LUT,755,latency
Throughput,0.000358,catapult,FF,350,latency
Throughput,0.000358,catapult,DSP,1,latency
Throughput,0.000358,catapult,BRAM,0,latency
Throughput,0.000203,catapult,CLB,292,latency
Throughput,0.000203,catapult,LUT,1193,latency
Throughput,0.000203,catapult,FF,441,latency
Throughput,0.000203,catapult,DSP,2,latency
Throughput,0.000203,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000254,catapult,CLB,79,latency
Throughput,0.000254,catapult,LUT,407,latency
Throughput,0.000254,catapult,FF,37,latency
Throughput,0.000254,catapult,DSP,1,latency
Throughput,0.000254,catapult,BRAM,0,latency
Throughput,0.000290,catapult,CLB,99,latency
Throughput,0.000290,catapult,LUT,471,latency
Throughput,0.000290,catapult,FF,39,latency
Throughput,0.000290,catapult,DSP,1,latency
Throughput,0.000290,catapult,BRAM,0,latency
Throughput,0.000332,catapult,CLB,194,latency
Throughput,0.000332,catapult,LUT,879,latency
Throughput,0.000332,catapult,FF,358,latency
Throughput,0.000332,catapult,DSP,1,latency
Throughput,0.000332,catapult,BRAM,0,latency
Throughput,0.000185,catapult,CLB,359,latency
Throughput,0.000185,catapult,LUT,1561,latency
Throughput,0.000185,catapult,FF,472,latency
Throughput,0.000185,catapult,DSP,2,latency
Throughput,0.000185,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000308,catapult,CLB,286,latency
Throughput,0.000308,catapult,LUT,1298,latency
Throughput,0.000308,catapult,FF,384,latency
Throughput,0.000308,catapult,DSP,1,latency
Throughput,0.000308,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000182,catapult,CLB,62,latency
Throughput,0.000182,catapult,LUT,288,latency
Throughput,0.000182,catapult,FF,37,latency
Throughput,0.000182,catapult,DSP,1,latency
Throughput,0.000182,catapult,BRAM,0,latency
Throughput,0.000183,catapult,CLB,92,latency
Throughput,0.000183,catapult,LUT,449,latency
Throughput,0.000183,catapult,FF,39,latency
Throughput,0.000183,catapult,DSP,1,latency
Throughput,0.000183,catapult,BRAM,0,latency
Throughput,0.000306,catapult,CLB,283,latency
Throughput,0.000306,catapult,LUT,1298,latency
Throughput,0.000306,catapult,FF,384,latency
Throughput,0.000306,catapult,DSP,1,latency
Throughput,0.000306,catapult,BRAM,0,latency
Throughput,0.000171,catapult,CLB,393,latency
Throughput,0.000171,catapult,LUT,1788,latency
Throughput,0.000171,catapult,FF,500,latency
Throughput,0.000171,catapult,DSP,2,latency
Throughput,0.000171,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000234,catapult,CLB,134,latency
Throughput,0.000234,catapult,LUT,682,latency
Throughput,0.000234,catapult,FF,35,latency
Throughput,0.000234,catapult,DSP,1,latency
Throughput,0.000234,catapult,BRAM,0,latency
Throughput,0.000265,catapult,CLB,155,latency
Throughput,0.000265,catapult,LUT,731,latency
Throughput,0.000265,catapult,FF,37,latency
Throughput,0.000265,catapult,DSP,1,latency
Throughput,0.000265,catapult,BRAM,0,latency
Throughput,0.000320,catapult,CLB,389,latency
Throughput,0.000320,catapult,LUT,1969,latency
Throughput,0.000320,catapult,FF,434,latency
Throughput,0.000320,catapult,DSP,1,latency
Throughput,0.000320,catapult,BRAM,0,latency
Throughput,0.000175,catapult,CLB,596,latency
Throughput,0.000175,catapult,LUT,2928,latency
Throughput,0.000175,catapult,FF,611,latency
Throughput,0.000175,catapult,DSP,2,latency
Throughput,0.000175,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,170,latency
Throughput,0.000180,catapult,LUT,837,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000168,catapult,CLB,853,latency
Throughput,0.000168,catapult,LUT,4476,latency
Throughput,0.000168,catapult,FF,837,latency
Throughput,0.000168,catapult,DSP,2,latency
Throughput,0.000168,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,170,latency
Throughput,0.000180,catapult,LUT,837,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
Throughput,0.000189,catapult,CLB,153,latency
Throughput,0.000189,catapult,LUT,845,latency
Throughput,0.000189,catapult,FF,33,latency
Throughput,0.000189,catapult,DSP,1,latency
Throughput,0.000189,catapult,BRAM,0,latency
Throughput,0.000180,catapult,CLB,170,latency
Throughput,0.000180,catapult,LUT,837,latency
Throughput,0.000180,catapult,FF,35,latency
Throughput,0.000180,catapult,DSP,1,latency
Throughput,0.000180,catapult,BRAM,0,latency
Throughput,0.000287,catapult,CLB,413,latency
Throughput,0.000287,catapult,LUT,1919,latency
Throughput,0.000287,catapult,FF,541,latency
Throughput,0.000287,catapult,DSP,1,latency
Throughput,0.000287,catapult,BRAM,0,latency
Throughput,0.000164,catapult,CLB,845,latency
Throughput,0.000164,catapult,LUT,4476,latency
Throughput,0.000164,catapult,FF,837,latency
Throughput,0.000164,catapult,DSP,2,latency
Throughput,0.000164,catapult,BRAM,0,latency
