ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM1_Init:
  26              	.LFB65:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 2


  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  27              		.loc 1 34 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 8DB0     		sub	sp, sp, #52
  35              		.cfi_def_cfa_offset 56
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 27 is_stmt 0 view .LVU2
  38 0004 2422     		movs	r2, #36
  39 0006 0021     		movs	r1, #0
  40 0008 03A8     		add	r0, sp, #12
  41 000a FFF7FEFF 		bl	memset
  42              	.LVL0:
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 27 is_stmt 0 view .LVU4
  45 000e 0023     		movs	r3, #0
  46 0010 0193     		str	r3, [sp, #4]
  47 0012 0293     		str	r3, [sp, #8]
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48              		.loc 1 46 3 is_stmt 1 view .LVU5
  49              		.loc 1 46 18 is_stmt 0 view .LVU6
  50 0014 1148     		ldr	r0, .L7
  51 0016 124A     		ldr	r2, .L7+4
  52 0018 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  53              		.loc 1 47 3 is_stmt 1 view .LVU7
  54              		.loc 1 47 24 is_stmt 0 view .LVU8
  55 001a 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  56              		.loc 1 48 3 is_stmt 1 view .LVU9
  57              		.loc 1 48 26 is_stmt 0 view .LVU10
  58 001c 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  59              		.loc 1 49 3 is_stmt 1 view .LVU11
  60              		.loc 1 49 21 is_stmt 0 view .LVU12
  61 001e 4FF6FF72 		movw	r2, #65535
  62 0022 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  63              		.loc 1 50 3 is_stmt 1 view .LVU13
  64              		.loc 1 50 28 is_stmt 0 view .LVU14
  65 0024 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 3


  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  66              		.loc 1 51 3 is_stmt 1 view .LVU15
  67              		.loc 1 51 32 is_stmt 0 view .LVU16
  68 0026 4361     		str	r3, [r0, #20]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  69              		.loc 1 52 3 is_stmt 1 view .LVU17
  70              		.loc 1 52 32 is_stmt 0 view .LVU18
  71 0028 8361     		str	r3, [r0, #24]
  53:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  72              		.loc 1 53 3 is_stmt 1 view .LVU19
  73              		.loc 1 53 23 is_stmt 0 view .LVU20
  74 002a 0123     		movs	r3, #1
  75 002c 0393     		str	r3, [sp, #12]
  54:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  76              		.loc 1 54 3 is_stmt 1 view .LVU21
  55:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  77              		.loc 1 55 3 view .LVU22
  78              		.loc 1 55 24 is_stmt 0 view .LVU23
  79 002e 0593     		str	r3, [sp, #20]
  56:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 56 3 is_stmt 1 view .LVU24
  57:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81              		.loc 1 57 3 view .LVU25
  58:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82              		.loc 1 58 3 view .LVU26
  59:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  83              		.loc 1 59 3 view .LVU27
  84              		.loc 1 59 24 is_stmt 0 view .LVU28
  85 0030 0993     		str	r3, [sp, #36]
  60:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 60 3 is_stmt 1 view .LVU29
  61:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  87              		.loc 1 61 3 view .LVU30
  62:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  88              		.loc 1 62 3 view .LVU31
  89              		.loc 1 62 7 is_stmt 0 view .LVU32
  90 0032 03A9     		add	r1, sp, #12
  91 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  92              	.LVL1:
  93              		.loc 1 62 6 discriminator 1 view .LVU33
  94 0038 50B9     		cbnz	r0, .L5
  95              	.L2:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 66 3 is_stmt 1 view .LVU34
  97              		.loc 1 66 37 is_stmt 0 view .LVU35
  98 003a 0023     		movs	r3, #0
  99 003c 0193     		str	r3, [sp, #4]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 67 3 is_stmt 1 view .LVU36
 101              		.loc 1 67 33 is_stmt 0 view .LVU37
 102 003e 0293     		str	r3, [sp, #8]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 103              		.loc 1 68 3 is_stmt 1 view .LVU38
 104              		.loc 1 68 7 is_stmt 0 view .LVU39
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 4


 105 0040 01A9     		add	r1, sp, #4
 106 0042 0648     		ldr	r0, .L7
 107 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 68 6 discriminator 1 view .LVU40
 110 0048 28B9     		cbnz	r0, .L6
 111              	.L1:
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c **** }
 112              		.loc 1 76 1 view .LVU41
 113 004a 0DB0     		add	sp, sp, #52
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 004c 5DF804FB 		ldr	pc, [sp], #4
 118              	.L5:
 119              		.cfi_restore_state
  64:Core/Src/tim.c ****   }
 120              		.loc 1 64 5 is_stmt 1 view .LVU42
 121 0050 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 0054 F1E7     		b	.L2
 124              	.L6:
  70:Core/Src/tim.c ****   }
 125              		.loc 1 70 5 view .LVU43
 126 0056 FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128              		.loc 1 76 1 is_stmt 0 view .LVU44
 129 005a F6E7     		b	.L1
 130              	.L8:
 131              		.align	2
 132              	.L7:
 133 005c 00000000 		.word	htim1
 134 0060 002C0140 		.word	1073818624
 135              		.cfi_endproc
 136              	.LFE65:
 138              		.section	.text.MX_TIM2_Init,"ax",%progbits
 139              		.align	1
 140              		.global	MX_TIM2_Init
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	MX_TIM2_Init:
 146              	.LFB66:
  77:Core/Src/tim.c **** /* TIM2 init function */
  78:Core/Src/tim.c **** void MX_TIM2_Init(void)
  79:Core/Src/tim.c **** {
 147              		.loc 1 79 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 48
 150              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 5


 151 0000 00B5     		push	{lr}
 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 14, -4
 154 0002 8DB0     		sub	sp, sp, #52
 155              		.cfi_def_cfa_offset 56
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 156              		.loc 1 85 3 view .LVU46
 157              		.loc 1 85 27 is_stmt 0 view .LVU47
 158 0004 2422     		movs	r2, #36
 159 0006 0021     		movs	r1, #0
 160 0008 03A8     		add	r0, sp, #12
 161 000a FFF7FEFF 		bl	memset
 162              	.LVL5:
  86:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 163              		.loc 1 86 3 is_stmt 1 view .LVU48
 164              		.loc 1 86 27 is_stmt 0 view .LVU49
 165 000e 0023     		movs	r3, #0
 166 0010 0193     		str	r3, [sp, #4]
 167 0012 0293     		str	r3, [sp, #8]
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  91:Core/Src/tim.c ****   htim2.Instance = TIM2;
 168              		.loc 1 91 3 is_stmt 1 view .LVU50
 169              		.loc 1 91 18 is_stmt 0 view .LVU51
 170 0014 1148     		ldr	r0, .L15
 171 0016 4FF08042 		mov	r2, #1073741824
 172 001a 0260     		str	r2, [r0]
  92:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 173              		.loc 1 92 3 is_stmt 1 view .LVU52
 174              		.loc 1 92 24 is_stmt 0 view .LVU53
 175 001c 4360     		str	r3, [r0, #4]
  93:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 176              		.loc 1 93 3 is_stmt 1 view .LVU54
 177              		.loc 1 93 26 is_stmt 0 view .LVU55
 178 001e 8360     		str	r3, [r0, #8]
  94:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 179              		.loc 1 94 3 is_stmt 1 view .LVU56
 180              		.loc 1 94 21 is_stmt 0 view .LVU57
 181 0020 4FF6FF72 		movw	r2, #65535
 182 0024 C260     		str	r2, [r0, #12]
  95:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 183              		.loc 1 95 3 is_stmt 1 view .LVU58
 184              		.loc 1 95 28 is_stmt 0 view .LVU59
 185 0026 0361     		str	r3, [r0, #16]
  96:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 186              		.loc 1 96 3 is_stmt 1 view .LVU60
 187              		.loc 1 96 32 is_stmt 0 view .LVU61
 188 0028 8361     		str	r3, [r0, #24]
  97:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 189              		.loc 1 97 3 is_stmt 1 view .LVU62
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 6


 190              		.loc 1 97 23 is_stmt 0 view .LVU63
 191 002a 0123     		movs	r3, #1
 192 002c 0393     		str	r3, [sp, #12]
  98:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 193              		.loc 1 98 3 is_stmt 1 view .LVU64
  99:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 194              		.loc 1 99 3 view .LVU65
 195              		.loc 1 99 24 is_stmt 0 view .LVU66
 196 002e 0593     		str	r3, [sp, #20]
 100:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 197              		.loc 1 100 3 is_stmt 1 view .LVU67
 101:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 198              		.loc 1 101 3 view .LVU68
 102:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 199              		.loc 1 102 3 view .LVU69
 103:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 200              		.loc 1 103 3 view .LVU70
 201              		.loc 1 103 24 is_stmt 0 view .LVU71
 202 0030 0993     		str	r3, [sp, #36]
 104:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 203              		.loc 1 104 3 is_stmt 1 view .LVU72
 105:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 204              		.loc 1 105 3 view .LVU73
 106:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 205              		.loc 1 106 3 view .LVU74
 206              		.loc 1 106 7 is_stmt 0 view .LVU75
 207 0032 03A9     		add	r1, sp, #12
 208 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 209              	.LVL6:
 210              		.loc 1 106 6 discriminator 1 view .LVU76
 211 0038 50B9     		cbnz	r0, .L13
 212              	.L10:
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 213              		.loc 1 110 3 is_stmt 1 view .LVU77
 214              		.loc 1 110 37 is_stmt 0 view .LVU78
 215 003a 0023     		movs	r3, #0
 216 003c 0193     		str	r3, [sp, #4]
 111:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 217              		.loc 1 111 3 is_stmt 1 view .LVU79
 218              		.loc 1 111 33 is_stmt 0 view .LVU80
 219 003e 0293     		str	r3, [sp, #8]
 112:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 220              		.loc 1 112 3 is_stmt 1 view .LVU81
 221              		.loc 1 112 7 is_stmt 0 view .LVU82
 222 0040 01A9     		add	r1, sp, #4
 223 0042 0648     		ldr	r0, .L15
 224 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 225              	.LVL7:
 226              		.loc 1 112 6 discriminator 1 view .LVU83
 227 0048 28B9     		cbnz	r0, .L14
 228              	.L9:
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****     Error_Handler();
 115:Core/Src/tim.c ****   }
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 7


 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c **** }
 229              		.loc 1 120 1 view .LVU84
 230 004a 0DB0     		add	sp, sp, #52
 231              		.cfi_remember_state
 232              		.cfi_def_cfa_offset 4
 233              		@ sp needed
 234 004c 5DF804FB 		ldr	pc, [sp], #4
 235              	.L13:
 236              		.cfi_restore_state
 108:Core/Src/tim.c ****   }
 237              		.loc 1 108 5 is_stmt 1 view .LVU85
 238 0050 FFF7FEFF 		bl	Error_Handler
 239              	.LVL8:
 240 0054 F1E7     		b	.L10
 241              	.L14:
 114:Core/Src/tim.c ****   }
 242              		.loc 1 114 5 view .LVU86
 243 0056 FFF7FEFF 		bl	Error_Handler
 244              	.LVL9:
 245              		.loc 1 120 1 is_stmt 0 view .LVU87
 246 005a F6E7     		b	.L9
 247              	.L16:
 248              		.align	2
 249              	.L15:
 250 005c 00000000 		.word	htim2
 251              		.cfi_endproc
 252              	.LFE66:
 254              		.section	.text.MX_TIM4_Init,"ax",%progbits
 255              		.align	1
 256              		.global	MX_TIM4_Init
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	MX_TIM4_Init:
 262              	.LFB68:
 121:Core/Src/tim.c **** /* TIM3 init function */
 122:Core/Src/tim.c **** void MX_TIM3_Init(void)
 123:Core/Src/tim.c **** {
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 130:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 135:Core/Src/tim.c ****   htim3.Instance = TIM3;
 136:Core/Src/tim.c ****   htim3.Init.Prescaler = 4-1;
 137:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 138:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 8


 139:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 140:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 141:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****     Error_Handler();
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 146:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 147:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****     Error_Handler();
 150:Core/Src/tim.c ****   }
 151:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 152:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 153:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 154:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 155:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 156:Core/Src/tim.c ****   {
 157:Core/Src/tim.c ****     Error_Handler();
 158:Core/Src/tim.c ****   }
 159:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****     Error_Handler();
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 166:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c **** }
 169:Core/Src/tim.c **** /* TIM4 init function */
 170:Core/Src/tim.c **** void MX_TIM4_Init(void)
 171:Core/Src/tim.c **** {
 263              		.loc 1 171 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 24
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 00B5     		push	{lr}
 268              		.cfi_def_cfa_offset 4
 269              		.cfi_offset 14, -4
 270 0002 87B0     		sub	sp, sp, #28
 271              		.cfi_def_cfa_offset 32
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 272              		.loc 1 177 3 view .LVU89
 273              		.loc 1 177 27 is_stmt 0 view .LVU90
 274 0004 0023     		movs	r3, #0
 275 0006 0493     		str	r3, [sp, #16]
 276 0008 0593     		str	r3, [sp, #20]
 178:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 277              		.loc 1 178 3 is_stmt 1 view .LVU91
 278              		.loc 1 178 22 is_stmt 0 view .LVU92
 279 000a 0093     		str	r3, [sp]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 9


 280 000c 0193     		str	r3, [sp, #4]
 281 000e 0293     		str	r3, [sp, #8]
 282 0010 0393     		str	r3, [sp, #12]
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 183:Core/Src/tim.c ****   htim4.Instance = TIM4;
 283              		.loc 1 183 3 is_stmt 1 view .LVU93
 284              		.loc 1 183 18 is_stmt 0 view .LVU94
 285 0012 1B48     		ldr	r0, .L27
 286 0014 1B4A     		ldr	r2, .L27+4
 287 0016 0260     		str	r2, [r0]
 184:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 288              		.loc 1 184 3 is_stmt 1 view .LVU95
 289              		.loc 1 184 24 is_stmt 0 view .LVU96
 290 0018 4360     		str	r3, [r0, #4]
 185:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 291              		.loc 1 185 3 is_stmt 1 view .LVU97
 292              		.loc 1 185 26 is_stmt 0 view .LVU98
 293 001a 8360     		str	r3, [r0, #8]
 186:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 294              		.loc 1 186 3 is_stmt 1 view .LVU99
 295              		.loc 1 186 21 is_stmt 0 view .LVU100
 296 001c 4FF6FF72 		movw	r2, #65535
 297 0020 C260     		str	r2, [r0, #12]
 187:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 298              		.loc 1 187 3 is_stmt 1 view .LVU101
 299              		.loc 1 187 28 is_stmt 0 view .LVU102
 300 0022 0361     		str	r3, [r0, #16]
 188:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 301              		.loc 1 188 3 is_stmt 1 view .LVU103
 302              		.loc 1 188 32 is_stmt 0 view .LVU104
 303 0024 8361     		str	r3, [r0, #24]
 189:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 304              		.loc 1 189 3 is_stmt 1 view .LVU105
 305              		.loc 1 189 7 is_stmt 0 view .LVU106
 306 0026 FFF7FEFF 		bl	HAL_TIM_IC_Init
 307              	.LVL10:
 308              		.loc 1 189 6 discriminator 1 view .LVU107
 309 002a E0B9     		cbnz	r0, .L23
 310              	.L18:
 190:Core/Src/tim.c ****   {
 191:Core/Src/tim.c ****     Error_Handler();
 192:Core/Src/tim.c ****   }
 193:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 311              		.loc 1 193 3 is_stmt 1 view .LVU108
 312              		.loc 1 193 37 is_stmt 0 view .LVU109
 313 002c 0023     		movs	r3, #0
 314 002e 0493     		str	r3, [sp, #16]
 194:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 315              		.loc 1 194 3 is_stmt 1 view .LVU110
 316              		.loc 1 194 33 is_stmt 0 view .LVU111
 317 0030 0593     		str	r3, [sp, #20]
 195:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 318              		.loc 1 195 3 is_stmt 1 view .LVU112
 319              		.loc 1 195 7 is_stmt 0 view .LVU113
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 10


 320 0032 04A9     		add	r1, sp, #16
 321 0034 1248     		ldr	r0, .L27
 322 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 323              	.LVL11:
 324              		.loc 1 195 6 discriminator 1 view .LVU114
 325 003a B8B9     		cbnz	r0, .L24
 326              	.L19:
 196:Core/Src/tim.c ****   {
 197:Core/Src/tim.c ****     Error_Handler();
 198:Core/Src/tim.c ****   }
 199:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 327              		.loc 1 199 3 is_stmt 1 view .LVU115
 328              		.loc 1 199 24 is_stmt 0 view .LVU116
 329 003c 0023     		movs	r3, #0
 330 003e 0093     		str	r3, [sp]
 200:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 331              		.loc 1 200 3 is_stmt 1 view .LVU117
 332              		.loc 1 200 25 is_stmt 0 view .LVU118
 333 0040 0122     		movs	r2, #1
 334 0042 0192     		str	r2, [sp, #4]
 201:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 335              		.loc 1 201 3 is_stmt 1 view .LVU119
 336              		.loc 1 201 25 is_stmt 0 view .LVU120
 337 0044 0293     		str	r3, [sp, #8]
 202:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 338              		.loc 1 202 3 is_stmt 1 view .LVU121
 339              		.loc 1 202 22 is_stmt 0 view .LVU122
 340 0046 0393     		str	r3, [sp, #12]
 203:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 341              		.loc 1 203 3 is_stmt 1 view .LVU123
 342              		.loc 1 203 7 is_stmt 0 view .LVU124
 343 0048 0822     		movs	r2, #8
 344 004a 6946     		mov	r1, sp
 345 004c 0C48     		ldr	r0, .L27
 346 004e FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 347              	.LVL12:
 348              		.loc 1 203 6 discriminator 1 view .LVU125
 349 0052 70B9     		cbnz	r0, .L25
 350              	.L20:
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****     Error_Handler();
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 351              		.loc 1 207 3 is_stmt 1 view .LVU126
 352              		.loc 1 207 7 is_stmt 0 view .LVU127
 353 0054 0C22     		movs	r2, #12
 354 0056 6946     		mov	r1, sp
 355 0058 0948     		ldr	r0, .L27
 356 005a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 357              	.LVL13:
 358              		.loc 1 207 6 discriminator 1 view .LVU128
 359 005e 58B9     		cbnz	r0, .L26
 360              	.L17:
 208:Core/Src/tim.c ****   {
 209:Core/Src/tim.c ****     Error_Handler();
 210:Core/Src/tim.c ****   }
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 11


 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c **** }
 361              		.loc 1 215 1 view .LVU129
 362 0060 07B0     		add	sp, sp, #28
 363              		.cfi_remember_state
 364              		.cfi_def_cfa_offset 4
 365              		@ sp needed
 366 0062 5DF804FB 		ldr	pc, [sp], #4
 367              	.L23:
 368              		.cfi_restore_state
 191:Core/Src/tim.c ****   }
 369              		.loc 1 191 5 is_stmt 1 view .LVU130
 370 0066 FFF7FEFF 		bl	Error_Handler
 371              	.LVL14:
 372 006a DFE7     		b	.L18
 373              	.L24:
 197:Core/Src/tim.c ****   }
 374              		.loc 1 197 5 view .LVU131
 375 006c FFF7FEFF 		bl	Error_Handler
 376              	.LVL15:
 377 0070 E4E7     		b	.L19
 378              	.L25:
 205:Core/Src/tim.c ****   }
 379              		.loc 1 205 5 view .LVU132
 380 0072 FFF7FEFF 		bl	Error_Handler
 381              	.LVL16:
 382 0076 EDE7     		b	.L20
 383              	.L26:
 209:Core/Src/tim.c ****   }
 384              		.loc 1 209 5 view .LVU133
 385 0078 FFF7FEFF 		bl	Error_Handler
 386              	.LVL17:
 387              		.loc 1 215 1 is_stmt 0 view .LVU134
 388 007c F0E7     		b	.L17
 389              	.L28:
 390 007e 00BF     		.align	2
 391              	.L27:
 392 0080 00000000 		.word	htim4
 393 0084 00080040 		.word	1073743872
 394              		.cfi_endproc
 395              	.LFE68:
 397              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 398              		.align	1
 399              		.global	HAL_TIM_Encoder_MspInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	HAL_TIM_Encoder_MspInit:
 405              	.LVL18:
 406              	.LFB69:
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 218:Core/Src/tim.c **** {
 407              		.loc 1 218 1 is_stmt 1 view -0
 408              		.cfi_startproc
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 12


 409              		@ args = 0, pretend = 0, frame = 40
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		.loc 1 218 1 is_stmt 0 view .LVU136
 412 0000 00B5     		push	{lr}
 413              		.cfi_def_cfa_offset 4
 414              		.cfi_offset 14, -4
 415 0002 8BB0     		sub	sp, sp, #44
 416              		.cfi_def_cfa_offset 48
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 417              		.loc 1 220 3 is_stmt 1 view .LVU137
 418              		.loc 1 220 20 is_stmt 0 view .LVU138
 419 0004 0023     		movs	r3, #0
 420 0006 0693     		str	r3, [sp, #24]
 421 0008 0793     		str	r3, [sp, #28]
 422 000a 0893     		str	r3, [sp, #32]
 423 000c 0993     		str	r3, [sp, #36]
 221:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 424              		.loc 1 221 3 is_stmt 1 view .LVU139
 425              		.loc 1 221 23 is_stmt 0 view .LVU140
 426 000e 0368     		ldr	r3, [r0]
 427              		.loc 1 221 5 view .LVU141
 428 0010 2D4A     		ldr	r2, .L35
 429 0012 9342     		cmp	r3, r2
 430 0014 05D0     		beq	.L33
 222:Core/Src/tim.c ****   {
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 226:Core/Src/tim.c ****     /* TIM1 clock enable */
 227:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 230:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 231:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 232:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 233:Core/Src/tim.c ****     */
 234:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC1_CH1_Pin|ENC1_CH2_Pin;
 235:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 236:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 237:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 431              		.loc 1 243 8 is_stmt 1 view .LVU142
 432              		.loc 1 243 10 is_stmt 0 view .LVU143
 433 0016 B3F1804F 		cmp	r3, #1073741824
 434 001a 1DD0     		beq	.L34
 435              	.LVL19:
 436              	.L29:
 244:Core/Src/tim.c ****   {
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 13


 248:Core/Src/tim.c ****     /* TIM2 clock enable */
 249:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 252:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 254:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 255:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 256:Core/Src/tim.c ****     */
 257:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC2_CH1_Pin;
 258:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 259:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH1_GPIO_Port, &GPIO_InitStruct);
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC2_CH2_Pin;
 263:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 264:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 265:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 272:Core/Src/tim.c ****   }
 273:Core/Src/tim.c **** }
 437              		.loc 1 273 1 view .LVU144
 438 001c 0BB0     		add	sp, sp, #44
 439              		.cfi_remember_state
 440              		.cfi_def_cfa_offset 4
 441              		@ sp needed
 442 001e 5DF804FB 		ldr	pc, [sp], #4
 443              	.LVL20:
 444              	.L33:
 445              		.cfi_restore_state
 227:Core/Src/tim.c **** 
 446              		.loc 1 227 5 is_stmt 1 view .LVU145
 447              	.LBB2:
 227:Core/Src/tim.c **** 
 448              		.loc 1 227 5 view .LVU146
 227:Core/Src/tim.c **** 
 449              		.loc 1 227 5 view .LVU147
 450 0022 2A4B     		ldr	r3, .L35+4
 451 0024 9A69     		ldr	r2, [r3, #24]
 452 0026 42F40062 		orr	r2, r2, #2048
 453 002a 9A61     		str	r2, [r3, #24]
 227:Core/Src/tim.c **** 
 454              		.loc 1 227 5 view .LVU148
 455 002c 9A69     		ldr	r2, [r3, #24]
 456 002e 02F40062 		and	r2, r2, #2048
 457 0032 0192     		str	r2, [sp, #4]
 227:Core/Src/tim.c **** 
 458              		.loc 1 227 5 view .LVU149
 459 0034 019A     		ldr	r2, [sp, #4]
 460              	.LBE2:
 227:Core/Src/tim.c **** 
 461              		.loc 1 227 5 view .LVU150
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 14


 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 462              		.loc 1 229 5 view .LVU151
 463              	.LBB3:
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 464              		.loc 1 229 5 view .LVU152
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 465              		.loc 1 229 5 view .LVU153
 466 0036 9A69     		ldr	r2, [r3, #24]
 467 0038 42F00402 		orr	r2, r2, #4
 468 003c 9A61     		str	r2, [r3, #24]
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 469              		.loc 1 229 5 view .LVU154
 470 003e 9B69     		ldr	r3, [r3, #24]
 471 0040 03F00403 		and	r3, r3, #4
 472 0044 0293     		str	r3, [sp, #8]
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 473              		.loc 1 229 5 view .LVU155
 474 0046 029B     		ldr	r3, [sp, #8]
 475              	.LBE3:
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 476              		.loc 1 229 5 view .LVU156
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 477              		.loc 1 234 5 view .LVU157
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 478              		.loc 1 234 25 is_stmt 0 view .LVU158
 479 0048 4FF44073 		mov	r3, #768
 480 004c 0693     		str	r3, [sp, #24]
 235:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 481              		.loc 1 235 5 is_stmt 1 view .LVU159
 236:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 482              		.loc 1 236 5 view .LVU160
 237:Core/Src/tim.c **** 
 483              		.loc 1 237 5 view .LVU161
 484 004e 06A9     		add	r1, sp, #24
 485 0050 1F48     		ldr	r0, .L35+8
 486              	.LVL21:
 237:Core/Src/tim.c **** 
 487              		.loc 1 237 5 is_stmt 0 view .LVU162
 488 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 489              	.LVL22:
 490 0056 E1E7     		b	.L29
 491              	.LVL23:
 492              	.L34:
 249:Core/Src/tim.c **** 
 493              		.loc 1 249 5 is_stmt 1 view .LVU163
 494              	.LBB4:
 249:Core/Src/tim.c **** 
 495              		.loc 1 249 5 view .LVU164
 249:Core/Src/tim.c **** 
 496              		.loc 1 249 5 view .LVU165
 497 0058 03F50433 		add	r3, r3, #135168
 498 005c DA69     		ldr	r2, [r3, #28]
 499 005e 42F00102 		orr	r2, r2, #1
 500 0062 DA61     		str	r2, [r3, #28]
 249:Core/Src/tim.c **** 
 501              		.loc 1 249 5 view .LVU166
 502 0064 DA69     		ldr	r2, [r3, #28]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 15


 503 0066 02F00102 		and	r2, r2, #1
 504 006a 0392     		str	r2, [sp, #12]
 249:Core/Src/tim.c **** 
 505              		.loc 1 249 5 view .LVU167
 506 006c 039A     		ldr	r2, [sp, #12]
 507              	.LBE4:
 249:Core/Src/tim.c **** 
 508              		.loc 1 249 5 view .LVU168
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 509              		.loc 1 251 5 view .LVU169
 510              	.LBB5:
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 511              		.loc 1 251 5 view .LVU170
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 512              		.loc 1 251 5 view .LVU171
 513 006e 9A69     		ldr	r2, [r3, #24]
 514 0070 42F00402 		orr	r2, r2, #4
 515 0074 9A61     		str	r2, [r3, #24]
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 516              		.loc 1 251 5 view .LVU172
 517 0076 9A69     		ldr	r2, [r3, #24]
 518 0078 02F00402 		and	r2, r2, #4
 519 007c 0492     		str	r2, [sp, #16]
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 520              		.loc 1 251 5 view .LVU173
 521 007e 049A     		ldr	r2, [sp, #16]
 522              	.LBE5:
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 523              		.loc 1 251 5 view .LVU174
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 524              		.loc 1 252 5 view .LVU175
 525              	.LBB6:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 526              		.loc 1 252 5 view .LVU176
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 527              		.loc 1 252 5 view .LVU177
 528 0080 9A69     		ldr	r2, [r3, #24]
 529 0082 42F00802 		orr	r2, r2, #8
 530 0086 9A61     		str	r2, [r3, #24]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 531              		.loc 1 252 5 view .LVU178
 532 0088 9B69     		ldr	r3, [r3, #24]
 533 008a 03F00803 		and	r3, r3, #8
 534 008e 0593     		str	r3, [sp, #20]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 535              		.loc 1 252 5 view .LVU179
 536 0090 059B     		ldr	r3, [sp, #20]
 537              	.LBE6:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 538              		.loc 1 252 5 view .LVU180
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 539              		.loc 1 257 5 view .LVU181
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 540              		.loc 1 257 25 is_stmt 0 view .LVU182
 541 0092 4FF40043 		mov	r3, #32768
 542 0096 0693     		str	r3, [sp, #24]
 258:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 16


 543              		.loc 1 258 5 is_stmt 1 view .LVU183
 259:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH1_GPIO_Port, &GPIO_InitStruct);
 544              		.loc 1 259 5 view .LVU184
 260:Core/Src/tim.c **** 
 545              		.loc 1 260 5 view .LVU185
 546 0098 06A9     		add	r1, sp, #24
 547 009a 0D48     		ldr	r0, .L35+8
 548              	.LVL24:
 260:Core/Src/tim.c **** 
 549              		.loc 1 260 5 is_stmt 0 view .LVU186
 550 009c FFF7FEFF 		bl	HAL_GPIO_Init
 551              	.LVL25:
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 552              		.loc 1 262 5 is_stmt 1 view .LVU187
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 553              		.loc 1 262 25 is_stmt 0 view .LVU188
 554 00a0 0823     		movs	r3, #8
 555 00a2 0693     		str	r3, [sp, #24]
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 556              		.loc 1 263 5 is_stmt 1 view .LVU189
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 557              		.loc 1 263 26 is_stmt 0 view .LVU190
 558 00a4 0023     		movs	r3, #0
 559 00a6 0793     		str	r3, [sp, #28]
 264:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 560              		.loc 1 264 5 is_stmt 1 view .LVU191
 264:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 561              		.loc 1 264 26 is_stmt 0 view .LVU192
 562 00a8 0893     		str	r3, [sp, #32]
 265:Core/Src/tim.c **** 
 563              		.loc 1 265 5 is_stmt 1 view .LVU193
 564 00aa 06A9     		add	r1, sp, #24
 565 00ac 0948     		ldr	r0, .L35+12
 566 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 567              	.LVL26:
 267:Core/Src/tim.c **** 
 568              		.loc 1 267 5 view .LVU194
 569              	.LBB7:
 267:Core/Src/tim.c **** 
 570              		.loc 1 267 5 view .LVU195
 571 00b2 094A     		ldr	r2, .L35+16
 572 00b4 5368     		ldr	r3, [r2, #4]
 573              	.LVL27:
 267:Core/Src/tim.c **** 
 574              		.loc 1 267 5 view .LVU196
 575 00b6 23F44073 		bic	r3, r3, #768
 576              	.LVL28:
 267:Core/Src/tim.c **** 
 577              		.loc 1 267 5 view .LVU197
 267:Core/Src/tim.c **** 
 578              		.loc 1 267 5 view .LVU198
 579 00ba 43F0E063 		orr	r3, r3, #117440512
 580              	.LVL29:
 267:Core/Src/tim.c **** 
 581              		.loc 1 267 5 is_stmt 0 view .LVU199
 582 00be 43F48073 		orr	r3, r3, #256
 583              	.LVL30:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 17


 267:Core/Src/tim.c **** 
 584              		.loc 1 267 5 is_stmt 1 view .LVU200
 585 00c2 5360     		str	r3, [r2, #4]
 586              	.LBE7:
 267:Core/Src/tim.c **** 
 587              		.loc 1 267 5 discriminator 1 view .LVU201
 588              		.loc 1 273 1 is_stmt 0 view .LVU202
 589 00c4 AAE7     		b	.L29
 590              	.L36:
 591 00c6 00BF     		.align	2
 592              	.L35:
 593 00c8 002C0140 		.word	1073818624
 594 00cc 00100240 		.word	1073876992
 595 00d0 00080140 		.word	1073809408
 596 00d4 000C0140 		.word	1073810432
 597 00d8 00000140 		.word	1073807360
 598              		.cfi_endproc
 599              	.LFE69:
 601              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 602              		.align	1
 603              		.global	HAL_TIM_PWM_MspInit
 604              		.syntax unified
 605              		.thumb
 606              		.thumb_func
 608              	HAL_TIM_PWM_MspInit:
 609              	.LVL31:
 610              	.LFB70:
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 276:Core/Src/tim.c **** {
 611              		.loc 1 276 1 is_stmt 1 view -0
 612              		.cfi_startproc
 613              		@ args = 0, pretend = 0, frame = 8
 614              		@ frame_needed = 0, uses_anonymous_args = 0
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 615              		.loc 1 278 3 view .LVU204
 616              		.loc 1 278 19 is_stmt 0 view .LVU205
 617 0000 0268     		ldr	r2, [r0]
 618              		.loc 1 278 5 view .LVU206
 619 0002 0E4B     		ldr	r3, .L44
 620 0004 9A42     		cmp	r2, r3
 621 0006 00D0     		beq	.L43
 622 0008 7047     		bx	lr
 623              	.L43:
 276:Core/Src/tim.c **** 
 624              		.loc 1 276 1 view .LVU207
 625 000a 00B5     		push	{lr}
 626              		.cfi_def_cfa_offset 4
 627              		.cfi_offset 14, -4
 628 000c 83B0     		sub	sp, sp, #12
 629              		.cfi_def_cfa_offset 16
 279:Core/Src/tim.c ****   {
 280:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 283:Core/Src/tim.c ****     /* TIM3 clock enable */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 18


 284:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 630              		.loc 1 284 5 is_stmt 1 view .LVU208
 631              	.LBB8:
 632              		.loc 1 284 5 view .LVU209
 633              		.loc 1 284 5 view .LVU210
 634 000e 03F50333 		add	r3, r3, #134144
 635 0012 DA69     		ldr	r2, [r3, #28]
 636 0014 42F00202 		orr	r2, r2, #2
 637 0018 DA61     		str	r2, [r3, #28]
 638              		.loc 1 284 5 view .LVU211
 639 001a DB69     		ldr	r3, [r3, #28]
 640 001c 03F00203 		and	r3, r3, #2
 641 0020 0193     		str	r3, [sp, #4]
 642              		.loc 1 284 5 view .LVU212
 643 0022 019B     		ldr	r3, [sp, #4]
 644              	.LBE8:
 645              		.loc 1 284 5 view .LVU213
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 287:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 646              		.loc 1 287 5 view .LVU214
 647 0024 0022     		movs	r2, #0
 648 0026 1146     		mov	r1, r2
 649 0028 1D20     		movs	r0, #29
 650              	.LVL32:
 651              		.loc 1 287 5 is_stmt 0 view .LVU215
 652 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 653              	.LVL33:
 288:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 654              		.loc 1 288 5 is_stmt 1 view .LVU216
 655 002e 1D20     		movs	r0, #29
 656 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 657              	.LVL34:
 289:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 292:Core/Src/tim.c ****   }
 293:Core/Src/tim.c **** }
 658              		.loc 1 293 1 is_stmt 0 view .LVU217
 659 0034 03B0     		add	sp, sp, #12
 660              		.cfi_def_cfa_offset 4
 661              		@ sp needed
 662 0036 5DF804FB 		ldr	pc, [sp], #4
 663              	.L45:
 664 003a 00BF     		.align	2
 665              	.L44:
 666 003c 00040040 		.word	1073742848
 667              		.cfi_endproc
 668              	.LFE70:
 670              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 671              		.align	1
 672              		.global	HAL_TIM_IC_MspInit
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	HAL_TIM_IC_MspInit:
 678              	.LVL35:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 19


 679              	.LFB71:
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
 296:Core/Src/tim.c **** {
 680              		.loc 1 296 1 is_stmt 1 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 24
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              		.loc 1 296 1 is_stmt 0 view .LVU219
 685 0000 00B5     		push	{lr}
 686              		.cfi_def_cfa_offset 4
 687              		.cfi_offset 14, -4
 688 0002 87B0     		sub	sp, sp, #28
 689              		.cfi_def_cfa_offset 32
 297:Core/Src/tim.c **** 
 298:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 690              		.loc 1 298 3 is_stmt 1 view .LVU220
 691              		.loc 1 298 20 is_stmt 0 view .LVU221
 692 0004 0023     		movs	r3, #0
 693 0006 0293     		str	r3, [sp, #8]
 694 0008 0393     		str	r3, [sp, #12]
 695 000a 0493     		str	r3, [sp, #16]
 696 000c 0593     		str	r3, [sp, #20]
 299:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM4)
 697              		.loc 1 299 3 is_stmt 1 view .LVU222
 698              		.loc 1 299 18 is_stmt 0 view .LVU223
 699 000e 0268     		ldr	r2, [r0]
 700              		.loc 1 299 5 view .LVU224
 701 0010 104B     		ldr	r3, .L50
 702 0012 9A42     		cmp	r2, r3
 703 0014 02D0     		beq	.L49
 704              	.LVL36:
 705              	.L46:
 300:Core/Src/tim.c ****   {
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 304:Core/Src/tim.c ****     /* TIM4 clock enable */
 305:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 308:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 309:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 310:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 311:Core/Src/tim.c ****     */
 312:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC1_CH1_F_Pin|ENC2_CH1_F_Pin;
 313:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 314:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 315:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 320:Core/Src/tim.c ****   }
 321:Core/Src/tim.c **** }
 706              		.loc 1 321 1 view .LVU225
 707 0016 07B0     		add	sp, sp, #28
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 20


 708              		.cfi_remember_state
 709              		.cfi_def_cfa_offset 4
 710              		@ sp needed
 711 0018 5DF804FB 		ldr	pc, [sp], #4
 712              	.LVL37:
 713              	.L49:
 714              		.cfi_restore_state
 305:Core/Src/tim.c **** 
 715              		.loc 1 305 5 is_stmt 1 view .LVU226
 716              	.LBB9:
 305:Core/Src/tim.c **** 
 717              		.loc 1 305 5 view .LVU227
 305:Core/Src/tim.c **** 
 718              		.loc 1 305 5 view .LVU228
 719 001c 03F50233 		add	r3, r3, #133120
 720 0020 DA69     		ldr	r2, [r3, #28]
 721 0022 42F00402 		orr	r2, r2, #4
 722 0026 DA61     		str	r2, [r3, #28]
 305:Core/Src/tim.c **** 
 723              		.loc 1 305 5 view .LVU229
 724 0028 DA69     		ldr	r2, [r3, #28]
 725 002a 02F00402 		and	r2, r2, #4
 726 002e 0092     		str	r2, [sp]
 305:Core/Src/tim.c **** 
 727              		.loc 1 305 5 view .LVU230
 728 0030 009A     		ldr	r2, [sp]
 729              	.LBE9:
 305:Core/Src/tim.c **** 
 730              		.loc 1 305 5 view .LVU231
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 731              		.loc 1 307 5 view .LVU232
 732              	.LBB10:
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 733              		.loc 1 307 5 view .LVU233
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 734              		.loc 1 307 5 view .LVU234
 735 0032 9A69     		ldr	r2, [r3, #24]
 736 0034 42F00802 		orr	r2, r2, #8
 737 0038 9A61     		str	r2, [r3, #24]
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 738              		.loc 1 307 5 view .LVU235
 739 003a 9B69     		ldr	r3, [r3, #24]
 740 003c 03F00803 		and	r3, r3, #8
 741 0040 0193     		str	r3, [sp, #4]
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 742              		.loc 1 307 5 view .LVU236
 743 0042 019B     		ldr	r3, [sp, #4]
 744              	.LBE10:
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 745              		.loc 1 307 5 view .LVU237
 312:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 746              		.loc 1 312 5 view .LVU238
 312:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 747              		.loc 1 312 25 is_stmt 0 view .LVU239
 748 0044 4FF44073 		mov	r3, #768
 749 0048 0293     		str	r3, [sp, #8]
 313:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 21


 750              		.loc 1 313 5 is_stmt 1 view .LVU240
 314:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 751              		.loc 1 314 5 view .LVU241
 315:Core/Src/tim.c **** 
 752              		.loc 1 315 5 view .LVU242
 753 004a 02A9     		add	r1, sp, #8
 754 004c 0248     		ldr	r0, .L50+4
 755              	.LVL38:
 315:Core/Src/tim.c **** 
 756              		.loc 1 315 5 is_stmt 0 view .LVU243
 757 004e FFF7FEFF 		bl	HAL_GPIO_Init
 758              	.LVL39:
 759              		.loc 1 321 1 view .LVU244
 760 0052 E0E7     		b	.L46
 761              	.L51:
 762              		.align	2
 763              	.L50:
 764 0054 00080040 		.word	1073743872
 765 0058 000C0140 		.word	1073810432
 766              		.cfi_endproc
 767              	.LFE71:
 769              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 770              		.align	1
 771              		.global	HAL_TIM_MspPostInit
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	HAL_TIM_MspPostInit:
 777              	.LVL40:
 778              	.LFB72:
 322:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 323:Core/Src/tim.c **** {
 779              		.loc 1 323 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 24
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		.loc 1 323 1 is_stmt 0 view .LVU246
 784 0000 00B5     		push	{lr}
 785              		.cfi_def_cfa_offset 4
 786              		.cfi_offset 14, -4
 787 0002 87B0     		sub	sp, sp, #28
 788              		.cfi_def_cfa_offset 32
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 789              		.loc 1 325 3 is_stmt 1 view .LVU247
 790              		.loc 1 325 20 is_stmt 0 view .LVU248
 791 0004 0023     		movs	r3, #0
 792 0006 0293     		str	r3, [sp, #8]
 793 0008 0393     		str	r3, [sp, #12]
 794 000a 0493     		str	r3, [sp, #16]
 795 000c 0593     		str	r3, [sp, #20]
 326:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 796              		.loc 1 326 3 is_stmt 1 view .LVU249
 797              		.loc 1 326 15 is_stmt 0 view .LVU250
 798 000e 0268     		ldr	r2, [r0]
 799              		.loc 1 326 5 view .LVU251
 800 0010 104B     		ldr	r3, .L56
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 22


 801 0012 9A42     		cmp	r2, r3
 802 0014 02D0     		beq	.L55
 803              	.LVL41:
 804              	.L52:
 327:Core/Src/tim.c ****   {
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 333:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 334:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 335:Core/Src/tim.c ****     PC7     ------> TIM3_CH2
 336:Core/Src/tim.c ****     */
 337:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 338:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 339:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 340:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 341:Core/Src/tim.c **** 
 342:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM3_ENABLE();
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 347:Core/Src/tim.c ****   }
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c **** }
 805              		.loc 1 349 1 view .LVU252
 806 0016 07B0     		add	sp, sp, #28
 807              		.cfi_remember_state
 808              		.cfi_def_cfa_offset 4
 809              		@ sp needed
 810 0018 5DF804FB 		ldr	pc, [sp], #4
 811              	.LVL42:
 812              	.L55:
 813              		.cfi_restore_state
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 814              		.loc 1 332 5 is_stmt 1 view .LVU253
 815              	.LBB11:
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 816              		.loc 1 332 5 view .LVU254
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 817              		.loc 1 332 5 view .LVU255
 818 001c 03F50333 		add	r3, r3, #134144
 819 0020 9A69     		ldr	r2, [r3, #24]
 820 0022 42F01002 		orr	r2, r2, #16
 821 0026 9A61     		str	r2, [r3, #24]
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 822              		.loc 1 332 5 view .LVU256
 823 0028 9B69     		ldr	r3, [r3, #24]
 824 002a 03F01003 		and	r3, r3, #16
 825 002e 0193     		str	r3, [sp, #4]
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 826              		.loc 1 332 5 view .LVU257
 827 0030 019B     		ldr	r3, [sp, #4]
 828              	.LBE11:
 332:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 23


 829              		.loc 1 332 5 view .LVU258
 337:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 830              		.loc 1 337 5 view .LVU259
 337:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 831              		.loc 1 337 25 is_stmt 0 view .LVU260
 832 0032 C023     		movs	r3, #192
 833 0034 0293     		str	r3, [sp, #8]
 338:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 834              		.loc 1 338 5 is_stmt 1 view .LVU261
 338:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 835              		.loc 1 338 26 is_stmt 0 view .LVU262
 836 0036 0223     		movs	r3, #2
 837 0038 0393     		str	r3, [sp, #12]
 339:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 838              		.loc 1 339 5 is_stmt 1 view .LVU263
 339:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 839              		.loc 1 339 27 is_stmt 0 view .LVU264
 840 003a 0593     		str	r3, [sp, #20]
 340:Core/Src/tim.c **** 
 841              		.loc 1 340 5 is_stmt 1 view .LVU265
 842 003c 02A9     		add	r1, sp, #8
 843 003e 0648     		ldr	r0, .L56+4
 844              	.LVL43:
 340:Core/Src/tim.c **** 
 845              		.loc 1 340 5 is_stmt 0 view .LVU266
 846 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 847              	.LVL44:
 342:Core/Src/tim.c **** 
 848              		.loc 1 342 5 is_stmt 1 view .LVU267
 849              	.LBB12:
 342:Core/Src/tim.c **** 
 850              		.loc 1 342 5 view .LVU268
 851 0044 054A     		ldr	r2, .L56+8
 852 0046 5368     		ldr	r3, [r2, #4]
 853              	.LVL45:
 342:Core/Src/tim.c **** 
 854              		.loc 1 342 5 view .LVU269
 342:Core/Src/tim.c **** 
 855              		.loc 1 342 5 view .LVU270
 342:Core/Src/tim.c **** 
 856              		.loc 1 342 5 view .LVU271
 857 0048 43F0E063 		orr	r3, r3, #117440512
 858              	.LVL46:
 342:Core/Src/tim.c **** 
 859              		.loc 1 342 5 is_stmt 0 view .LVU272
 860 004c 43F44063 		orr	r3, r3, #3072
 861              	.LVL47:
 342:Core/Src/tim.c **** 
 862              		.loc 1 342 5 is_stmt 1 view .LVU273
 863 0050 5360     		str	r3, [r2, #4]
 864              	.LBE12:
 342:Core/Src/tim.c **** 
 865              		.loc 1 342 5 discriminator 1 view .LVU274
 866              		.loc 1 349 1 is_stmt 0 view .LVU275
 867 0052 E0E7     		b	.L52
 868              	.L57:
 869              		.align	2
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 24


 870              	.L56:
 871 0054 00040040 		.word	1073742848
 872 0058 00100140 		.word	1073811456
 873 005c 00000140 		.word	1073807360
 874              		.cfi_endproc
 875              	.LFE72:
 877              		.section	.text.MX_TIM3_Init,"ax",%progbits
 878              		.align	1
 879              		.global	MX_TIM3_Init
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 884              	MX_TIM3_Init:
 885              	.LFB67:
 123:Core/Src/tim.c **** 
 886              		.loc 1 123 1 is_stmt 1 view -0
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 40
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 890 0000 00B5     		push	{lr}
 891              		.cfi_def_cfa_offset 4
 892              		.cfi_offset 14, -4
 893 0002 8BB0     		sub	sp, sp, #44
 894              		.cfi_def_cfa_offset 48
 129:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 895              		.loc 1 129 3 view .LVU277
 129:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 896              		.loc 1 129 27 is_stmt 0 view .LVU278
 897 0004 0023     		movs	r3, #0
 898 0006 0893     		str	r3, [sp, #32]
 899 0008 0993     		str	r3, [sp, #36]
 130:Core/Src/tim.c **** 
 900              		.loc 1 130 3 is_stmt 1 view .LVU279
 130:Core/Src/tim.c **** 
 901              		.loc 1 130 22 is_stmt 0 view .LVU280
 902 000a 0193     		str	r3, [sp, #4]
 903 000c 0293     		str	r3, [sp, #8]
 904 000e 0393     		str	r3, [sp, #12]
 905 0010 0493     		str	r3, [sp, #16]
 906 0012 0593     		str	r3, [sp, #20]
 907 0014 0693     		str	r3, [sp, #24]
 908 0016 0793     		str	r3, [sp, #28]
 135:Core/Src/tim.c ****   htim3.Init.Prescaler = 4-1;
 909              		.loc 1 135 3 is_stmt 1 view .LVU281
 135:Core/Src/tim.c ****   htim3.Init.Prescaler = 4-1;
 910              		.loc 1 135 18 is_stmt 0 view .LVU282
 911 0018 1D48     		ldr	r0, .L68
 912 001a 1E4A     		ldr	r2, .L68+4
 913 001c 0260     		str	r2, [r0]
 136:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 914              		.loc 1 136 3 is_stmt 1 view .LVU283
 136:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 915              		.loc 1 136 24 is_stmt 0 view .LVU284
 916 001e 0322     		movs	r2, #3
 917 0020 4260     		str	r2, [r0, #4]
 137:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
 918              		.loc 1 137 3 is_stmt 1 view .LVU285
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 25


 137:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
 919              		.loc 1 137 26 is_stmt 0 view .LVU286
 920 0022 8360     		str	r3, [r0, #8]
 138:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 921              		.loc 1 138 3 is_stmt 1 view .LVU287
 138:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 922              		.loc 1 138 21 is_stmt 0 view .LVU288
 923 0024 40F2E732 		movw	r2, #999
 924 0028 C260     		str	r2, [r0, #12]
 139:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 925              		.loc 1 139 3 is_stmt 1 view .LVU289
 139:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 926              		.loc 1 139 28 is_stmt 0 view .LVU290
 927 002a 0361     		str	r3, [r0, #16]
 140:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 928              		.loc 1 140 3 is_stmt 1 view .LVU291
 140:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 929              		.loc 1 140 32 is_stmt 0 view .LVU292
 930 002c 8361     		str	r3, [r0, #24]
 141:Core/Src/tim.c ****   {
 931              		.loc 1 141 3 is_stmt 1 view .LVU293
 141:Core/Src/tim.c ****   {
 932              		.loc 1 141 7 is_stmt 0 view .LVU294
 933 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 934              	.LVL48:
 141:Core/Src/tim.c ****   {
 935              		.loc 1 141 6 discriminator 1 view .LVU295
 936 0032 00BB     		cbnz	r0, .L64
 937              	.L59:
 145:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 938              		.loc 1 145 3 is_stmt 1 view .LVU296
 145:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 939              		.loc 1 145 37 is_stmt 0 view .LVU297
 940 0034 2023     		movs	r3, #32
 941 0036 0893     		str	r3, [sp, #32]
 146:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 942              		.loc 1 146 3 is_stmt 1 view .LVU298
 146:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 943              		.loc 1 146 33 is_stmt 0 view .LVU299
 944 0038 0023     		movs	r3, #0
 945 003a 0993     		str	r3, [sp, #36]
 147:Core/Src/tim.c ****   {
 946              		.loc 1 147 3 is_stmt 1 view .LVU300
 147:Core/Src/tim.c ****   {
 947              		.loc 1 147 7 is_stmt 0 view .LVU301
 948 003c 08A9     		add	r1, sp, #32
 949 003e 1448     		ldr	r0, .L68
 950 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 951              	.LVL49:
 147:Core/Src/tim.c ****   {
 952              		.loc 1 147 6 discriminator 1 view .LVU302
 953 0044 D0B9     		cbnz	r0, .L65
 954              	.L60:
 151:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 955              		.loc 1 151 3 is_stmt 1 view .LVU303
 151:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 956              		.loc 1 151 20 is_stmt 0 view .LVU304
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 26


 957 0046 6023     		movs	r3, #96
 958 0048 0193     		str	r3, [sp, #4]
 152:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 959              		.loc 1 152 3 is_stmt 1 view .LVU305
 152:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 960              		.loc 1 152 19 is_stmt 0 view .LVU306
 961 004a 0022     		movs	r2, #0
 962 004c 0292     		str	r2, [sp, #8]
 153:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 963              		.loc 1 153 3 is_stmt 1 view .LVU307
 153:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 964              		.loc 1 153 24 is_stmt 0 view .LVU308
 965 004e 0392     		str	r2, [sp, #12]
 154:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 966              		.loc 1 154 3 is_stmt 1 view .LVU309
 154:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 967              		.loc 1 154 24 is_stmt 0 view .LVU310
 968 0050 0592     		str	r2, [sp, #20]
 155:Core/Src/tim.c ****   {
 969              		.loc 1 155 3 is_stmt 1 view .LVU311
 155:Core/Src/tim.c ****   {
 970              		.loc 1 155 7 is_stmt 0 view .LVU312
 971 0052 01A9     		add	r1, sp, #4
 972 0054 0E48     		ldr	r0, .L68
 973 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 974              	.LVL50:
 155:Core/Src/tim.c ****   {
 975              		.loc 1 155 6 discriminator 1 view .LVU313
 976 005a 90B9     		cbnz	r0, .L66
 977              	.L61:
 159:Core/Src/tim.c ****   {
 978              		.loc 1 159 3 is_stmt 1 view .LVU314
 159:Core/Src/tim.c ****   {
 979              		.loc 1 159 7 is_stmt 0 view .LVU315
 980 005c 0422     		movs	r2, #4
 981 005e 0DEB0201 		add	r1, sp, r2
 982 0062 0B48     		ldr	r0, .L68
 983 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 984              	.LVL51:
 159:Core/Src/tim.c ****   {
 985              		.loc 1 159 6 discriminator 1 view .LVU316
 986 0068 70B9     		cbnz	r0, .L67
 987              	.L62:
 166:Core/Src/tim.c **** 
 988              		.loc 1 166 3 is_stmt 1 view .LVU317
 989 006a 0948     		ldr	r0, .L68
 990 006c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 991              	.LVL52:
 168:Core/Src/tim.c **** /* TIM4 init function */
 992              		.loc 1 168 1 is_stmt 0 view .LVU318
 993 0070 0BB0     		add	sp, sp, #44
 994              		.cfi_remember_state
 995              		.cfi_def_cfa_offset 4
 996              		@ sp needed
 997 0072 5DF804FB 		ldr	pc, [sp], #4
 998              	.L64:
 999              		.cfi_restore_state
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 27


 143:Core/Src/tim.c ****   }
 1000              		.loc 1 143 5 is_stmt 1 view .LVU319
 1001 0076 FFF7FEFF 		bl	Error_Handler
 1002              	.LVL53:
 1003 007a DBE7     		b	.L59
 1004              	.L65:
 149:Core/Src/tim.c ****   }
 1005              		.loc 1 149 5 view .LVU320
 1006 007c FFF7FEFF 		bl	Error_Handler
 1007              	.LVL54:
 1008 0080 E1E7     		b	.L60
 1009              	.L66:
 157:Core/Src/tim.c ****   }
 1010              		.loc 1 157 5 view .LVU321
 1011 0082 FFF7FEFF 		bl	Error_Handler
 1012              	.LVL55:
 1013 0086 E9E7     		b	.L61
 1014              	.L67:
 161:Core/Src/tim.c ****   }
 1015              		.loc 1 161 5 view .LVU322
 1016 0088 FFF7FEFF 		bl	Error_Handler
 1017              	.LVL56:
 1018 008c EDE7     		b	.L62
 1019              	.L69:
 1020 008e 00BF     		.align	2
 1021              	.L68:
 1022 0090 00000000 		.word	htim3
 1023 0094 00040040 		.word	1073742848
 1024              		.cfi_endproc
 1025              	.LFE67:
 1027              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1028              		.align	1
 1029              		.global	HAL_TIM_Encoder_MspDeInit
 1030              		.syntax unified
 1031              		.thumb
 1032              		.thumb_func
 1034              	HAL_TIM_Encoder_MspDeInit:
 1035              	.LVL57:
 1036              	.LFB73:
 350:Core/Src/tim.c **** 
 351:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 352:Core/Src/tim.c **** {
 1037              		.loc 1 352 1 view -0
 1038              		.cfi_startproc
 1039              		@ args = 0, pretend = 0, frame = 0
 1040              		@ frame_needed = 0, uses_anonymous_args = 0
 1041              		.loc 1 352 1 is_stmt 0 view .LVU324
 1042 0000 08B5     		push	{r3, lr}
 1043              		.cfi_def_cfa_offset 8
 1044              		.cfi_offset 3, -8
 1045              		.cfi_offset 14, -4
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 1046              		.loc 1 354 3 is_stmt 1 view .LVU325
 1047              		.loc 1 354 23 is_stmt 0 view .LVU326
 1048 0002 0368     		ldr	r3, [r0]
 1049              		.loc 1 354 5 view .LVU327
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 28


 1050 0004 104A     		ldr	r2, .L76
 1051 0006 9342     		cmp	r3, r2
 1052 0008 03D0     		beq	.L74
 355:Core/Src/tim.c ****   {
 356:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 359:Core/Src/tim.c ****     /* Peripheral clock disable */
 360:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 363:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 364:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 365:Core/Src/tim.c ****     */
 366:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, ENC1_CH1_Pin|ENC1_CH2_Pin);
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 371:Core/Src/tim.c ****   }
 372:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 1053              		.loc 1 372 8 is_stmt 1 view .LVU328
 1054              		.loc 1 372 10 is_stmt 0 view .LVU329
 1055 000a B3F1804F 		cmp	r3, #1073741824
 1056 000e 0CD0     		beq	.L75
 1057              	.LVL58:
 1058              	.L70:
 373:Core/Src/tim.c ****   {
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 377:Core/Src/tim.c ****     /* Peripheral clock disable */
 378:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 381:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 382:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 383:Core/Src/tim.c ****     */
 384:Core/Src/tim.c ****     HAL_GPIO_DeInit(ENC2_CH1_GPIO_Port, ENC2_CH1_Pin);
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c ****     HAL_GPIO_DeInit(ENC2_CH2_GPIO_Port, ENC2_CH2_Pin);
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 391:Core/Src/tim.c ****   }
 392:Core/Src/tim.c **** }
 1059              		.loc 1 392 1 view .LVU330
 1060 0010 08BD     		pop	{r3, pc}
 1061              	.LVL59:
 1062              	.L74:
 360:Core/Src/tim.c **** 
 1063              		.loc 1 360 5 is_stmt 1 view .LVU331
 1064 0012 02F56442 		add	r2, r2, #58368
 1065 0016 9369     		ldr	r3, [r2, #24]
 1066 0018 23F40063 		bic	r3, r3, #2048
 1067 001c 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 29


 366:Core/Src/tim.c **** 
 1068              		.loc 1 366 5 view .LVU332
 1069 001e 4FF44071 		mov	r1, #768
 1070 0022 0A48     		ldr	r0, .L76+4
 1071              	.LVL60:
 366:Core/Src/tim.c **** 
 1072              		.loc 1 366 5 is_stmt 0 view .LVU333
 1073 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1074              	.LVL61:
 1075 0028 F2E7     		b	.L70
 1076              	.LVL62:
 1077              	.L75:
 378:Core/Src/tim.c **** 
 1078              		.loc 1 378 5 is_stmt 1 view .LVU334
 1079 002a 094A     		ldr	r2, .L76+8
 1080 002c D369     		ldr	r3, [r2, #28]
 1081 002e 23F00103 		bic	r3, r3, #1
 1082 0032 D361     		str	r3, [r2, #28]
 384:Core/Src/tim.c **** 
 1083              		.loc 1 384 5 view .LVU335
 1084 0034 4FF40041 		mov	r1, #32768
 1085 0038 0448     		ldr	r0, .L76+4
 1086              	.LVL63:
 384:Core/Src/tim.c **** 
 1087              		.loc 1 384 5 is_stmt 0 view .LVU336
 1088 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1089              	.LVL64:
 386:Core/Src/tim.c **** 
 1090              		.loc 1 386 5 is_stmt 1 view .LVU337
 1091 003e 0821     		movs	r1, #8
 1092 0040 0448     		ldr	r0, .L76+12
 1093 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1094              	.LVL65:
 1095              		.loc 1 392 1 is_stmt 0 view .LVU338
 1096 0046 E3E7     		b	.L70
 1097              	.L77:
 1098              		.align	2
 1099              	.L76:
 1100 0048 002C0140 		.word	1073818624
 1101 004c 00080140 		.word	1073809408
 1102 0050 00100240 		.word	1073876992
 1103 0054 000C0140 		.word	1073810432
 1104              		.cfi_endproc
 1105              	.LFE73:
 1107              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1108              		.align	1
 1109              		.global	HAL_TIM_PWM_MspDeInit
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1114              	HAL_TIM_PWM_MspDeInit:
 1115              	.LVL66:
 1116              	.LFB74:
 393:Core/Src/tim.c **** 
 394:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 395:Core/Src/tim.c **** {
 1117              		.loc 1 395 1 is_stmt 1 view -0
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 30


 1118              		.cfi_startproc
 1119              		@ args = 0, pretend = 0, frame = 0
 1120              		@ frame_needed = 0, uses_anonymous_args = 0
 1121              		.loc 1 395 1 is_stmt 0 view .LVU340
 1122 0000 08B5     		push	{r3, lr}
 1123              		.cfi_def_cfa_offset 8
 1124              		.cfi_offset 3, -8
 1125              		.cfi_offset 14, -4
 396:Core/Src/tim.c **** 
 397:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 1126              		.loc 1 397 3 is_stmt 1 view .LVU341
 1127              		.loc 1 397 19 is_stmt 0 view .LVU342
 1128 0002 0268     		ldr	r2, [r0]
 1129              		.loc 1 397 5 view .LVU343
 1130 0004 064B     		ldr	r3, .L82
 1131 0006 9A42     		cmp	r2, r3
 1132 0008 00D0     		beq	.L81
 1133              	.LVL67:
 1134              	.L78:
 398:Core/Src/tim.c ****   {
 399:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 400:Core/Src/tim.c **** 
 401:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 402:Core/Src/tim.c ****     /* Peripheral clock disable */
 403:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 404:Core/Src/tim.c **** 
 405:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 406:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 407:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 410:Core/Src/tim.c ****   }
 411:Core/Src/tim.c **** }
 1135              		.loc 1 411 1 view .LVU344
 1136 000a 08BD     		pop	{r3, pc}
 1137              	.LVL68:
 1138              	.L81:
 403:Core/Src/tim.c **** 
 1139              		.loc 1 403 5 is_stmt 1 view .LVU345
 1140 000c 054A     		ldr	r2, .L82+4
 1141 000e D369     		ldr	r3, [r2, #28]
 1142 0010 23F00203 		bic	r3, r3, #2
 1143 0014 D361     		str	r3, [r2, #28]
 406:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1144              		.loc 1 406 5 view .LVU346
 1145 0016 1D20     		movs	r0, #29
 1146              	.LVL69:
 406:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1147              		.loc 1 406 5 is_stmt 0 view .LVU347
 1148 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1149              	.LVL70:
 1150              		.loc 1 411 1 view .LVU348
 1151 001c F5E7     		b	.L78
 1152              	.L83:
 1153 001e 00BF     		.align	2
 1154              	.L82:
 1155 0020 00040040 		.word	1073742848
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 31


 1156 0024 00100240 		.word	1073876992
 1157              		.cfi_endproc
 1158              	.LFE74:
 1160              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 1161              		.align	1
 1162              		.global	HAL_TIM_IC_MspDeInit
 1163              		.syntax unified
 1164              		.thumb
 1165              		.thumb_func
 1167              	HAL_TIM_IC_MspDeInit:
 1168              	.LVL71:
 1169              	.LFB75:
 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* tim_icHandle)
 414:Core/Src/tim.c **** {
 1170              		.loc 1 414 1 is_stmt 1 view -0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 0
 1173              		@ frame_needed = 0, uses_anonymous_args = 0
 1174              		.loc 1 414 1 is_stmt 0 view .LVU350
 1175 0000 08B5     		push	{r3, lr}
 1176              		.cfi_def_cfa_offset 8
 1177              		.cfi_offset 3, -8
 1178              		.cfi_offset 14, -4
 415:Core/Src/tim.c **** 
 416:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM4)
 1179              		.loc 1 416 3 is_stmt 1 view .LVU351
 1180              		.loc 1 416 18 is_stmt 0 view .LVU352
 1181 0002 0268     		ldr	r2, [r0]
 1182              		.loc 1 416 5 view .LVU353
 1183 0004 074B     		ldr	r3, .L88
 1184 0006 9A42     		cmp	r2, r3
 1185 0008 00D0     		beq	.L87
 1186              	.LVL72:
 1187              	.L84:
 417:Core/Src/tim.c ****   {
 418:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 419:Core/Src/tim.c **** 
 420:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 421:Core/Src/tim.c ****     /* Peripheral clock disable */
 422:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 425:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 426:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 427:Core/Src/tim.c ****     */
 428:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, ENC1_CH1_F_Pin|ENC2_CH1_F_Pin);
 429:Core/Src/tim.c **** 
 430:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 431:Core/Src/tim.c **** 
 432:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 433:Core/Src/tim.c ****   }
 434:Core/Src/tim.c **** }
 1188              		.loc 1 434 1 view .LVU354
 1189 000a 08BD     		pop	{r3, pc}
 1190              	.LVL73:
 1191              	.L87:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 32


 422:Core/Src/tim.c **** 
 1192              		.loc 1 422 5 is_stmt 1 view .LVU355
 1193 000c 064A     		ldr	r2, .L88+4
 1194 000e D369     		ldr	r3, [r2, #28]
 1195 0010 23F00403 		bic	r3, r3, #4
 1196 0014 D361     		str	r3, [r2, #28]
 428:Core/Src/tim.c **** 
 1197              		.loc 1 428 5 view .LVU356
 1198 0016 4FF44071 		mov	r1, #768
 1199 001a 0448     		ldr	r0, .L88+8
 1200              	.LVL74:
 428:Core/Src/tim.c **** 
 1201              		.loc 1 428 5 is_stmt 0 view .LVU357
 1202 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1203              	.LVL75:
 1204              		.loc 1 434 1 view .LVU358
 1205 0020 F3E7     		b	.L84
 1206              	.L89:
 1207 0022 00BF     		.align	2
 1208              	.L88:
 1209 0024 00080040 		.word	1073743872
 1210 0028 00100240 		.word	1073876992
 1211 002c 000C0140 		.word	1073810432
 1212              		.cfi_endproc
 1213              	.LFE75:
 1215              		.global	htim4
 1216              		.section	.bss.htim4,"aw",%nobits
 1217              		.align	2
 1220              	htim4:
 1221 0000 00000000 		.space	72
 1221      00000000 
 1221      00000000 
 1221      00000000 
 1221      00000000 
 1222              		.global	htim3
 1223              		.section	.bss.htim3,"aw",%nobits
 1224              		.align	2
 1227              	htim3:
 1228 0000 00000000 		.space	72
 1228      00000000 
 1228      00000000 
 1228      00000000 
 1228      00000000 
 1229              		.global	htim2
 1230              		.section	.bss.htim2,"aw",%nobits
 1231              		.align	2
 1234              	htim2:
 1235 0000 00000000 		.space	72
 1235      00000000 
 1235      00000000 
 1235      00000000 
 1235      00000000 
 1236              		.global	htim1
 1237              		.section	.bss.htim1,"aw",%nobits
 1238              		.align	2
 1241              	htim1:
 1242 0000 00000000 		.space	72
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 33


 1242      00000000 
 1242      00000000 
 1242      00000000 
 1242      00000000 
 1243              		.text
 1244              	.Letext0:
 1245              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1246              		.file 3 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1247              		.file 4 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1248              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1249              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1250              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1251              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1252              		.file 9 "Core/Inc/tim.h"
 1253              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1254              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1255              		.file 12 "Core/Inc/main.h"
 1256              		.file 13 "<built-in>"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:19     .text.MX_TIM1_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:25     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:133    .text.MX_TIM1_Init:0000005c $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1241   .bss.htim1:00000000 htim1
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:139    .text.MX_TIM2_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:145    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:250    .text.MX_TIM2_Init:0000005c $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1234   .bss.htim2:00000000 htim2
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:255    .text.MX_TIM4_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:261    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:392    .text.MX_TIM4_Init:00000080 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1220   .bss.htim4:00000000 htim4
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:398    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:404    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:593    .text.HAL_TIM_Encoder_MspInit:000000c8 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:602    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:608    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:666    .text.HAL_TIM_PWM_MspInit:0000003c $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:671    .text.HAL_TIM_IC_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:677    .text.HAL_TIM_IC_MspInit:00000000 HAL_TIM_IC_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:764    .text.HAL_TIM_IC_MspInit:00000054 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:770    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:776    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:871    .text.HAL_TIM_MspPostInit:00000054 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:878    .text.MX_TIM3_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:884    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1022   .text.MX_TIM3_Init:00000090 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1227   .bss.htim3:00000000 htim3
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1028   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1034   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1100   .text.HAL_TIM_Encoder_MspDeInit:00000048 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1108   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1114   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1155   .text.HAL_TIM_PWM_MspDeInit:00000020 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1161   .text.HAL_TIM_IC_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1167   .text.HAL_TIM_IC_MspDeInit:00000000 HAL_TIM_IC_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1209   .text.HAL_TIM_IC_MspDeInit:00000024 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1217   .bss.htim4:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1224   .bss.htim3:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1231   .bss.htim2:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s:1238   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_IC_Init
HAL_TIM_IC_ConfigChannel
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccxOMGHN.s 			page 35


HAL_NVIC_DisableIRQ
