#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 17:25:45 2025
# Process ID         : 21652
# Current directory  : C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent36072 C:\Users\Jing Ting.LENOVO-T14\Desktop\LAB 3.1\DSL_group_03-main\Lab_3\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.xpr
# Log file           : C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/vivado.log
# Journal file       : C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC\vivado.jou
# Running On         : Lenovo-T14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 PRO 4750U with Radeon Graphics
# CPU Frequency      : 1697 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33528 MB
# Swap memory        : 4831 MB
# Total Virtual      : 38360 MB
# Available Virtual  : 14871 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
open_project {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC'
INFO: [Project 1-313] Project file moved from 'D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drv_mcp3202
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drv_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drv_uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=500,FREQ_OUTPUT=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=2000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" Line 40. Module drv_mcp3202 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=500,FREQ_OUTPUT=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=2000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" Line 40. Module drv_mcp3202 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=12000000,FR...
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=500,FREQ_OU...
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=12000000,FR...
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=12000000,FR...
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=12000000,FR...
Compiling module xil_defaultlib.drv_segment
Compiling module xil_defaultlib.drv_mcp3202
Compiling module xil_defaultlib.drv_uart_tx
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1202.629 ; gain = 9.117
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Apr 17 17:27:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Thu Apr 17 17:27:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.145 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 17 17:35:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Xilinx/Vivado/2024.2/data/xicom/cfgmem/uboot/zynqmp_qspi_x8_dual_parallel_2048.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Xilinx/Vivado/2024.2/data/xicom/cfgmem/uboot/versal_net_emmc.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Xilinx/Vivado/2024.2/data/xicom/cfgmem/uboot/zynqmp_qspi_x1_dual_stacked_64.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
save_wave_config {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/top_module_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 17:38:47 2025...
