$date
	Mon Sep  8 11:35:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_stack $end
$var wire 4 ! dout [3:0] $end
$var reg 1 " clk $end
$var reg 4 # din [3:0] $end
$var reg 1 $ nrst $end
$var reg 1 % pop $end
$var reg 1 & push $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 ' din [3:0] $end
$var wire 1 $ nrst $end
$var wire 1 % pop $end
$var wire 1 & push $end
$var reg 4 ( dout [3:0] $end
$var reg 1 ) empty $end
$var reg 1 * full $end
$var reg 3 + sp [2:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 , i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
b0 +
0*
1)
b0 (
b0 '
0&
0%
0$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
#12000
1$
#15000
1"
#20000
0"
#22000
b0 ,
#25000
1"
#30000
b11 #
b11 '
1&
0"
#35000
0)
b1 +
1"
#40000
0&
0"
#42000
b1 ,
#45000
1"
#50000
b111 #
b111 '
1&
0"
#55000
b10 +
1"
#60000
0&
0"
#62000
b10 ,
#65000
1"
#70000
b1100 #
b1100 '
1&
0"
#75000
b11 +
1"
#80000
0&
0"
#82000
b11 ,
#85000
1"
#90000
b1111 #
b1111 '
1&
0"
#95000
1*
b100 +
1"
#100000
0&
0"
#102000
b100 ,
#105000
1"
#110000
0"
#112000
b0 -
#115000
1"
#120000
1%
0"
#125000
0*
b1111 !
b1111 (
b11 +
1"
#130000
0%
0"
#132000
b1 -
#135000
1"
#140000
1%
0"
#145000
b1100 !
b1100 (
b10 +
1"
#150000
0%
0"
#152000
b10 -
#155000
1"
#160000
1%
0"
#165000
b111 !
b111 (
b1 +
1"
#170000
0%
0"
#172000
b11 -
#175000
1"
#180000
1%
0"
#185000
1)
b11 !
b11 (
b0 +
1"
#190000
0%
0"
#192000
b100 -
#195000
1"
#200000
0"
#202000
