$date
	Fri Sep 29 12:39:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_tb $end
$var wire 1 ! Q $end
$var reg 1 " En $end
$var reg 1 # R $end
$var reg 1 $ S $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
1!
$end
#5
0$
#10
0"
x#
x$
#15
0!
1"
1#
0$
#20
0#
#25
0"
x#
x$
#30
1!
1"
1#
1$
#35
