#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffcb0dc560 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffcb0b1a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffcb0b1a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffcb0b1aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffcb0b1ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000100000000000>;
P_0x7fffcb0b1b20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffcb0b1b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000110>;
P_0x7fffcb0b1ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010110>;
P_0x7fffcb0b1be0 .param/str "TRACE_FILE" 0 2 37, "prog1.mem";
P_0x7fffcb0b1c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffcb10c250_0 .var/i "address_file", 31 0;
v0x7fffcb10c350_0 .var "address_in", 31 0;
v0x7fffcb10c440_0 .var "clk", 0 0;
v0x7fffcb10c510_0 .var "data_in", 31 0;
v0x7fffcb10c5b0_0 .net "data_out", 31 0, v0x7fffcb10b680_0;  1 drivers
v0x7fffcb10c650_0 .var "enable", 0 0;
v0x7fffcb10c740_0 .net "hit", 0 0, L_0x7fffcb10dfe0;  1 drivers
v0x7fffcb10c7e0_0 .var/i "miss_count", 31 0;
v0x7fffcb10c880_0 .var "rst", 0 0;
v0x7fffcb10c9b0_0 .var/i "scan_file", 31 0;
v0x7fffcb10ca90_0 .var/i "total_count", 31 0;
E_0x7fffcb0ac7a0 .event negedge, v0x7fffcb107100_0;
S_0x7fffcb0dd230 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffcb0dc560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffcb0c6880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffcb0c68c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffcb0c6900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffcb0c6940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffcb0c6980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffcb0c69c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000110>;
P_0x7fffcb0c6a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010110>;
P_0x7fffcb0c6a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffcb10b190_0 .net *"_ivl_5", 6 0, L_0x7fffcb10e120;  1 drivers
v0x7fffcb10b270_0 .net "address_in", 31 0, v0x7fffcb10c350_0;  1 drivers
v0x7fffcb10b350_0 .net "clk", 0 0, v0x7fffcb10c440_0;  1 drivers
v0x7fffcb10b420 .array "data", 0 1;
v0x7fffcb10b420_0 .net v0x7fffcb10b420 0, 31 0, L_0x7fffcb0e3740; 1 drivers
v0x7fffcb10b420_1 .net v0x7fffcb10b420 1, 31 0, L_0x7fffcb10dde0; 1 drivers
v0x7fffcb10b540_0 .net "data_in", 31 0, v0x7fffcb10c510_0;  1 drivers
v0x7fffcb10b680_0 .var "data_out", 31 0;
v0x7fffcb10b740_0 .net "enable", 0 0, v0x7fffcb10c650_0;  1 drivers
v0x7fffcb10b7e0_0 .var "enables", 1 0;
v0x7fffcb10b8a0_0 .net "hit_out", 0 0, L_0x7fffcb10dfe0;  alias, 1 drivers
v0x7fffcb10b960_0 .var "hits", 1 0;
v0x7fffcb10ba20_0 .net "match", 1 0, v0x7fffcb10b060_0;  1 drivers
v0x7fffcb10bac0_0 .net "rst", 0 0, v0x7fffcb10c880_0;  1 drivers
v0x7fffcb10bb60_0 .net "set_idx", 5 0, L_0x7fffcb10e210;  1 drivers
v0x7fffcb10bc20_0 .net "tag", 21 0, L_0x7fffcb10e300;  1 drivers
v0x7fffcb10bd30 .array "tags", 0 1;
v0x7fffcb10bd30_0 .net v0x7fffcb10bd30 0, 21 0, L_0x7fffcb0eb990; 1 drivers
v0x7fffcb10bd30_1 .net v0x7fffcb10bd30 1, 21 0, L_0x7fffcb0da590; 1 drivers
v0x7fffcb10be10 .array "valids", 0 1;
v0x7fffcb10be10_0 .net v0x7fffcb10be10 0, 0 0, L_0x7fffcb0ea690; 1 drivers
v0x7fffcb10be10_1 .net v0x7fffcb10be10 1, 0 0, L_0x7fffcb0df4f0; 1 drivers
v0x7fffcb10bf10_0 .var/i "w", 31 0;
v0x7fffcb10c0c0_0 .net "way", 1 0, L_0x7fffcb10cb70;  1 drivers
E_0x7fffcb0aa970 .event edge, v0x7fffcb107020_0, v0x7fffcb0ebaf0_0;
E_0x7fffcb0a5b50 .event edge, v0x7fffcb1071c0_0, v0x7fffcb108c80_0;
L_0x7fffcb10d490 .part v0x7fffcb10b7e0_0, 0, 1;
L_0x7fffcb10def0 .part v0x7fffcb10b7e0_0, 1, 1;
L_0x7fffcb10dfe0 .reduce/or v0x7fffcb10b960_0;
L_0x7fffcb10e120 .part v0x7fffcb10c350_0, 4, 7;
L_0x7fffcb10e210 .part L_0x7fffcb10e120, 0, 6;
L_0x7fffcb10e300 .part v0x7fffcb10c350_0, 10, 22;
S_0x7fffcb0ddf90 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffcb0dd230;
 .timescale -9 -12;
S_0x7fffcb0d23c0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffcb0ddf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffcb06c620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffcb06c660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000110>;
P_0x7fffcb06c6a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffcb0bf6f0_0 .net "clk", 0 0, v0x7fffcb10c440_0;  alias, 1 drivers
v0x7fffcb0e9d40 .array/i "counts", 127 0, 31 0;
v0x7fffcb0ebaf0_0 .net "enable", 0 0, v0x7fffcb10c650_0;  alias, 1 drivers
v0x7fffcb0e38e0_0 .var/i "i", 31 0;
v0x7fffcb0de7f0_0 .var/i "j", 31 0;
v0x7fffcb0d9890_0 .var "min_idx", 5 0;
v0x7fffcb106f40_0 .var "new_idx", 5 0;
v0x7fffcb107020_0 .net "next_out", 1 0, L_0x7fffcb10cb70;  alias, 1 drivers
v0x7fffcb107100_0 .net "rst", 0 0, v0x7fffcb10c880_0;  alias, 1 drivers
v0x7fffcb1071c0_0 .net "set_in", 5 0, L_0x7fffcb10e210;  alias, 1 drivers
v0x7fffcb1072a0_0 .var/i "tick", 31 0;
v0x7fffcb107380_0 .net "way_in", 1 0, v0x7fffcb10b060_0;  alias, 1 drivers
E_0x7fffcb0eba60 .event edge, v0x7fffcb0ebaf0_0, v0x7fffcb107380_0, v0x7fffcb1071c0_0;
E_0x7fffcb0db410 .event posedge, v0x7fffcb0bf6f0_0;
L_0x7fffcb10cb70 .part v0x7fffcb106f40_0, 0, 2;
S_0x7fffcb107520 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffcb0dd230;
 .timescale -9 -12;
P_0x7fffcb1076f0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffcb1077b0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffcb107520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffcb107990 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffcb1079d0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffcb107a10 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffcb0ea690 .functor BUFZ 1, L_0x7fffcb10cc10, C4<0>, C4<0>, C4<0>;
L_0x7fffcb0eb990 .functor BUFZ 22, L_0x7fffcb10cf20, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffcb0e3740 .functor BUFZ 32, L_0x7fffcb10d1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffcb107b80_0 .net *"_ivl_0", 0 0, L_0x7fffcb10cc10;  1 drivers
v0x7fffcb107e20_0 .net *"_ivl_10", 7 0, L_0x7fffcb10cfc0;  1 drivers
L_0x7f5ce13b0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcb107f00_0 .net *"_ivl_13", 1 0, L_0x7f5ce13b0060;  1 drivers
v0x7fffcb107ff0_0 .net *"_ivl_16", 31 0, L_0x7fffcb10d1d0;  1 drivers
v0x7fffcb1080d0_0 .net *"_ivl_18", 7 0, L_0x7fffcb10d270;  1 drivers
v0x7fffcb108200_0 .net *"_ivl_2", 7 0, L_0x7fffcb10cd30;  1 drivers
L_0x7f5ce13b00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcb1082e0_0 .net *"_ivl_21", 1 0, L_0x7f5ce13b00a8;  1 drivers
L_0x7f5ce13b0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcb1083c0_0 .net *"_ivl_5", 1 0, L_0x7f5ce13b0018;  1 drivers
v0x7fffcb1084a0_0 .net *"_ivl_8", 21 0, L_0x7fffcb10cf20;  1 drivers
v0x7fffcb108580_0 .var/i "block", 31 0;
v0x7fffcb108660_0 .net "clk", 0 0, v0x7fffcb10c440_0;  alias, 1 drivers
v0x7fffcb108700 .array "data", 0 63, 31 0;
v0x7fffcb1087a0_0 .net "data_in", 31 0, v0x7fffcb10c510_0;  alias, 1 drivers
v0x7fffcb108880_0 .net "data_out", 31 0, L_0x7fffcb0e3740;  alias, 1 drivers
v0x7fffcb108960_0 .net "enable", 0 0, L_0x7fffcb10d490;  1 drivers
v0x7fffcb108a20_0 .net "index_in", 5 0, L_0x7fffcb10e210;  alias, 1 drivers
v0x7fffcb108b10_0 .net "rst", 0 0, v0x7fffcb10c880_0;  alias, 1 drivers
v0x7fffcb108be0 .array "tag", 0 63, 21 0;
v0x7fffcb108c80_0 .net "tag_in", 21 0, L_0x7fffcb10e300;  alias, 1 drivers
v0x7fffcb108d40_0 .net "tag_out", 21 0, L_0x7fffcb0eb990;  alias, 1 drivers
v0x7fffcb108e20 .array "valid", 0 63, 0 0;
v0x7fffcb108ec0_0 .net "valid_out", 0 0, L_0x7fffcb0ea690;  alias, 1 drivers
E_0x7fffcb08eb80 .event posedge, v0x7fffcb108960_0;
L_0x7fffcb10cc10 .array/port v0x7fffcb108e20, L_0x7fffcb10cd30;
L_0x7fffcb10cd30 .concat [ 6 2 0 0], L_0x7fffcb10e210, L_0x7f5ce13b0018;
L_0x7fffcb10cf20 .array/port v0x7fffcb108be0, L_0x7fffcb10cfc0;
L_0x7fffcb10cfc0 .concat [ 6 2 0 0], L_0x7fffcb10e210, L_0x7f5ce13b0060;
L_0x7fffcb10d1d0 .array/port v0x7fffcb108700, L_0x7fffcb10d270;
L_0x7fffcb10d270 .concat [ 6 2 0 0], L_0x7fffcb10e210, L_0x7f5ce13b00a8;
S_0x7fffcb1090a0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffcb0dd230;
 .timescale -9 -12;
P_0x7fffcb109280 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffcb109340 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffcb1090a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffcb109520 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffcb109560 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffcb1095a0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffcb0df4f0 .functor BUFZ 1, L_0x7fffcb10d530, C4<0>, C4<0>, C4<0>;
L_0x7fffcb0da590 .functor BUFZ 22, L_0x7fffcb10d7b0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffcb10dde0 .functor BUFZ 32, L_0x7fffcb10dbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffcb109740_0 .net *"_ivl_0", 0 0, L_0x7fffcb10d530;  1 drivers
v0x7fffcb1099e0_0 .net *"_ivl_10", 7 0, L_0x7fffcb10d850;  1 drivers
L_0x7f5ce13b0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcb109ac0_0 .net *"_ivl_13", 1 0, L_0x7f5ce13b0138;  1 drivers
v0x7fffcb109bb0_0 .net *"_ivl_16", 31 0, L_0x7fffcb10dbc0;  1 drivers
v0x7fffcb109c90_0 .net *"_ivl_18", 7 0, L_0x7fffcb10dc60;  1 drivers
v0x7fffcb109dc0_0 .net *"_ivl_2", 7 0, L_0x7fffcb10d5d0;  1 drivers
L_0x7f5ce13b0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcb109ea0_0 .net *"_ivl_21", 1 0, L_0x7f5ce13b0180;  1 drivers
L_0x7f5ce13b00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcb109f80_0 .net *"_ivl_5", 1 0, L_0x7f5ce13b00f0;  1 drivers
v0x7fffcb10a060_0 .net *"_ivl_8", 21 0, L_0x7fffcb10d7b0;  1 drivers
v0x7fffcb10a140_0 .var/i "block", 31 0;
v0x7fffcb10a220_0 .net "clk", 0 0, v0x7fffcb10c440_0;  alias, 1 drivers
v0x7fffcb10a2c0 .array "data", 0 63, 31 0;
v0x7fffcb10a380_0 .net "data_in", 31 0, v0x7fffcb10c510_0;  alias, 1 drivers
v0x7fffcb10a440_0 .net "data_out", 31 0, L_0x7fffcb10dde0;  alias, 1 drivers
v0x7fffcb10a500_0 .net "enable", 0 0, L_0x7fffcb10def0;  1 drivers
v0x7fffcb10a5c0_0 .net "index_in", 5 0, L_0x7fffcb10e210;  alias, 1 drivers
v0x7fffcb10a6d0_0 .net "rst", 0 0, v0x7fffcb10c880_0;  alias, 1 drivers
v0x7fffcb10a7c0 .array "tag", 0 63, 21 0;
v0x7fffcb10a880_0 .net "tag_in", 21 0, L_0x7fffcb10e300;  alias, 1 drivers
v0x7fffcb10a940_0 .net "tag_out", 21 0, L_0x7fffcb0da590;  alias, 1 drivers
v0x7fffcb10aa00 .array "valid", 0 63, 0 0;
v0x7fffcb10aaa0_0 .net "valid_out", 0 0, L_0x7fffcb0df4f0;  alias, 1 drivers
E_0x7fffcb0b53a0 .event posedge, v0x7fffcb10a500_0;
L_0x7fffcb10d530 .array/port v0x7fffcb10aa00, L_0x7fffcb10d5d0;
L_0x7fffcb10d5d0 .concat [ 6 2 0 0], L_0x7fffcb10e210, L_0x7f5ce13b00f0;
L_0x7fffcb10d7b0 .array/port v0x7fffcb10a7c0, L_0x7fffcb10d850;
L_0x7fffcb10d850 .concat [ 6 2 0 0], L_0x7fffcb10e210, L_0x7f5ce13b0138;
L_0x7fffcb10dbc0 .array/port v0x7fffcb10a2c0, L_0x7fffcb10dc60;
L_0x7fffcb10dc60 .concat [ 6 2 0 0], L_0x7fffcb10e210, L_0x7f5ce13b0180;
S_0x7fffcb10acd0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffcb0dd230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffcb0eac40 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffcb0eac80 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffcb10af60_0 .net "in", 1 0, v0x7fffcb10b960_0;  1 drivers
v0x7fffcb10b060_0 .var "out", 1 0;
E_0x7fffcb09de80 .event edge, v0x7fffcb10af60_0;
    .scope S_0x7fffcb0d23c0;
T_0 ;
    %wait E_0x7fffcb0db410;
    %load/vec4 v0x7fffcb107100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb1072a0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffcb106f40_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb0e38e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffcb0e38e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb0de7f0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffcb0de7f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffcb0e38e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffcb0de7f0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffcb0e9d40, 4, 0;
    %load/vec4 v0x7fffcb0de7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcb0de7f0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffcb0e38e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcb0e38e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffcb1072a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcb1072a0_0, 0, 32;
    %load/vec4 v0x7fffcb107380_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffcb1072a0_0;
    %load/vec4 v0x7fffcb1071c0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffcb107380_0;
    %pad/u 3;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffcb0e9d40, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffcb0d23c0;
T_1 ;
    %wait E_0x7fffcb0eba60;
    %load/vec4 v0x7fffcb0ebaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffcb107380_0;
    %pad/u 6;
    %store/vec4 v0x7fffcb106f40_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffcb0d9890_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb0e38e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffcb0e38e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffcb1071c0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffcb0e38e0_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffcb0e9d40, 4;
    %load/vec4 v0x7fffcb1071c0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffcb0d9890_0;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffcb0e9d40, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffcb0e38e0_0;
    %pad/s 6;
    %store/vec4 v0x7fffcb0d9890_0, 0, 6;
T_1.4 ;
    %load/vec4 v0x7fffcb0e38e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcb0e38e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffcb1072a0_0;
    %load/vec4 v0x7fffcb1071c0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffcb0d9890_0;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb0e9d40, 0, 4;
    %load/vec4 v0x7fffcb0d9890_0;
    %assign/vec4 v0x7fffcb106f40_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffcb1077b0;
T_2 ;
    %wait E_0x7fffcb0db410;
    %load/vec4 v0x7fffcb108b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb108580_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffcb108580_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffcb108580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb108e20, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffcb108580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb108be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffcb108580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb108700, 0, 4;
    %load/vec4 v0x7fffcb108580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcb108580_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffcb1077b0;
T_3 ;
    %wait E_0x7fffcb08eb80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffcb108a20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb108e20, 0, 4;
    %load/vec4 v0x7fffcb108c80_0;
    %load/vec4 v0x7fffcb108a20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb108be0, 0, 4;
    %load/vec4 v0x7fffcb1087a0_0;
    %load/vec4 v0x7fffcb108a20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb108700, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffcb109340;
T_4 ;
    %wait E_0x7fffcb0db410;
    %load/vec4 v0x7fffcb10a6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb10a140_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffcb10a140_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffcb10a140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb10aa00, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffcb10a140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb10a7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffcb10a140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb10a2c0, 0, 4;
    %load/vec4 v0x7fffcb10a140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcb10a140_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffcb109340;
T_5 ;
    %wait E_0x7fffcb0b53a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffcb10a5c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb10aa00, 0, 4;
    %load/vec4 v0x7fffcb10a880_0;
    %load/vec4 v0x7fffcb10a5c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb10a7c0, 0, 4;
    %load/vec4 v0x7fffcb10a380_0;
    %load/vec4 v0x7fffcb10a5c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcb10a2c0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffcb10acd0;
T_6 ;
    %wait E_0x7fffcb09de80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcb10b060_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffcb10b060_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffcb10af60_0;
    %load/vec4 v0x7fffcb10b060_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffcb10b060_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffcb10b060_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffcb0dd230;
T_7 ;
    %wait E_0x7fffcb0db410;
    %load/vec4 v0x7fffcb10bac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffcb10b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffcb10b7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffcb10b680_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffcb10b740_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffcb10c0c0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffcb10b7e0_0, 0;
    %load/vec4 v0x7fffcb10b740_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffcb10c0c0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffcb10ba20_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffcb10b420, 4;
    %assign/vec4 v0x7fffcb10b680_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb10bf10_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffcb10bf10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffcb10bc20_0;
    %ix/getv/s 4, v0x7fffcb10bf10_0;
    %load/vec4a v0x7fffcb10bd30, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffcb10bf10_0;
    %load/vec4a v0x7fffcb10be10, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffcb10bf10_0;
    %store/vec4 v0x7fffcb10b960_0, 4, 1;
    %load/vec4 v0x7fffcb10bf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcb10bf10_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffcb0dd230;
T_8 ;
    %wait E_0x7fffcb0a5b50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb10bf10_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffcb10bf10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffcb10bc20_0;
    %ix/getv/s 4, v0x7fffcb10bf10_0;
    %load/vec4a v0x7fffcb10bd30, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffcb10bf10_0;
    %load/vec4a v0x7fffcb10be10, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffcb10bf10_0;
    %store/vec4 v0x7fffcb10b960_0, 4, 1;
    %load/vec4 v0x7fffcb10bf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcb10bf10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffcb0dd230;
T_9 ;
    %wait E_0x7fffcb0aa970;
    %load/vec4 v0x7fffcb10b740_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffcb10c0c0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffcb10b7e0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffcb0dc560;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb10c7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcb10ca90_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffcb0dc560;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffcb0dd230 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffcb0dc560;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcb10c440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcb10c880_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcb10c440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcb10c880_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcb10c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcb10c880_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffcb10c440_0;
    %inv;
    %store/vec4 v0x7fffcb10c440_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffcb0dc560;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffcb0b1be0, "r" {0 0 0};
    %store/vec4 v0x7fffcb10c250_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffcb10c250_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffcb10c250_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffcb0dc560;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcb10c650_0, 0;
    %wait E_0x7fffcb0ac7a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffcb10c250_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffcb10c7e0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffcb10ca90_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffcb10c7e0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffcb10ca90_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffcb0c6a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffcb0c69c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffcb0c6a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffcb0b1a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000100000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffcb0b1b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffcb10c250_0, "%x\012", v0x7fffcb10c350_0 {0 0 0};
    %store/vec4 v0x7fffcb10c9b0_0, 0, 32;
    %wait E_0x7fffcb0db410;
    %load/vec4 v0x7fffcb10ca90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffcb10ca90_0, 0;
    %load/vec4 v0x7fffcb10c740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffcb10c7e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffcb10c7e0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffcb10c510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcb10c650_0, 0;
T_14.3 ;
    %wait E_0x7fffcb0db410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcb10c650_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
