<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<base href=""><div style="margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff"><div style="margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left">This is Google&#39;s cache of <a href="http://www.vdlande.com/VHDL/filedec.html" style="text-decoration:underline;color:#00c">http://www.vdlande.com/VHDL/filedec.html</a>. It is a snapshot of the page as it appeared on Oct 26, 2009 15:47:46 GMT. The <a href="http://www.vdlande.com/VHDL/filedec.html" style="text-decoration:underline;color:#00c">current page</a> could have changed in the meantime. <a href="http://www.google.com/intl/en/help/features_list.html#cached" style="text-decoration:underline;color:#00c">Learn more</a><br><br><div style="float:right"><a href="http://74.125.155.132/search?q=cache:1wiRMcZkss4J:www.vdlande.com/VHDL/filedec.html+site:www.vdlande.com+vhdl+file&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1" style="text-decoration:underline;color:#00c">Text-only version</a></div>
<div>These search terms are highlighted: <span style="background:#ffff66;color:black;font-weight:bold">vhdl</span>&nbsp;<span style="background:#a0ffff;color:black;font-weight:bold">file</span>&nbsp;&nbsp;</div></div></div><div style="position:relative">
<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - File Declaration</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B><b style="color:black;background-color:#a0ffff">File</b> Declaration</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Declaration</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Package<br>Process<br>Architecture<br>Procedure<br>Function</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE><b style="color:black;background-color:#a0ffff">file</b> logical_name : file_type is mode "file_name";</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
See LRM sections 3.4, 4.3.2 and 14.3

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD>Usually, files of type <b>text</b> are used as they are portable
between different <b style="color:black;background-color:#ffff66">VHDL</b> simulators. The <b>mode</b> of the <b style="color:black;background-color:#a0ffff">file</b> refers to
the direction of data flow, and may be either <b>in</b> (i.e. a
read-only <b style="color:black;background-color:#a0ffff">file</b>) or <b>out</b> (a write-only <b style="color:black;background-color:#a0ffff">file</b>):
<PRE>use std.textio.all;
package REF_PACK is
  <b style="color:black;background-color:#a0ffff">file</b> INFILE : text is in  "in.dat";
  <b style="color:black;background-color:#a0ffff">file</b> OUTFILE: text is out "out.dat";
end REF_PACK;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=95%>
<TR>
<TD COLSPAN=2>Text files may be read by using the <b>endfile, readline</b> and
<b>read</b> subprograms defined in the package <b>std.textio</b>:
<PRE>READ_FILE: process
  variable VEC_LINE : line;
  variable VEC_VAR : bit_vector(0 to 7);
  <b style="color:black;background-color:#a0ffff">file</b> VEC_FILE : text is in "stim.vec";
begin
  while not endfile(VEC_FILE) loop
    readline (VEC_FILE, VEC_LINE);
    read (VEC_LINE, VEC_VAR);
    A_BUS <= VEC_VAR;
    wait for 10 ns;
  end loop;
  wait;
end process READ_FILE;
</PRE></TD>
</TR>
<TR>
<TD>The textio package <b>must</b> be made visible by the clause:<pre>
use std.textio.all;</pre></TD>
<TD>Text files may be written by using the <b>write</b> and
<b>writeln</b> subprograms, also defined in the textio package. Output
data may be formatted using optional parameters for <b>write</b> - see
the LRM section 14.3
</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>Textio <b>read</b> and <b>write</b> procedures are defined for the
types <b>bit, bit_vector, bolean, character, integer, real, string</b>
and <b>time</b>. They are <b>not</b> compatible with user-defined types
or std_logic_1164 types (although some vendors supply routines for the
std_logic_1164_types).</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>Text files may be written by using the <b>writeln</b> and
<b>write</b> subprograms defined in the package <b>std.textio</b>
<PRE>
WRITE_FILE: process (CLK)
  variable VEC_LINE : line;
  <b style="color:black;background-color:#a0ffff">file</b> VEC_FILE : text is out "results";
begin
  -- strobe OUT_DATA on falling edges 
  -- of CLK and write value out to <b style="color:black;background-color:#a0ffff">file</b>
  if CLK='0' then
    write (VEC_LINE, OUT_DATA);
    writeline (VEC_FILE, VEC_LINE);
  end if;
end process WRITE_FILE;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>A <b style="color:black;background-color:#a0ffff">file</b> (read or write) is opened in <b style="color:black;background-color:#ffff66">VHDL</b> when the structure in which
it is declared is elaborated. This means that files declared in
processes or architectures are opened only once at the beginning of a
simulation. files declared in procedures are reopened at the beginning
of the <b style="color:black;background-color:#a0ffff">file</b> every time the procedure is elaborated (every time it is
executed) and are closed every time the procedure finishes execution.
</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<b style="color:black;background-color:#a0ffff">File</b> declarations and operations are not supported by logic synthesis
tools.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

<b style="color:black;background-color:#ffff66">VHDL</b>-93 allows files to be explicitly opened and closed during
simulation - this was not directly supported in <b style="color:black;background-color:#ffff66">VHDL</b>-87. Consequently,
<b><b style="color:black;background-color:#a0ffff">file</b> declarations are not upwards-compatible between <b style="color:black;background-color:#ffff66">VHDL</b>-87 and
<b style="color:black;background-color:#ffff66">VHDL</b>-93</b>. For instance, in <b style="color:black;background-color:#ffff66">VHDL</b>-93 the equivalent declaration to the
example above would be:
<PRE><b style="color:black;background-color:#a0ffff">file</b> MYTEXT : text open read_mode is "enum.txt";</PRE>
The new attributes <b>'image</b> and <b>'value</b> make textio for
enumerated types much easier - see <b>attributes</b>

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="http://www.vdlande.com/VHDL/exits.htm"><img border=0 src="http://www.vdlande.com/images/left.gif"></a>
<a href="http://www.vdlande.com/VHDL/index.htm"><img border=0 src="http://www.vdlande.com/images/up.gif"></a>
<a href="http://www.vdlande.com/VHDL/for_loop.htm"><img border=0 src="http://www.vdlande.com/images/right.gif"></a>
</div>

<HR WIDTH="80%">
</BODY>
</HTML>
