{
	"author": "Douglas J. Smith",
	"booktitle": "DAC",
	"dblpkey": "conf/dac/Smith96",
	"ee": "http://doi.acm.org/10.1145/240518.240664",
	"pages": "771-776",
	"title": "VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C",
	"type": "inproceedings",
	"url": "db/conf/dac/dac96.html#Smith96",
	"year": "1996"
}
