/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  reg [2:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [15:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  reg [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_7z[2] ? celloutsig_0_6z[3] : celloutsig_0_0z[2];
  assign celloutsig_1_2z = ~(in_data[131] & in_data[166]);
  assign celloutsig_0_14z = ~(celloutsig_0_12z & celloutsig_0_1z[3]);
  assign celloutsig_0_19z = ~(celloutsig_0_0z[2] & celloutsig_0_14z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[2] & celloutsig_0_1z[5]);
  assign celloutsig_0_8z = ~celloutsig_0_3z[2];
  assign celloutsig_1_3z = ~((in_data[125] | celloutsig_1_1z) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((in_data[160] | celloutsig_1_1z) & (celloutsig_1_3z | celloutsig_1_2z));
  assign celloutsig_1_18z = ~((1'h1 | celloutsig_1_6z[6]) & (celloutsig_1_1z | in_data[182]));
  assign celloutsig_0_0z = in_data[80:77] & in_data[41:38];
  assign celloutsig_0_3z = celloutsig_0_0z[3:1] & { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[137], celloutsig_1_4z, celloutsig_1_0z } & { in_data[148], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_6z = in_data[80:77] & { celloutsig_0_5z[7], celloutsig_0_3z };
  assign celloutsig_0_51z = { celloutsig_0_5z[9:8], celloutsig_0_41z } == celloutsig_0_7z[4:0];
  assign celloutsig_1_1z = { in_data[128:123], celloutsig_1_0z } == in_data[105:99];
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z } == { in_data[46:43], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[62:58], celloutsig_0_3z } === in_data[83:76];
  assign celloutsig_0_29z = { celloutsig_0_25z[13:8], celloutsig_0_21z } === { celloutsig_0_1z[10:5], celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[190:185] || in_data[150:145];
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z } || celloutsig_0_20z;
  assign celloutsig_0_18z = celloutsig_0_1z[11] & ~(celloutsig_0_15z);
  assign celloutsig_0_9z = celloutsig_0_1z[12:2] % { 1'h1, celloutsig_0_1z[11:3], in_data[0] };
  assign celloutsig_0_1z = { in_data[75:71], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[80:73], celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_0_17z = celloutsig_0_9z[6:1] % { 1'h1, celloutsig_0_6z[2:0], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_1z[10:3], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_20z } % { 1'h1, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_9z, 1'h1 };
  assign celloutsig_0_10z = celloutsig_0_9z[8:4] % { 1'h1, celloutsig_0_1z[11:9], celloutsig_0_4z };
  assign celloutsig_1_19z = | celloutsig_1_9z;
  assign celloutsig_0_11z = | { celloutsig_0_7z, celloutsig_0_5z[10:0] };
  assign celloutsig_0_16z = | { celloutsig_0_6z[2:1], celloutsig_0_0z };
  assign celloutsig_0_21z = | { celloutsig_0_7z, celloutsig_0_6z[2:1], celloutsig_0_4z, celloutsig_0_3z, in_data[81:68], celloutsig_0_0z };
  assign celloutsig_0_31z = | { celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_6z, in_data[84:77], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[22:20], celloutsig_0_1z } >> { celloutsig_0_1z[11:0], celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_17z[4:0] >> { celloutsig_0_10z[4:2], celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } << in_data[143:135];
  assign celloutsig_0_35z = { celloutsig_0_10z[0], celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_21z } - celloutsig_0_5z[15:12];
  assign celloutsig_0_50z = ~((celloutsig_0_35z[0] & celloutsig_0_1z[9]) | celloutsig_0_0z[0]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_41z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_41z = { celloutsig_0_3z[1:0], celloutsig_0_12z };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_6z[2:0], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
