This Python Script is used to generate a verilog template for a module and its testbench depends on the inputs that the user enters them.

The generated templates follow the best clean code rules.

This script can generate a template for sequential circuits with reset or without reset and also provides a templates for combinational circuits all of this depends on your requirements.

Â© 2024 Mohamed Dawod
