image::https://github.com/ahmeterdem9603/fpga/blob/master/3_FULL_ADDER/kapak_1.jfif[R]

= VERİLOG FULL ADDER (TAM TOPLAYICI) TASARIMI +

image::https://github.com/ahmeterdem9603/fpga/blob/master/3_FULL_ADDER/tech-industrial-electronic-background-texture-8731327.jpg[R]

== 2 BİT FULL ADDER +
