<stg><name>in_circle</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0  %father_5_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %father_5_read)

]]></Node>
<StgValue><ssdm name="father_5_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:1  %father_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %father_4_read)

]]></Node>
<StgValue><ssdm name="father_4_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:2  %father_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %father_3_read)

]]></Node>
<StgValue><ssdm name="father_3_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:3  %father_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %father_2_read)

]]></Node>
<StgValue><ssdm name="father_2_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:4  %father_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %father_1_read)

]]></Node>
<StgValue><ssdm name="father_1_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:5  %father_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %father_0_read)

]]></Node>
<StgValue><ssdm name="father_0_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:6  %innerdata_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %innerdata_1_read)

]]></Node>
<StgValue><ssdm name="innerdata_1_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:7  %innerdata_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %innerdata_0_read)

]]></Node>
<StgValue><ssdm name="innerdata_0_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:8  %xda = fsub float %father_0_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xda"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:9  %xdb = fsub float %father_2_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xdb"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:10  %xdc = fsub float %father_4_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xdc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:11  %yda = fsub float %father_1_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="yda"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:12  %ydb = fsub float %father_3_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="ydb"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:13  %ydc = fsub float %father_5_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="ydc"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:8  %xda = fsub float %father_0_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xda"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:9  %xdb = fsub float %father_2_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xdb"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:10  %xdc = fsub float %father_4_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xdc"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:11  %yda = fsub float %father_1_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="yda"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:12  %ydb = fsub float %father_3_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="ydb"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:13  %ydc = fsub float %father_5_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="ydc"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:8  %xda = fsub float %father_0_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xda"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:9  %xdb = fsub float %father_2_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xdb"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:10  %xdc = fsub float %father_4_read_1, %innerdata_0_read_1

]]></Node>
<StgValue><ssdm name="xdc"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:11  %yda = fsub float %father_1_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="yda"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:12  %ydb = fsub float %father_3_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="ydb"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:13  %ydc = fsub float %father_5_read_1, %innerdata_1_read_1

]]></Node>
<StgValue><ssdm name="ydc"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:14  %tmp = fmul float %xda, %xda

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:15  %tmp_1 = fmul float %yda, %yda

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:17  %tmp_2 = fmul float %xdb, %xdb

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:18  %tmp_3 = fmul float %ydb, %ydb

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:20  %tmp_4 = fmul float %xdc, %xdc

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:21  %tmp_5 = fmul float %ydc, %ydc

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:23  %tmp_6 = fmul float %xdb, %ydc

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:24  %tmp_7 = fmul float %xdc, %ydb

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:26  %tmp_8 = fmul float %xda, %ydc

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:27  %tmp_9 = fmul float %xdc, %yda

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:29  %tmp_s = fmul float %xda, %ydb

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:30  %tmp_10 = fmul float %xdb, %yda

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:14  %tmp = fmul float %xda, %xda

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:15  %tmp_1 = fmul float %yda, %yda

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:17  %tmp_2 = fmul float %xdb, %xdb

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:18  %tmp_3 = fmul float %ydb, %ydb

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:20  %tmp_4 = fmul float %xdc, %xdc

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:21  %tmp_5 = fmul float %ydc, %ydc

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:23  %tmp_6 = fmul float %xdb, %ydc

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:24  %tmp_7 = fmul float %xdc, %ydb

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:26  %tmp_8 = fmul float %xda, %ydc

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:27  %tmp_9 = fmul float %xdc, %yda

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:29  %tmp_s = fmul float %xda, %ydb

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:30  %tmp_10 = fmul float %xdb, %yda

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %da2da2 = fadd float %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="da2da2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:19  %db2db2 = fadd float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="db2db2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:22  %dc2dc2 = fadd float %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="dc2dc2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:25  %min1 = fsub float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="min1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:28  %min2 = fsub float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="min2"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:31  %min3 = fsub float %tmp_s, %tmp_10

]]></Node>
<StgValue><ssdm name="min3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %da2da2 = fadd float %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="da2da2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:19  %db2db2 = fadd float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="db2db2"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:22  %dc2dc2 = fadd float %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="dc2dc2"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:25  %min1 = fsub float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="min1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:28  %min2 = fsub float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="min2"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:31  %min3 = fsub float %tmp_s, %tmp_10

]]></Node>
<StgValue><ssdm name="min3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %da2da2 = fadd float %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="da2da2"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:19  %db2db2 = fadd float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="db2db2"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:22  %dc2dc2 = fadd float %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="dc2dc2"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:25  %min1 = fsub float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="min1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:28  %min2 = fsub float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="min2"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:31  %min3 = fsub float %tmp_s, %tmp_10

]]></Node>
<StgValue><ssdm name="min3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:32  %tmp_11 = fmul float %da2da2, %min1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:33  %tmp_12 = fmul float %db2db2, %min2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:35  %tmp_14 = fmul float %dc2dc2, %min3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:32  %tmp_11 = fmul float %da2da2, %min1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:33  %tmp_12 = fmul float %db2db2, %min2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:35  %tmp_14 = fmul float %dc2dc2, %min3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="92" st_id="11" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:34  %tmp_13 = fsub float %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="93" st_id="12" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:34  %tmp_13 = fsub float %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="94" st_id="13" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:34  %tmp_13 = fsub float %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="95" st_id="14" stage="3" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:36  %det = fadd float %tmp_13, %tmp_14

]]></Node>
<StgValue><ssdm name="det"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="96" st_id="15" stage="2" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:36  %det = fadd float %tmp_13, %tmp_14

]]></Node>
<StgValue><ssdm name="det"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="97" st_id="16" stage="1" lat="3">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:36  %det = fadd float %tmp_13, %tmp_14

]]></Node>
<StgValue><ssdm name="det"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="98" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
branch1:37  %bitcast_ln30 = bitcast float %det to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1:38  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln30, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="32">
<![CDATA[
branch1:39  %trunc_ln30 = trunc i32 %bitcast_ln30 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:40  %icmp_ln30 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch1:41  %icmp_ln30_1 = icmp eq i23 %trunc_ln30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1:42  %or_ln30 = or i1 %icmp_ln30_1, %icmp_ln30

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:43  %tmp_16 = fcmp ogt float %det, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1:44  %and_ln30 = and i1 %or_ln30, %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1">
<![CDATA[
branch1:45  ret i1 %and_ln30

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
