# Bidirectional Hybrid Macro Bugfix

## Task Contract

The supplied Verilog-A system violates its public circuit contract. Repair the
complete editable bundle.

## Public Verilog-A Interface

Preserve this exact artifact and module interface:

- Artifact `bidirectional_hybrid_macro.va`:
  - Module `bidirectional_hybrid_macro` (entry)
    - position 0: `port_a` (input, electrical)
    - position 1: `port_b` (input, electrical)
    - position 2: `clk` (input, electrical)
    - position 3: `rst` (input, electrical)
    - position 4: `trim_2` (input, electrical)
    - position 5: `trim_1` (input, electrical)
    - position 6: `trim_0` (input, electrical)
    - position 7: `sum_out` (output, electrical)
    - position 8: `diff_out` (output, electrical)
    - position 9: `forward_metric` (output, electrical)
    - position 10: `reverse_metric` (output, electrical)
    - position 11: `balance_ok` (output, electrical)

## Public Parameter Contract

- `bidirectional_hybrid_macro.vdd` defaults to `0.9` V; valid range: vdd > vss; overrides the public vdd behavior parameter consistently for this module.
- `bidirectional_hybrid_macro.vss` defaults to `0` V; valid range: vss < vdd; overrides the public vss behavior parameter consistently for this module.
- `bidirectional_hybrid_macro.vcm` defaults to `0.45` V; valid range: vcm is finite and preserves the public operating range; overrides the public vcm behavior parameter consistently for this module.
- `bidirectional_hybrid_macro.vth` defaults to `0.45` V; valid range: vth is finite and preserves the public operating range; overrides the public vth behavior parameter consistently for this module.
- `bidirectional_hybrid_macro.trim_lsb` defaults to `0.01` V; valid range: trim_lsb is finite and preserves the public operating range; overrides the public trim_lsb behavior parameter consistently for this module.
- `bidirectional_hybrid_macro.balance_tol` defaults to `0.02` V; valid range: balance_tol is finite and preserves the public operating range; overrides the public balance_tol behavior parameter consistently for this module.
- `bidirectional_hybrid_macro.tr` defaults to `2e-10` s; valid range: tr > 0; overrides the public tr behavior parameter consistently for this module.


## Required Behavior

The repaired bundle must satisfy every public property:

- `P_RESET_CLEAR`: restore: Reset centers the continuous sum and difference outputs and clears sampled metrics and balance qualification. Required traces: `time`, `clk`, `rst`, `sum_out`, `diff_out`, `forward_metric`, `reverse_metric`, `balance_ok`.
- `P_SUM_DIFF_MAPPING`: restore: sum_out and diff_out implement the clipped common and differential mappings of port_a and port_b around vcm. Required traces: `time`, `rst`, `port_a`, `port_b`, `trim_2`, `trim_1`, `trim_0`, `sum_out`, `diff_out`.
- `P_TRIM_RESPONSE`: restore: The signed three-bit trim correction shifts sum and difference in opposite directions by trim_lsb per code. Required traces: `time`, `rst`, `trim_2`, `trim_1`, `trim_0`, `sum_out`, `diff_out`.
- `P_DIRECTIONAL_METRICS`: restore: At rising clock edges forward and reverse metrics reconstruct the directional components from the mapped sum and difference outputs. Required traces: `time`, `clk`, `rst`, `sum_out`, `diff_out`, `forward_metric`, `reverse_metric`.
- `P_BALANCE_QUALIFICATION`: restore: balance_ok asserts only after two consecutive metric updates whose directional mismatch is within balance_tol. Required traces: `time`, `clk`, `rst`, `forward_metric`, `reverse_metric`, `balance_ok`.


The following canonical public behavior is normative for this derived form:

- On reset, drive `sum_out` and `diff_out` to `vcm`, clear metrics, and clear `balance_ok`.
- Form voltage-domain sum and difference outputs from deviations of `port_a` and `port_b` around `vcm`.
- Decode `trim_2..trim_0` and apply a signed correction to reduce imbalance between the two paths.
- Update `forward_metric` and `reverse_metric` once per rising `clk` edge from the corrected sum/difference states.
- `balance_ok` must assert after two consecutive updates where the absolute metric mismatch is within `balance_tol`.
- Swapping the relative stimulus on `port_a` and `port_b` must swap the dominant forward/reverse metric relationship.
- This is a behavioral voltage-domain hybrid macro; it must not require an S-parameter file or branch-current RF network.


## Modeling Constraints

- Use deterministic voltage-domain transient behavior.
- Use portable Spectre-compatible Verilog-A and voltage contributions for public outputs.
- Do not use branch-current oracles, hidden pass/fail ports, checker side channels, or testbench code in the DUT bundle.
- Preserve the exact file set, module graph, ports, parameters, and public traces.
- Do not add debug outputs, validation state, side channels, or stimulus-specific fixes.

## Output Contract

Return the repaired bundle with exactly these paths: `bidirectional_hybrid_macro.va`.
Every supplied `.va` file is editable; do not add or omit files.
