Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: digital_phase_loop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digital_phase_loop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digital_phase_loop"
Output Format                      : NGC
Target Device                      : xc3s250e-5-vq100

---- Source Options
Top Module Name                    : digital_phase_loop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/PT8616/development_src/FPGA/digital_phase_loop.vhd" in Library work.
Architecture behavioral of Entity digital_phase_loop is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <digital_phase_loop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <digital_phase_loop> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/PT8616/development_src/FPGA/digital_phase_loop.vhd" line 71: Width mismatch. <out_sum_limit> has a width of 16 bits but assigned expression is 17-bit wide.
WARNING:Xst:1610 - "C:/PT8616/development_src/FPGA/digital_phase_loop.vhd" line 73: Width mismatch. <out_sum_limit> has a width of 16 bits but assigned expression is 17-bit wide.
Entity <digital_phase_loop> analyzed. Unit <digital_phase_loop> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <digital_phase_loop>.
    Related source file is "C:/PT8616/development_src/FPGA/digital_phase_loop.vhd".
    Found 26-bit register for signal <integrator>.
    Found 26-bit adder for signal <integrator$mux0001>.
    Found 26-bit comparator greater for signal <integrator_limit$cmp_gt0000> created at line 62.
    Found 18-bit adder for signal <out_sum>.
    Found 18-bit comparator greater for signal <out_sum_limit$cmp_gt0000> created at line 71.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <digital_phase_loop> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 1
 26-bit register                                       : 1
# Comparators                                          : 2
 18-bit comparator greater                             : 1
 26-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 2
 18-bit comparator greater                             : 1
 26-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <integrator_0> (without init value) has a constant value of 0 in block <digital_phase_loop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <integrator_1> (without init value) has a constant value of 0 in block <digital_phase_loop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <integrator_2> (without init value) has a constant value of 0 in block <digital_phase_loop>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <digital_phase_loop> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block digital_phase_loop, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : digital_phase_loop.ngr
Top Level Output File Name         : digital_phase_loop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 203
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 10
#      LUT2                        : 7
#      LUT3                        : 42
#      LUT4                        : 20
#      MULT_AND                    : 12
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 23
#      FDE                         : 23
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 14
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-5 

 Number of Slices:                       48  out of   2448     1%  
 Number of Slice Flip Flops:             23  out of   4896     0%  
 Number of 4 input LUTs:                 90  out of   4896     1%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of     66    46%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.135ns (Maximum Frequency: 109.469MHz)
   Minimum input arrival time before clock: 4.619ns
   Maximum output required time after clock: 15.624ns
   Maximum combinational path delay: 11.314ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 9.135ns (frequency: 109.469MHz)
  Total number of paths / destination ports: 12298 / 23
-------------------------------------------------------------------------
Delay:               9.135ns (Levels of Logic = 39)
  Source:            integrator_8 (FF)
  Destination:       integrator_25 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: integrator_8 to integrator_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  integrator_8 (integrator_8)
     LUT1:I0->O            1   0.612   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<2>_rt (Mcompar_integrator_limit_cmp_gt0000_cy<2>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<2> (Mcompar_integrator_limit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<3> (Mcompar_integrator_limit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<4> (Mcompar_integrator_limit_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<5> (Mcompar_integrator_limit_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<6> (Mcompar_integrator_limit_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<7> (Mcompar_integrator_limit_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<8> (Mcompar_integrator_limit_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<9> (Mcompar_integrator_limit_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<10> (Mcompar_integrator_limit_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<11> (Mcompar_integrator_limit_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<12> (Mcompar_integrator_limit_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<13> (Mcompar_integrator_limit_cmp_gt0000_cy<13>)
     MUXCY:CI->O          26   0.399   1.140  Mcompar_integrator_limit_cmp_gt0000_cy<14> (Mcompar_integrator_limit_cmp_gt0000_cy<14>)
     LUT2:I1->O           12   0.612   0.817  integrator_limit<11>21_1 (integrator_limit<11>21)
     MULT_AND:I1->LO       0   0.645   0.000  integrator_limit<3>_mand (integrator_limit<3>_mand1)
     MUXCY:DI->O           1   0.773   0.000  Madd_integrator_mux0001_cy<3> (Madd_integrator_mux0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd_integrator_mux0001_cy<4> (Madd_integrator_mux0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<5> (Madd_integrator_mux0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<6> (Madd_integrator_mux0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<7> (Madd_integrator_mux0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<8> (Madd_integrator_mux0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<9> (Madd_integrator_mux0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<10> (Madd_integrator_mux0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<11> (Madd_integrator_mux0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<12> (Madd_integrator_mux0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<13> (Madd_integrator_mux0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<14> (Madd_integrator_mux0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<15> (Madd_integrator_mux0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<16> (Madd_integrator_mux0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<17> (Madd_integrator_mux0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<18> (Madd_integrator_mux0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<19> (Madd_integrator_mux0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<20> (Madd_integrator_mux0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<21> (Madd_integrator_mux0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<22> (Madd_integrator_mux0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<23> (Madd_integrator_mux0001_cy<23>)
     MUXCY:CI->O           0   0.051   0.000  Madd_integrator_mux0001_cy<24> (Madd_integrator_mux0001_cy<24>)
     XORCY:CI->O           1   0.699   0.000  Madd_integrator_mux0001_xor<25> (integrator_mux0001<25>)
     FDE:D                     0.268          integrator_25
    ----------------------------------------
    Total                      9.135ns (6.574ns logic, 2.560ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 354 / 46
-------------------------------------------------------------------------
Offset:              4.619ns (Levels of Logic = 25)
  Source:            phase_diff_i<0> (PAD)
  Destination:       integrator_25 (FF)
  Destination Clock: clk_i rising

  Data Path: phase_diff_i<0> to integrator_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  phase_diff_i_0_IBUF (phase_diff_i_0_IBUF)
     LUT3:I1->O            1   0.612   0.000  Madd_integrator_mux0001_lut<3> (Madd_integrator_mux0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Madd_integrator_mux0001_cy<3> (Madd_integrator_mux0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd_integrator_mux0001_cy<4> (Madd_integrator_mux0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<5> (Madd_integrator_mux0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<6> (Madd_integrator_mux0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<7> (Madd_integrator_mux0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<8> (Madd_integrator_mux0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<9> (Madd_integrator_mux0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<10> (Madd_integrator_mux0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<11> (Madd_integrator_mux0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<12> (Madd_integrator_mux0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<13> (Madd_integrator_mux0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<14> (Madd_integrator_mux0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<15> (Madd_integrator_mux0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<16> (Madd_integrator_mux0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<17> (Madd_integrator_mux0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<18> (Madd_integrator_mux0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<19> (Madd_integrator_mux0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<20> (Madd_integrator_mux0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<21> (Madd_integrator_mux0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<22> (Madd_integrator_mux0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_integrator_mux0001_cy<23> (Madd_integrator_mux0001_cy<23>)
     MUXCY:CI->O           0   0.051   0.000  Madd_integrator_mux0001_cy<24> (Madd_integrator_mux0001_cy<24>)
     XORCY:CI->O           1   0.699   0.000  Madd_integrator_mux0001_xor<25> (integrator_mux0001<25>)
     FDE:D                     0.268          integrator_25
    ----------------------------------------
    Total                      4.619ns (4.171ns logic, 0.449ns route)
                                       (90.3% logic, 9.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 106600 / 16
-------------------------------------------------------------------------
Offset:              15.624ns (Levels of Logic = 30)
  Source:            integrator_8 (FF)
  Destination:       dac_word_o<14> (PAD)
  Source Clock:      clk_i rising

  Data Path: integrator_8 to dac_word_o<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  integrator_8 (integrator_8)
     LUT1:I0->O            1   0.612   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<2>_rt (Mcompar_integrator_limit_cmp_gt0000_cy<2>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<2> (Mcompar_integrator_limit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<3> (Mcompar_integrator_limit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<4> (Mcompar_integrator_limit_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<5> (Mcompar_integrator_limit_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<6> (Mcompar_integrator_limit_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<7> (Mcompar_integrator_limit_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<8> (Mcompar_integrator_limit_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<9> (Mcompar_integrator_limit_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<10> (Mcompar_integrator_limit_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<11> (Mcompar_integrator_limit_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<12> (Mcompar_integrator_limit_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_integrator_limit_cmp_gt0000_cy<13> (Mcompar_integrator_limit_cmp_gt0000_cy<13>)
     MUXCY:CI->O          26   0.399   1.140  Mcompar_integrator_limit_cmp_gt0000_cy<14> (Mcompar_integrator_limit_cmp_gt0000_cy<14>)
     LUT2:I1->O           12   0.612   0.817  integrator_limit<11>21_1 (integrator_limit<11>21)
     MULT_AND:I1->LO       0   0.645   0.000  integrator_limit<16>_mand (integrator_limit<16>_mand1)
     MUXCY:DI->O           1   0.773   0.000  Madd_out_sum_cy<8> (Madd_out_sum_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<9> (Madd_out_sum_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<10> (Madd_out_sum_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<11> (Madd_out_sum_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<12> (Madd_out_sum_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<13> (Madd_out_sum_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<14> (Madd_out_sum_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<15> (Madd_out_sum_cy<15>)
     MUXCY:CI->O           0   0.052   0.000  Madd_out_sum_cy<16> (Madd_out_sum_cy<16>)
     XORCY:CI->O          17   0.699   0.893  Madd_out_sum_xor<17> (out_sum<17>)
     INV:I->O              1   0.612   0.000  Mcompar_out_sum_limit_cmp_gt0000_lut<11>1_INV_0 (Mcompar_out_sum_limit_cmp_gt0000_lut<11>)
     MUXCY:S->O           16   0.752   1.031  Mcompar_out_sum_limit_cmp_gt0000_cy<11> (Mcompar_out_sum_limit_cmp_gt0000_cy<11>)
     LUT3:I0->O            1   0.612   0.357  out_sum_limit<9>1 (dac_word_o_9_OBUF)
     OBUF:I->O                 3.169          dac_word_o_9_OBUF (dac_word_o<9>)
    ----------------------------------------
    Total                     15.624ns (10.782ns logic, 4.842ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2254 / 16
-------------------------------------------------------------------------
Delay:               11.314ns (Levels of Logic = 20)
  Source:            phase_diff_i<0> (PAD)
  Destination:       dac_word_o<14> (PAD)

  Data Path: phase_diff_i<0> to dac_word_o<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  phase_diff_i_0_IBUF (phase_diff_i_0_IBUF)
     LUT2:I1->O            1   0.612   0.000  Madd_out_sum_lut<4> (Madd_out_sum_lut<4>)
     MUXCY:S->O            1   0.404   0.000  Madd_out_sum_cy<4> (Madd_out_sum_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<5> (Madd_out_sum_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<6> (Madd_out_sum_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<7> (Madd_out_sum_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<8> (Madd_out_sum_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<9> (Madd_out_sum_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<10> (Madd_out_sum_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<11> (Madd_out_sum_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<12> (Madd_out_sum_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<13> (Madd_out_sum_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<14> (Madd_out_sum_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_out_sum_cy<15> (Madd_out_sum_cy<15>)
     MUXCY:CI->O           0   0.052   0.000  Madd_out_sum_cy<16> (Madd_out_sum_cy<16>)
     XORCY:CI->O          17   0.699   0.893  Madd_out_sum_xor<17> (out_sum<17>)
     INV:I->O              1   0.612   0.000  Mcompar_out_sum_limit_cmp_gt0000_lut<11>1_INV_0 (Mcompar_out_sum_limit_cmp_gt0000_lut<11>)
     MUXCY:S->O           16   0.752   1.031  Mcompar_out_sum_limit_cmp_gt0000_cy<11> (Mcompar_out_sum_limit_cmp_gt0000_cy<11>)
     LUT3:I0->O            1   0.612   0.357  out_sum_limit<9>1 (dac_word_o_9_OBUF)
     OBUF:I->O                 3.169          dac_word_o_9_OBUF (dac_word_o<9>)
    ----------------------------------------
    Total                     11.314ns (8.584ns logic, 2.730ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.55 secs
 
--> 

Total memory usage is 150500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

