# 32-bit-MIPS-processor
Project for UTCN AC CTI year2 sem2 Computer Architecture lab
the MIPS32 architecture single cycle and pipeline implemented in VHDL for NEXYS A7 FPGA
