// Seed: 2340923421
module module_0;
  assign id_1 = id_1 == id_1 < 1'h0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2;
  function id_1;
    input id_2;
    if (1) begin : LABEL_0
      id_1 = id_2;
    end else id_2 = 1'b0;
  endfunction
  assign module_0.id_1 = 0;
  wire id_3;
  assign id_1 = 1;
  assign id_2 = id_1;
endmodule
