// Seed: 985533646
module module_0 (
    output wand  id_0,
    output uwire id_1
);
  tri0 id_4;
  wire id_5;
  initial @* id_1 = id_4;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri   id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_1, id_1
  );
  wire id_7;
  assign id_5 = id_5;
  assign id_6 = id_6;
endmodule
module module_2 (
    input supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output wand id_3,
    output tri1 id_4,
    input uwire id_5
);
  wire id_7;
  module_0(
      id_3, id_1
  );
endmodule
