// Seed: 4215020787
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    output tri id_6,
    input uwire module_0,
    output supply0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    output tri0 id_13
);
  assign id_6 = 1'h0;
  logic id_15;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    output uwire id_3,
    output tri0 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input wand id_8,
    input supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    output wand id_12,
    output wor id_13,
    input tri0 id_14,
    output wand id_15,
    input wire id_16,
    output uwire id_17,
    output tri0 id_18,
    input wand id_19,
    output tri id_20
);
  assign id_17 = id_9 + 1;
  module_0 modCall_1 (
      id_0,
      id_19,
      id_7,
      id_8,
      id_3,
      id_8,
      id_4,
      id_0,
      id_15,
      id_16,
      id_14,
      id_10,
      id_13,
      id_4
  );
endmodule
