<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p120" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_120{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_120{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_120{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_120{left:69px;bottom:1079px;letter-spacing:0.15px;}
#t5_120{left:150px;bottom:1079px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t6_120{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.36px;}
#t7_120{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_120{left:428px;bottom:1044px;}
#t9_120{left:440px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_120{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_120{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tc_120{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_120{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_120{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tf_120{left:69px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_120{left:69px;bottom:863px;letter-spacing:0.12px;}
#th_120{left:151px;bottom:863px;letter-spacing:0.16px;word-spacing:0.01px;}
#ti_120{left:69px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_120{left:512px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_120{left:731px;bottom:839px;letter-spacing:-0.24px;word-spacing:-0.18px;}
#tl_120{left:69px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tm_120{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tn_120{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#to_120{left:69px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_120{left:69px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_120{left:69px;bottom:536px;}
#tr_120{left:95px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#ts_120{left:95px;bottom:522px;letter-spacing:-0.17px;word-spacing:-1.1px;}
#tt_120{left:95px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_120{left:69px;bottom:479px;}
#tv_120{left:95px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_120{left:95px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tx_120{left:69px;bottom:440px;}
#ty_120{left:95px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tz_120{left:95px;bottom:426px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t10_120{left:69px;bottom:400px;}
#t11_120{left:95px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_120{left:69px;bottom:379px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t13_120{left:69px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#t14_120{left:772px;bottom:369px;}
#t15_120{left:783px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t16_120{left:69px;bottom:345px;letter-spacing:-0.18px;word-spacing:-0.34px;}
#t17_120{left:69px;bottom:154px;letter-spacing:-0.15px;}
#t18_120{left:91px;bottom:154px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t19_120{left:91px;bottom:137px;letter-spacing:-0.12px;}
#t1a_120{left:324px;bottom:788px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1b_120{left:400px;bottom:788px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1c_120{left:80px;bottom:756px;letter-spacing:-0.05px;}
#t1d_120{left:80px;bottom:741px;letter-spacing:-0.12px;}
#t1e_120{left:168px;bottom:756px;letter-spacing:-0.13px;}
#t1f_120{left:80px;bottom:712px;letter-spacing:-0.09px;}
#t1g_120{left:169px;bottom:712px;letter-spacing:-0.12px;}
#t1h_120{left:80px;bottom:683px;letter-spacing:-0.11px;}
#t1i_120{left:168px;bottom:683px;letter-spacing:-0.11px;}
#t1j_120{left:80px;bottom:654px;letter-spacing:-0.11px;}
#t1k_120{left:168px;bottom:654px;letter-spacing:-0.11px;}
#t1l_120{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t1m_120{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_120{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_120{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_120{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_120{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_120{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_120{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_120{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_120{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s9_120{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_120{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sb_120{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts120" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg120Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg120" style="-webkit-user-select: none;"><object width="935" height="1210" data="120/120.svg" type="image/svg+xml" id="pdf120" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_120" class="t s1_120">4-14 </span><span id="t2_120" class="t s1_120">Vol. 3A </span>
<span id="t3_120" class="t s2_120">PAGING </span>
<span id="t4_120" class="t s3_120">4.4 </span><span id="t5_120" class="t s3_120">PAE PAGING </span>
<span id="t6_120" class="t s4_120">A logical processor uses PAE paging if CR0.PG = 1, CR4.PAE = 1, and IA32_EFER.LME = 0. PAE paging translates </span>
<span id="t7_120" class="t s4_120">32-bit linear addresses to 52-bit physical addresses. </span>
<span id="t8_120" class="t s5_120">1 </span>
<span id="t9_120" class="t s4_120">Although 52 bits corresponds to 4 PBytes, linear addresses </span>
<span id="ta_120" class="t s4_120">are limited to 32 bits; at most 4 GBytes of linear-address space may be accessed at any given time. </span>
<span id="tb_120" class="t s4_120">With PAE paging, a logical processor maintains a set of four (4) PDPTE registers, which are loaded from an address </span>
<span id="tc_120" class="t s4_120">in CR3. Linear address are translated using 4 hierarchies of in-memory paging structures, each located using one </span>
<span id="td_120" class="t s4_120">of the PDPTE registers. (This is different from the other paging modes, in which there is one hierarchy referenced </span>
<span id="te_120" class="t s4_120">by CR3.) </span>
<span id="tf_120" class="t s4_120">Section 4.4.1 discusses the PDPTE registers. Section 4.4.2 describes linear-address translation with PAE paging. </span>
<span id="tg_120" class="t s6_120">4.4.1 </span><span id="th_120" class="t s6_120">PDPTE Registers </span>
<span id="ti_120" class="t s4_120">When PAE paging is used, CR3 references the base of a 32-Byte </span><span id="tj_120" class="t s7_120">page-directory-pointer table</span><span id="tk_120" class="t s4_120">. Table 4-7 illus- </span>
<span id="tl_120" class="t s4_120">trates how CR3 is used with PAE paging. </span>
<span id="tm_120" class="t s4_120">The page-directory-pointer-table comprises four (4) 64-bit entries called PDPTEs. Each PDPTE controls access to a </span>
<span id="tn_120" class="t s4_120">1-GByte region of the linear-address space. Corresponding to the PDPTEs, the logical processor maintains a set of </span>
<span id="to_120" class="t s4_120">four (4) internal, non-architectural PDPTE registers, called PDPTE0, PDPTE1, PDPTE2, and PDPTE3. The logical </span>
<span id="tp_120" class="t s4_120">processor loads these registers from the PDPTEs in memory as part of certain operations: </span>
<span id="tq_120" class="t s8_120">• </span><span id="tr_120" class="t s4_120">If PAE paging would be in use following an execution of MOV to CR0 or MOV to CR4 (see Section 4.1.1) and the </span>
<span id="ts_120" class="t s4_120">instruction is modifying any of CR0.CD, CR0.NW, CR0.PG, CR4.PAE, CR4.PGE, CR4.PSE, or CR4.SMEP; then the </span>
<span id="tt_120" class="t s4_120">PDPTEs are loaded from the address in CR3. </span>
<span id="tu_120" class="t s8_120">• </span><span id="tv_120" class="t s4_120">If MOV to CR3 is executed while the logical processor is using PAE paging, the PDPTEs are loaded from the </span>
<span id="tw_120" class="t s4_120">address being loaded into CR3. </span>
<span id="tx_120" class="t s8_120">• </span><span id="ty_120" class="t s4_120">If PAE paging is in use and a task switch changes the value of CR3, the PDPTEs are loaded from the address in </span>
<span id="tz_120" class="t s4_120">the new CR3 value. </span>
<span id="t10_120" class="t s8_120">• </span><span id="t11_120" class="t s4_120">Certain VMX transitions load the PDPTE registers. See Section 4.11.1. </span>
<span id="t12_120" class="t s4_120">Table 4-8 gives the format of a PDPTE. If any of the PDPTEs sets both the P flag (bit 0) and any reserved bit, the </span>
<span id="t13_120" class="t s4_120">MOV to CR instruction causes a general-protection exception (#GP(0)) and the PDPTEs are not loaded. </span>
<span id="t14_120" class="t s5_120">2 </span>
<span id="t15_120" class="t s4_120">As shown </span>
<span id="t16_120" class="t s4_120">in Table 4-8, bits 2:1, 8:5, and 63:MAXPHYADDR are reserved in the PDPTEs. </span>
<span id="t17_120" class="t s9_120">1. </span><span id="t18_120" class="t s9_120">If MAXPHYADDR &lt; 52, bits in the range 51:MAXPHYADDR will be 0 in any physical address used by PAE paging. (The corresponding </span>
<span id="t19_120" class="t s9_120">bits are reserved in the paging-structure entries.) See Section 4.1.4 for how to determine MAXPHYADDR. </span>
<span id="t1a_120" class="t sa_120">Table 4-7. </span><span id="t1b_120" class="t sa_120">Use of CR3 with PAE Paging </span>
<span id="t1c_120" class="t sb_120">Bit </span>
<span id="t1d_120" class="t sb_120">Position(s) </span>
<span id="t1e_120" class="t sb_120">Contents </span>
<span id="t1f_120" class="t s9_120">4:0 </span><span id="t1g_120" class="t s9_120">Ignored </span>
<span id="t1h_120" class="t s9_120">31:5 </span><span id="t1i_120" class="t s9_120">Physical address of the 32-Byte aligned page-directory-pointer table used for linear-address translation </span>
<span id="t1j_120" class="t s9_120">63:32 </span><span id="t1k_120" class="t s9_120">Ignored (these bits exist only on processors supporting the Intel-64 architecture) </span>
<span id="t1l_120" class="t s9_120">2. </span><span id="t1m_120" class="t s9_120">On some processors, reserved bits are checked even in PDPTEs in which the P flag (bit 0) is 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
