module test_segs ();
	logic reset;
	logic [24:0] clk;
	
	// flag to show test success
	logic flag = 1'b0;
	
	// inputs
	logic [3:0] i0;
	logic [3:0] i1;

	
	//outputs to test
	logic sel;
	logic esel;
	
	logic nsel;
	logic ensel;
	
	logic [6:0] segout;
	logic [6:0] esegout;
	logic [4:0] sum;
	logic [4:0] esum;
	
	int vectornum, errors;
	logic [16:0] testvectors[15:0];
	
	top dut(i0,i1,reset,sel,nsel,segout,sum);

	initial
		begin
				clk = 25'b0;
		end
	
		// generate clock
	always 
		begin
		  clk = clk + 1'b1; #5; 
		end
	
	// on each clock cycle, run a test case
	always_comb
		case(clk)
			8'd0: begin
					reset = 1'b1;
					#2
					reset = 1'b0;
					i0 = 4'b0000;
					i1 = 4'b0000;
					esum = 5'b00000;
					$display("Pass t0: %d", esum == sum);
				end
			
		default
			$display("no cases left");
			//$stop;
		endcase


endmodule
