{% extends "aw_awsim_sched_rr.yml" %}
{% block rr_timeslice_ms %}5{% endblock %}
