{"context": "\u5fd8\u308c\u3066\u3044\u305f\u306e\u3067\u30e1\u30e2\u3002\nPacked\u306a\u69cb\u9020\u4f53\u306e\u30e1\u30f3\u30d0\u306e\u5024\u3092\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u4e2d\u306b1\u56de\u3067\u8868\u793a\u3055\u305b\u308b\u306e\u306bPretty Print\u3068\u3044\u3046\u6a5f\u80fd\u304c\u3042\u308b\u3002\n\u300c%p\u300d\u3067\u6307\u5b9a\u3059\u308b\u3002\n`timescale 1ns/1ps\n\ntypedef struct packed {\n    logic [7:0] r;\n    logic [7:0] g;\n    logic [7:0] b;\n} rgb_t;\n\nmodule tb();\n    rgb_t rgb;\n\n    initial begin\n        for(int i=0; i<10; i++) begin\n            rgb.r = $random();\n            rgb.g = $random();\n            rgb.b = $random();\n            $display(\"%p\", rgb);\n        end\n        $finish(1);\n    end\n\nendmodule\n\n\u7d50\u679c\u306f\u3053\u3093\u306a\u611f\u3058\u3002\n'{r:'h24, g:'h81, b:'h9}\n'{r:'h63, g:'hd, b:'h8d}\n'{r:'h65, g:'h12, b:'h1}\n'{r:'hd, g:'h76, b:'h3d}\n'{r:'hed, g:'h8c, b:'hf9}\n'{r:'hc6, g:'hc5, b:'haa}\n'{r:'he5, g:'h77, b:'h12}\n'{r:'h8f, g:'hf2, b:'hce}\n'{r:'he8, g:'hc5, b:'h5c}\n'{r:'hbd, g:'h2d, b:'h65}\n\n16\u9032\u304b2\u9032\u8868\u793a\u3057\u304b\u3067\u304d\u306a\u3044\u3051\u3069\u3001\u500b\u4eba\u7684\u306b\u306f\u3042\u307e\u308a\u554f\u984c\u306b\u3057\u3066\u3044\u306a\u3044\u3002\n\u5fd8\u308c\u3066\u3044\u305f\u306e\u3067\u30e1\u30e2\u3002\n\nPacked\u306a\u69cb\u9020\u4f53\u306e\u30e1\u30f3\u30d0\u306e\u5024\u3092\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u4e2d\u306b1\u56de\u3067\u8868\u793a\u3055\u305b\u308b\u306e\u306bPretty Print\u3068\u3044\u3046\u6a5f\u80fd\u304c\u3042\u308b\u3002\n\u300c%p\u300d\u3067\u6307\u5b9a\u3059\u308b\u3002\n\n```sv\n`timescale 1ns/1ps\n\ntypedef struct packed {\n    logic [7:0] r;\n    logic [7:0] g;\n    logic [7:0] b;\n} rgb_t;\n\nmodule tb();\n    rgb_t rgb;\n\n    initial begin\n        for(int i=0; i<10; i++) begin\n            rgb.r = $random();\n            rgb.g = $random();\n            rgb.b = $random();\n            $display(\"%p\", rgb);\n        end\n        $finish(1);\n    end\n\nendmodule\n```\n\n\u7d50\u679c\u306f\u3053\u3093\u306a\u611f\u3058\u3002\n\n```\n'{r:'h24, g:'h81, b:'h9}\n'{r:'h63, g:'hd, b:'h8d}\n'{r:'h65, g:'h12, b:'h1}\n'{r:'hd, g:'h76, b:'h3d}\n'{r:'hed, g:'h8c, b:'hf9}\n'{r:'hc6, g:'hc5, b:'haa}\n'{r:'he5, g:'h77, b:'h12}\n'{r:'h8f, g:'hf2, b:'hce}\n'{r:'he8, g:'hc5, b:'h5c}\n'{r:'hbd, g:'h2d, b:'h65}\n```\n\n16\u9032\u304b2\u9032\u8868\u793a\u3057\u304b\u3067\u304d\u306a\u3044\u3051\u3069\u3001\u500b\u4eba\u7684\u306b\u306f\u3042\u307e\u308a\u554f\u984c\u306b\u3057\u3066\u3044\u306a\u3044\u3002\n", "tags": ["SystemVerilog"]}