<module name="MMCSD2_COMMON_0_SS_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="REGS__SS_CFG__SSCFG_SS_ID_REV_REG" acronym="REGS__SS_CFG__SSCFG_SS_ID_REV_REG" offset="0x0" width="32" description="">
		<bitfield id="MOD_ID" width="16" begin="31" end="16" resetval="0x26688" description="Module ID" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x7" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJ_REV" width="3" begin="10" end="8" resetval="0x2" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MIN_REV" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_1_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_1_REG" offset="0x10" width="32" description="">
		<bitfield id="TUNINGCOUNT" width="6" begin="29" end="24" resetval="0x32" description="Configures the Number of Taps (Phases) of the RX clock that is supported. The Tuning State machine uses this information to select one of the Taps (Phases) of the RX clock during the Tuning Procedure." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="ASYNCWKUPENA" width="1" begin="20" end="20" resetval="0x1" description="Determines the Wakeup Signal Generation Mode. 0: Synchronous Wakeup Mode: The xin_clk has to be running for this mode. The Card Insertion/Removal/Interrupt events are detected synchronously on the xin_clk and the Wakeup Event is generated. The Assertion and deassertion of the wakeup Event signal synchronous to xin_clk. 1: Asyncrhonous Wakeup Mode: The xin_clk and the host_clk can be stopped in this mode and the Wake up Event is asynchronously generated based on the Card Insertion/Removal/Interrupt Events. The Assertion and deassertion of the wakeup Event signal is asynchronous." range="20" rwaccess="R/W"/> 
		<bitfield id="CQFMUL" width="4" begin="15" end="12" resetval="0x3" description="FMUL for the CQ Internal Timer Clock Frequency" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CQFVAL" width="10" begin="9" end="0" resetval="0x200" description="FVAL for the CQ Internal Timer Clock Frequency" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_2_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_2_REG" offset="0x14" width="32" description="">
		<bitfield id="SLOTTYPE" width="2" begin="31" end="30" resetval="0x0" description="Slot Type. Should be set based on the final product usage. 00 - Removable SCard Slot, 01 - Embedded Slot for One Device, 10 - Shared Bus Slot, 11 - Reserved." range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="ASYNCHINTRSUPPORT" width="1" begin="29" end="29" resetval="0x1" description="Asynchronous Interrupt Support. Suggested Value is 1'b1 (The Core supports monitoring of Asynchronous Interrupt)." range="29" rwaccess="R/W"/> 
		<bitfield id="SUPPORT1P8VOLT" width="1" begin="26" end="26" resetval="0x1" description="1.8V Support. Suggested Value is 1'b1 (The 1.8 Volt Switching is supported by Core). Optionally can be set to 1'b0 if the application doesn't want 1.8V switching (SD3.0)." range="26" rwaccess="R/W"/> 
		<bitfield id="SUPPORT3P0VOLT" width="1" begin="25" end="25" resetval="0x0" description="3.0V Support. Should be set based on whether 3.0V is supported on the SD Interface." range="25" rwaccess="R/W"/> 
		<bitfield id="SUPPORT3P3VOLT" width="1" begin="24" end="24" resetval="0x1" description="3.3V Support. Suggested Value is 1'b1 as the 3.3 V is the default voltage on the SD Interface." range="24" rwaccess="R/W"/> 
		<bitfield id="SUSPRESSUPPORT" width="1" begin="23" end="23" resetval="0x1" description="Suspend/Resume Support. Suggested Value is 1'b1 (The Suspend/Resume is supported by Core). Optionally can be set to 1'b0 if the application doesn't want to support Suspend/Resume Mode." range="23" rwaccess="R/W"/> 
		<bitfield id="SDMASUPPORT" width="1" begin="22" end="22" resetval="0x1" description="SDMA Support. Suggested Value is 1'b1 (The SDMA is supported by Core). Optionally can be set to 1'b0 if the application doesn't want to support SDMA Mode." range="22" rwaccess="R/W"/> 
		<bitfield id="HIGHSPEEDSUPPORT" width="1" begin="21" end="21" resetval="0x1" description="High Speed Support. Suggested Value is 1'b1 (The High Speed mode is supported by Core)." range="21" rwaccess="R/W"/> 
		<bitfield id="ADMA2SUPPORT" width="1" begin="19" end="19" resetval="0x1" description="ADMA2 Support. Suggested Value is 1'b1 (The ADMA2 is supported by Core). Optionally can be set to 1'b0 if the application doesn't want to support ADMA2 Mode." range="19" rwaccess="R/W"/> 
		<bitfield id="SUPPORT8BIT" width="1" begin="18" end="18" resetval="0x0" description="8-bit Support for Embedded Device. Suggested Value is 1'b1 (The Core supports 8-bit Interface). Optionally an be set to 1'b0 if the Application supports only 4-bit SD Interface." range="18" rwaccess="R/W"/> 
		<bitfield id="MAXBLKLENGTH" width="2" begin="17" end="16" resetval="0x0" description="Max Block Length. Maximum Block Length supported by the Core/Device. 00: 512 (Bytes), 01: 1024, 10: 2048, 11: Reserved." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="BASECLKFREQ" width="8" begin="15" end="8" resetval="0x200" description="Base Clock Frequency for SD Clock. This is the frequency of the xin_clk." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TIMEOUTCLKUNIT" width="1" begin="7" end="7" resetval="0x0" description="Timeout Clock Unit. Suggested Value is 1'b0 (KHz)." range="7" rwaccess="R/W"/> 
		<bitfield id="TIMEOUTCLKFREQ" width="6" begin="5" end="0" resetval="0x1" description="Timeout Clock Frequency. Suggested Value is 1 KHz. Internally the 1msec Timer is used for Timeout Detection. The 1msec Timer is generated from the xin_clk." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_3_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_3_REG" offset="0x18" width="32" description="">
		<bitfield id="SUPPORT1P8VDD2" width="1" begin="28" end="28" resetval="0x1" description="1.8V VDD2 Support." range="28" rwaccess="R/W"/> 
		<bitfield id="ADMA3SUPPORT" width="1" begin="27" end="27" resetval="0x1" description="ADMA3 Support." range="27" rwaccess="R/W"/> 
		<bitfield id="CLOCKMULTIPLIER" width="8" begin="23" end="16" resetval="0x0" description="Clock Multiplier. This field indicates clock multiplier value of programmable clock generator. Refer to Clock Control register. Setting 00h means that Host Controller does not support programmable clock generator. FFh Clock Multiplier M = 256, ...., 02h Clock Multiplier M = 3, 01h Clock Multiplier M = 2, 00h Clock Multiplier is Not Supported." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RETUNINGMODES" width="2" begin="15" end="14" resetval="0x0" description="Re-Tuning Modes. Should be set to 2'b00 as the Core supports only the Software Timer based Re-Tuning." range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="TUNINGFORSDR50" width="1" begin="13" end="13" resetval="0x0" description="Use Tuning for SDR50. This bit should be set if the Application wants Tuning be used for SDR50 Modes. The Core operates with or with out tuning for SDR50 mode as long as the Clock can be manually tuned using tap delay." range="13" rwaccess="R/W"/> 
		<bitfield id="RETUNINGTIMERCNT" width="4" begin="11" end="8" resetval="0x4" description="Timer Count for Re-Tuning. This is the Timer Count for Re-Tuning Timer for Re-Tuning Mode 1 to 3. Setting to 4'b0 disables Re-Tuning Timer." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TYPE4SUPPORT" width="1" begin="7" end="7" resetval="0x0" description="Driver Type 4 Support. This bit should be set based on whether Driver Type 4 for 1.8 Signalling is supported or not." range="7" rwaccess="R/W"/> 
		<bitfield id="DDRIVERSUPPORT" width="1" begin="6" end="6" resetval="0x0" description="Driver Type D Support. This bit should be set based on whether Driver Type D for 1.8 Signalling is supported or not." range="6" rwaccess="R/W"/> 
		<bitfield id="CDRIVERSUPPORT" width="1" begin="5" end="5" resetval="0x0" description="Driver Type C Support. This bit should be set based on whether Driver Type C for 1.8 Signalling is supported or not." range="5" rwaccess="R/W"/> 
		<bitfield id="ADRIVERSUPPORT" width="1" begin="4" end="4" resetval="0x0" description="Driver Type A Support. This bit should be set based on whether Driver Type A for 1.8 Signalling is supported or not." range="4" rwaccess="R/W"/> 
		<bitfield id="DDR50SUPPORT" width="1" begin="2" end="2" resetval="0x1" description="DDR50 Support. Suggested Value is 1'b1 (The Core supports DDR50 mode of operation). Optionally can be set to 1'b0 if the application doesn't want to support DDR50." range="2" rwaccess="R/W"/> 
		<bitfield id="SDR104SUPPORT" width="1" begin="1" end="1" resetval="0x1" description="SDR104 Support. Suggested Value is 1'b1 (The Core supports SDR104 mode of operation). Optionally can be set to 1'b0 if the application doesn't want to support SDR104." range="1" rwaccess="R/W"/> 
		<bitfield id="SDR50SUPPORT" width="1" begin="0" end="0" resetval="0x1" description="SDR50 Support. Suggested Value is 1'b1 (The Core supports SDR50 mode of operation). Optionally can be set to 1'b0 if the application doesn't want to support SDR50." range="0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_4_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_4_REG" offset="0x1C" width="32" description="">
		<bitfield id="MAXCURRENT1P8V" width="8" begin="23" end="16" resetval="0x0" description="Maximum Current for 1.8V." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAXCURRENT3P0V" width="8" begin="15" end="8" resetval="0x0" description="Maximum Current for 3.0V." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="MAXCURRENT3P3V" width="8" begin="7" end="0" resetval="0x0" description="Maximum Current for 3.3V." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_5_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_5_REG" offset="0x20" width="32" description="">
		<bitfield id="MAXCURRENTVDD2" width="8" begin="7" end="0" resetval="0x0" description="Maximum Current for 1.8 V (VDD2)." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_6_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_6_REG" offset="0x24" width="32" description="">
		<bitfield id="INITPRESETVAL" width="13" begin="12" end="0" resetval="0x256" description="Preset Value for Initialization." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_7_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_7_REG" offset="0x28" width="32" description="">
		<bitfield id="DSPDPRESETVAL" width="13" begin="12" end="0" resetval="0x4" description="Preset Value for Default Speed." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_8_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_8_REG" offset="0x2C" width="32" description="">
		<bitfield id="HSPDPRESETVAL" width="13" begin="12" end="0" resetval="0x2" description="Preset Value for High Speed." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_9_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_9_REG" offset="0x30" width="32" description="">
		<bitfield id="SDR12PRESETVAL" width="13" begin="12" end="0" resetval="0x4" description="Preset Value for SDR12." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_10_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_10_REG" offset="0x34" width="32" description="">
		<bitfield id="SDR25PRESETVAL" width="13" begin="12" end="0" resetval="0x2" description="Preset Value for SDR25." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_11_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_11_REG" offset="0x38" width="32" description="">
		<bitfield id="SDR50PRESETVAL" width="13" begin="12" end="0" resetval="0x1" description="Preset Value for SDR50." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_12_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_12_REG" offset="0x3C" width="32" description="">
		<bitfield id="SDR104PRESETVAL" width="13" begin="12" end="0" resetval="0x0" description="Preset Value for SDR104." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_13_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_13_REG" offset="0x40" width="32" description="">
		<bitfield id="DDR50PRESETVAL" width="13" begin="12" end="0" resetval="0x2" description="Preset Value for DDR50." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_CFG_14_REG" acronym="REGS__SS_CFG__SSCFG_CTL_CFG_14_REG" offset="0x44" width="32" description="">
		
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_STAT_1_REG" acronym="REGS__SS_CFG__SSCFG_CTL_STAT_1_REG" offset="0x60" width="32" description="">
		<bitfield id="SDHC_CMDIDLE" width="1" begin="31" end="31" resetval="0x1" description="Idle signal to enable S/W to gate off the clocks." range="31" rwaccess="R"/> 
		<bitfield id="DMADEBUGBUS" width="16" begin="15" end="0" resetval="0x0" description="DMA_CTRL Debug Bus." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_STAT_2_REG" acronym="REGS__SS_CFG__SSCFG_CTL_STAT_2_REG" offset="0x64" width="32" description="">
		<bitfield id="CMDDEBUGBUS" width="16" begin="15" end="0" resetval="0x16" description="CMD_CTRL Debug Bus." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_STAT_3_REG" acronym="REGS__SS_CFG__SSCFG_CTL_STAT_3_REG" offset="0x68" width="32" description="">
		<bitfield id="TXDDEBUGBUS" width="16" begin="15" end="0" resetval="0x0" description="TXD_CTRL Debug Bus." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_STAT_4_REG" acronym="REGS__SS_CFG__SSCFG_CTL_STAT_4_REG" offset="0x6C" width="32" description="">
		<bitfield id="RXDDEBUGBUS0" width="16" begin="15" end="0" resetval="0x0" description="RXD_CTRL Debug Bus (SD CLK)." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_STAT_5_REG" acronym="REGS__SS_CFG__SSCFG_CTL_STAT_5_REG" offset="0x70" width="32" description="">
		<bitfield id="RXDDEBUGBUS1" width="16" begin="15" end="0" resetval="0x8" description="RXD_CTRL Debug Bus (RX CLK)." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_CTL_STAT_6_REG" acronym="REGS__SS_CFG__SSCFG_CTL_STAT_6_REG" offset="0x74" width="32" description="">
		<bitfield id="TUNDEBUGBUS" width="16" begin="15" end="0" resetval="0x0" description="TUN_CTRL Debug Bus." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_CTRL_1_REG" acronym="REGS__SS_CFG__SSCFG_PHY_CTRL_1_REG" offset="0x100" width="32" description="">
		<bitfield id="IOMUX_ENABLE" width="1" begin="31" end="31" resetval="0x1" description="IO mux enable. Set 1 for GPIO. Set 0 for eMMC/SD" range="31" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_CTRL_2_REG" acronym="REGS__SS_CFG__SSCFG_PHY_CTRL_2_REG" offset="0x104" width="32" description="">
		
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_CTRL_3_REG" acronym="REGS__SS_CFG__SSCFG_PHY_CTRL_3_REG" offset="0x108" width="32" description="">
		
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_CTRL_4_REG" acronym="REGS__SS_CFG__SSCFG_PHY_CTRL_4_REG" offset="0x10C" width="32" description="">
		<bitfield id="OTAPDLYENA" width="1" begin="20" end="20" resetval="0x0" description="Output Tap Delay Enable. Enables manual control of the TX clock tap delay, for clocking the final stage flops for maintaining Hold requirements on EMMC Interface." range="20" rwaccess="R/W"/> 
		<bitfield id="OTAPDLYSEL" width="4" begin="15" end="12" resetval="0x0" description="Output Tap Delay Select. Manual control of the TX clock tap delay for clocking the final stage flops for maintaining Hold requirements on EMMC Interface." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ITAPCHGWIN" width="1" begin="9" end="9" resetval="0x0" description="Input Tap Change Window. It gets asserted by the controller while changing the itapdlysel. Used to gate of the RX clock during switching the clock source while tap is changing to avoid clock glitches." range="9" rwaccess="R/W"/> 
		<bitfield id="ITAPDLYENA" width="1" begin="8" end="8" resetval="0x0" description="Input Tap Delay Enable. This is used for the manual control of the RX clock Tap Delay in non HS200/HS400 modes." range="8" rwaccess="R/W"/> 
		<bitfield id="ITAPDLYSEL" width="5" begin="4" end="0" resetval="0x0" description="Input Tap Delay Select. Manual control of the RX clock Tap Delay in the non HS200/HS400 modes." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_CTRL_5_REG" acronym="REGS__SS_CFG__SSCFG_PHY_CTRL_5_REG" offset="0x110" width="32" description="">
		<bitfield id="CLKBUFSEL" width="3" begin="2" end="0" resetval="0x0" description="Clock Delay Buffer Select. Selects one of the eight taps in the CLK Delay Buffer based on PVT variation." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_CTRL_6_REG" acronym="REGS__SS_CFG__SSCFG_PHY_CTRL_6_REG" offset="0x114" width="32" description="">
		
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_STAT_1_REG" acronym="REGS__SS_CFG__SSCFG_PHY_STAT_1_REG" offset="0x130" width="32" description="">
		
	</register>
	<register id="REGS__SS_CFG__SSCFG_PHY_STAT_2_REG" acronym="REGS__SS_CFG__SSCFG_PHY_STAT_2_REG" offset="0x134" width="32" description="">
		
	</register>
</module>