`timescale 1ns / 10ps

module test_shift_regg;
//----------------------------------------------------------------------------------------------------------------------//
//Inputs
	reg clk;
	reg rst;
	reg data_8;

//----------------------------------------------------------------------------------------------------------------------//
//Outputs
	wire [31:0] data_32;

	
//----------------------------------------------------------------------------------------------------------------------//
//Accessing the elements 
	
	localparam period = 20; //period
	
	counter uut (.clk(clk),
									.data_8(data_8),
									.data_32(data_32));
							
	initial
		begin
	
		clk = 1'b1;
		
		data_8= 1'o10;
		
		#period;
		
			data_8 = 1'o15;
	
		#period;
			
			data_8 = 1'o20;
		#period;
			data_8 = 1'o10;

		
	
	#340 $finish; 
	
	end
	always #10 clk = ~clk;

endmodule