# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ip_repo/RSA_1.0/hdl/modExp.vhd" \
"../../../../ECE475Project.srcs/sim_1/new/modExpSim.vhd" \

# Do not sort compile order
nosort
