#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Apr  6 13:21:29 2022
# Process ID: 14300
# Current directory: C:/Users/jblan/Documents/GitHub/ECELab2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21180 C:\Users\jblan\Documents\GitHub\ECELab2\project_2\project_2.xpr
# Log file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1135.762 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: CPU
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-6901] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [Synth 8-6901] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [Synth 8-6901] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:149]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1490.055 ; gain = 268.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:22]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (1#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Ctrl' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Ctrl' (3#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection' (4#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v:23]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (5#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'IDEX_Rd' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:135]
WARNING: [Synth 8-689] width (5) of port connection 'IDEX_Rn' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [Synth 8-689] width (5) of port connection 'IDEX_Rm' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [Synth 8-689] width (5) of port connection 'EXMEM_Rd' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [Synth 8-689] width (5) of port connection 'EXMEM_Rn' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [Synth 8-689] width (5) of port connection 'EXMEM_Rm' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [Synth 8-689] width (5) of port connection 'MEMWB_Rd' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [Synth 8-689] width (5) of port connection 'MEMWB_Rn' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [Synth 8-689] width (5) of port connection 'MEMWB_Rm' does not match port width (4) of module 'forwarding_unit' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v:34]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (7#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v:40]
WARNING: [Synth 8-689] width (64) of port connection 'RegWriteData' does not match port width (32) of module 'Registers' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:175]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (8#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1541.707 ; gain = 320.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1541.707 ; gain = 320.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1541.707 ; gain = 320.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1541.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1676.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1809.105 ; gain = 587.875
19 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1809.105 ; gain = 673.344
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.305 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/TB_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/TB_CPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr  6 13:43:24 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  6 13:43:24 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1815.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/IDEX_Rd was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/IDEX_Rn was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/IDEX_Rm was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/EXMEM_Rd was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/EXMEM_Rn was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/EXMEM_Rm was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/MEMWB_Rd was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/MEMWB_Rn was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/MEMWB_Rm was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/forward_a was not found in the design.
WARNING: Simulation object /TB_CPU/TBCPU/HazardDetection/forward_b was not found in the design.
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1815.305 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/clk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU/ALUControl}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/mux_select}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/zero}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_Branch}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/PCSrc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.305 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.305 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/clk}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1817.848 ; gain = 2.543
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:176]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.684 ; gain = 5.582
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:176]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1823.684 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol EXMEM_reg_write, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
INFO: [VRFC 10-2458] undeclared symbol MEMWB_reg_write, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:148]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1823.684 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ForwardingUnit/EXMEM_reg_write}} {{/TB_CPU/TBCPU/ForwardingUnit/MEMWB_reg_write}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol EXMEM_reg_write, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
INFO: [VRFC 10-2458] undeclared symbol MEMWB_reg_write, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:148]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'MEMWB_RegWrite' on this module [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:148]
ERROR: [VRFC 10-3180] cannot find port 'EXMEM_RegWrite' on this module [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1823.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.684 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[5]}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[0]}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[2]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1824.133 ; gain = 0.449
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1824.746 ; gain = 0.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1825.285 ; gain = 0.539
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[7]}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1826.633 ; gain = 1.266
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/PC}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[1]}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1827.258 ; gain = 0.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1827.371 ; gain = 0.113
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/HazardDetection/mux_select}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Write_Reg}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_RegWrite}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_RegWrite}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteNum}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteControl}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_RegWrite}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_RegWrite}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_RegWrite}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:113]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:78]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.652 ; gain = 0.820
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.738 ; gain = 0.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.906 ; gain = 0.168
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Branch}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_Branch}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_Add_Result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Instruction_Addr}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Instruction_Sign_Ex}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol IDEX_Instruction, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:98]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:112]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:77]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Instruction' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:98]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1829.543 ; gain = 0.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:113]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:78]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1830.066 ; gain = 0.523
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:113]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:78]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1830.336 ; gain = 0.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:114]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1830.598 ; gain = 0.262
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/PCSrc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.328 ; gain = 0.613
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Branch}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Branch}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/mux_select}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:114]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1832.195 ; gain = 0.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:114]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1832.559 ; gain = 0.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.137 ; gain = 0.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.422 ; gain = 0.285
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.457 ; gain = 0.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.668 ; gain = 1.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1841.930 ; gain = 7.262
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1850.508 ; gain = 0.246
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[7]}} 
add_bp {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v} 56
remove_bps -file {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v} -line 56
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1856.605 ; gain = 0.535
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:139]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'IDEX_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'EXMEM_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rn' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'MEMWB_Rm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1858.668 ; gain = 0.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 16:41:29 2022...
