DESIGN_NAME: fa8_rev_ctrl

VERILOG_FILES:
  - dir::fa8_rev_control.sv
  - dir::fa8_rev_wrapped.sv
CLOCK_PORT: clk
CLOCK_PERIOD: 25

VDD_NETS:
  - VDD
GND_NETS:
  - VSS

PRIMARY_GDSII_STREAMOUT_TOOL: klayout

PDN_MACRO_CONNECTIONS: 
- "u_rev.u_fa8b_rev VDD VSS VDD VSS"
VERILOG_POWER_DEFINE: USE_POWER_PINS
# ERROR_ON_PDN_VIOLATIONS: false

# PDN_VERTICAL_LAYERS: Metal4
# PDN_HORIZONTAL_LAYERS: Metal5

# IGNORE_DISCONNECTED_MODULES: 
# - u_fa16b_rev

PNR_SDC_FILE: dir::constraints.sdc

STD_CELL_LIBRARY: gf180mcu_fd_sc_mcu7t5v0
TECH_LEFS: 
    "nom_*": "pdk_dir::libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__nom.tlef"

# PDK / stdcell libraryâ€“specific settings
pdk::gf180mcuD:
  scl::gf180mcu_fd_sc_mcu7t5v0:

    # Use only this timing corner
    DEFAULT_CORNER: nom_tt_025C_3v30
    STA_CORNERS: [nom_tt_025C_3v30]

    # Point that corner to a specific .lib
    LIB:
      nom_tt_025C_3v30:
        - "pdk_dir::libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_3v30.lib"

# Pin Order
FP_PIN_ORDER_CFG: dir::pin_order.cfg

MACROS:
  fa8b_rev:
    gds:
      - dir::../custom_ip/fa8b_rev/fa8b_rev.gds
    lef:
      - dir::../custom_ip/fa8b_rev/fa8b_rev.lef
    vh:
      - dir::../custom_ip/fa8b_rev/fa8b_rev.vh
    lib:
      "*_tt_025C_3v30":
        - dir::../custom_ip/fa8b_rev/fa8b_rev.lib
    instances:
      u_rev.u_fa8b_rev:
        location: [75, 60]
        orientation: N

# Pin metal layer
FP_IO_HLAYER: "Metal3"
FP_IO_VLAYER: "Metal2"
FP_IO_HEXTEND: 0
FP_IO_VEXTEND: 0

# Area
FP_SIZING: absolute
DIE_AREA: [0, 0, 370, 480]
CORE_AREA: [20, 20, 350, 460]

DRT_OPT_ITERS: 20

# Power Ring
# FP_PDN_CORE_RING: True
# FP_PDN_HORIZONTAL_LAYER: Metal3
# FP_PDN_VERTICAL_LAYER: Metal4
# FP_PDN_CORE_RING_VWIDTH: 4.0
# FP_PDN_CORE_RING_HWIDTH: 4.0
# FP_PDN_CORE_RING_VOFFSET: 5.0
# FP_PDN_CORE_RING_HOFFSET: 5.0
# FP_PDN_CORE_RING_VSPACING: 1.0
# FP_PDN_CORE_RING_HSPACING: 1.0

PDN_HPITCH: 45

PDN_CFG: dir::pdn_cfg.tcl

GRT_ANTENNA_ITERS: 10
GRT_ANTENNA_MARGIN: 10
