CLK_O_100_[1]_N CLK_O_100_[1]
CLK_O_100_[1]_P CLK_O_100_[1]
5G_D2_N 5G_D2
5G_D2_P 5G_D2
5G_D1_N 5G_D1
5G_D1_P 5G_D1
5G_D0_N 5G_D0
5G_D0_P 5G_D0
5G_D3_N 5G_D3
5G_D3_P 5G_D3
B_UDN B_UD
B_UDP B_UD
ASM1042_B_UDN ASM1042_B_UD
ASM1042_B_UDP ASM1042_B_UD
2G5_D2_N 2G5_D2
2G5_D2_P 2G5_D2
HSSP_RX[0]_N HSSP_RX[0]
HSSP_RX[0]_P HSSP_RX[0]
HSSP_RX[2]_N HSSP_RX[2]
HSSP_RX[2]_P HSSP_RX[2]
HSSP_TX[0]_N HSSP_TX[0]
HSSP_TX[0]_P HSSP_TX[0]
HSSP_TX[2]_N HSSP_TX[2]
HSSP_TX[2]_P HSSP_TX[2]
HSSP_RX[12]_N HSSP_RX[12]
HSSP_RX[12]_P HSSP_RX[12]
HSSP_TX[11]_N HSSP_TX[11]
HSSP_TX[11]_P HSSP_TX[11]
HSSP_TX[12]_N HSSP_TX[12]
HSSP_TX[12]_P HSSP_TX[12]
HSSP_TX[13]_N HSSP_TX[13]
HSSP_TX[13]_P HSSP_TX[13]
HSSP_RX[14]_N HSSP_RX[14]
HSSP_RX[14]_P HSSP_RX[14]
10G_D3_N 10G_D3
10G_D3_P 10G_D3
10G_D2_N 10G_D2
10G_D2_P 10G_D2
10G_D1_N 10G_D1
10G_D1_P 10G_D1
10G_D0_N 10G_D0
10G_D0_P 10G_D0
P2_A_N P2_A
P2_A_P P2_A
P2_B_N P2_B
P2_B_P P2_B
P2_C_N P2_C
P2_C_P P2_C
P2_D_N P2_D
P2_D_P P2_D
2G5_D3_N 2G5_D3
2G5_D3_P 2G5_D3
2G5_D1_N 2G5_D1
2G5_D1_P 2G5_D1
2G5_D0_N 2G5_D0
2G5_D0_P 2G5_D0
P0_MDIAN_2 P0_MDIA_2
P0_MDIAP_2 P0_MDIA_2
P0_MDIBN_2 P0_MDIB_2
P0_MDIBP_2 P0_MDIB_2
P0_MDICN_2 P0_MDIC_2
P0_MDICP_2 P0_MDIC_2
P0_MDIDN_2 P0_MDID_2
P0_MDIDP_2 P0_MDID_2
P1_MDIAN_2 P1_MDIA_2
P1_MDIAP_2 P1_MDIA_2
P1_MDIBN_2 P1_MDIB_2
P1_MDIBP_2 P1_MDIB_2
P1_MDICN_2 P1_MDIC_2
P1_MDICP_2 P1_MDIC_2
P1_MDIDN_2 P1_MDID_2
P1_MDIDP_2 P1_MDID_2
P2_MDIAN_2 P2_MDIA_2
P2_MDIAP_2 P2_MDIA_2
P2_MDIBN_2 P2_MDIB_2
P2_MDIBP_2 P2_MDIB_2
P2_MDICN_2 P2_MDIC_2
P2_MDICP_2 P2_MDIC_2
P2_MDIDN_2 P2_MDID_2
P2_MDIDP_2 P2_MDID_2
P0MDIAN_2 P0MDIA_2
P0MDIAP_2 P0MDIA_2
P0MDIBN_2 P0MDIB_2
P0MDIBP_2 P0MDIB_2
P0MDICN_2 P0MDIC_2
P0MDICP_2 P0MDIC_2
P0MDIDN_2 P0MDID_2
P0MDIDP_2 P0MDID_2
P1MDIAN_2 P1MDIA_2
P1MDIAP_2 P1MDIA_2
P1MDIBN_2 P1MDIB_2
P1MDIBP_2 P1MDIB_2
P2MDIAN_2 P2MDIA_2
P2MDIAP_2 P2MDIA_2
P2MDIBN_2 P2MDIB_2
P2MDIBP_2 P2MDIB_2
P2MDIDN_2 P2MDID2
P2MDIDP_2 P2MDID2
P2MDICN_2 P2MDIC_2
P2MDICP_2 P2MDIC_2
P1MDICN_2 PIMDIC_2
P1MDICP_2 PIMDIC_2
P1MDIDN_2 PIMDID_2
P1MDIDP_2 PIMDID_2
CLKREF_MAIN[0]_N DP_CLKREF_MAIN[0]
CLKREF_MAIN[0]_P DP_CLKREF_MAIN[0]
HSSP_RX[13]_N DP_HSSP_RX[14]
HSSP_RX[13]_P DP_HSSP_RX[14]
N20135301 DP_CLK
N20136213 DP_CLK
MOCA_INOUTN DP_MOCA_INOUT
MOCA_INOUTP DP_MOCA_INOUT
P1_D_N DP_P1_D
P1_D_P DP_P1_D
HSSP_RX[6]_N DP_HSSP_RX[6]
HSSP_RX[6]_P DP_HSSP_RX[6]
HSSP_TX[6]_N DP_HSSP_TX[6]
HSSP_TX[6]_P DP_HSSP_TX[6]
CLKREF_MAIN[1]_N DP_CLKREF_MAIN[1]
CLKREF_MAIN[1]_P DP_CLKREF_MAIN[1]
CLKREF_SRDQ[1]_N DP_CLKREF_SRDQ[1]
CLKREF_SRDQ[1]_P DP_CLKREF_SRDQ[1]
DRAM_CLK[1]_N DRAM_CLK[1]_
DRAM_CLK[1]_P DRAM_CLK[1]_
DRAM_CLK[0]_N DRAM_CLK[0]_
DRAM_CLK[0]_P DRAM_CLK[0]_
DRAM_DQS[8]_N DRAM_DQS[8]_
DRAM_DQS[8]_P DRAM_DQS[8]_
DRAM_DQS[7]_N DRAM_DQS[7]_
DRAM_DQS[7]_P DRAM_DQS[7]_
DRAM_DQS[6]_N DRAM_DQS[6]_
DRAM_DQS[6]_P DRAM_DQS[6]_
DRAM_DQS[5]_N DRAM_DQS[5]_
DRAM_DQS[5]_P DRAM_DQS[5]_
DRAM_DQS[4]_N DRAM_DQS[4]_
DRAM_DQS[4]_P DRAM_DQS[4]_
DRAM_DQS[3]_N DRAM_DQS[3]_
DRAM_DQS[3]_P DRAM_DQS[3]_
DRAM_DQS[2]_N DRAM_DQS[2]_
DRAM_DQS[2]_P DRAM_DQS[2]_
DRAM_DQS[1]_N DRAM_DQS[1]_
DRAM_DQS[1]_P DRAM_DQS[1]_
DRAM_DQS[0]_N DRAM_DQS[0]_
DRAM_DQS[0]_P DRAM_DQS[0]_
HSSP_TX[14]_N DP_LAN_P1_RX
HSSP_TX[14]_P DP_LAN_P1_RX
HSSP_RX[11]_N DP_DOUT_1
HSSP_RX[11]_P DP_DOUT_1
P1_C_N DP_LAN_P1_C
P1_C_P DP_LAN_P1_C
P1_B_N DP_LAN_P1_B
P1_B_P DP_LAN_P1_B
P1_A_N DP_LAN_P1_A
P1_A_P DP_LAN_P1_A
P0_D_N DP_LAN_P0_D
P0_D_P DP_LAN_P0_D
P0_C_N DP_LAN_P0_C
P0_C_P DP_LAN_P0_C
P0_B_N DP_LAN_P0_B
P0_B_P DP_LAN_P0_B
P0_A_N DP_LAN_P0_A
P0_A_P DP_LAN_P0_A
CLK_IN_[0]_N DP_CLK_IN_0
CLK_IN_[0]_P DP_CLK_IN_0
MXL_PCIE_CLKN MXL_PCIE_CLK
MXL_PCIE_CLKP MXL_PCIE_CLK
N20422116 DP_CLK_OSC2
N20422132 DP_CLK_OSC2
XTALN DP_XTAL
XTALP DP_XTAL
