module wideexpr_00725(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = !(2'sb00);
  assign y1 = (({((ctrl[4]?{1{(ctrl[2]?{2{(s0)>>(s6)}}:((s6)==(s6))>>((s7)^(5'sb01000)))}}:!((ctrl[3]?s2:(ctrl[3]?6'sb010000:$signed(5'b10110))))))<<(s2),s0})+(6'sb000110))>>>(6'b010100);
  assign y2 = {3'sb001};
  assign y3 = $unsigned((ctrl[6]?(ctrl[4]?$signed((ctrl[4]?((ctrl[5]?($signed(s5))>>>(s0):(ctrl[5]?(s5)>>>(4'b1100):+(6'sb001011))))^((((ctrl[7]?s4:s2))|((ctrl[0]?6'sb111010:s1)))&($signed((6'sb011011)|(4'sb1100)))):($signed((s4)^((ctrl[6]?3'sb000:s5))))^~(4'sb0000))):5'sb01010):(ctrl[6]?5'sb00000:(+((6'sb011011)-(5'sb10001)))<<<(-(s5)))));
  assign y4 = ({$signed(s7),$signed((ctrl[4]?1'sb0:s4)),(ctrl[7]?(+({3{s3}}))|(((ctrl[6]?3'sb111:s7))^(-(1'sb0))):(ctrl[6]?s6:s0))})<<((s3)>>>((($signed({1'sb1,2'b10}))^({4{+(2'b11)}}))^({{{1'sb0,5'sb00101,s2},(s4)<<<(1'sb0),(s7)>>>(4'b0000)},(u7)>>(s2),(s6)|(+(s1)),$signed({2{5'sb11001}})})));
  assign y5 = (ctrl[2]?$unsigned({3{-(({s5,-((ctrl[5]?(s7)-(s5):u4))})^(($signed(5'sb10100))+(u5)))}}):!(-($signed(($signed(($unsigned((u4)<<(3'sb000)))+(s4)))|(s2)))));
  assign y6 = (((6'sb101011)<<<((((2'sb10)^(2'sb01))==((s4)<<<(3'sb110)))&(6'sb011011)))<<(4'sb0110))^~((ctrl[4]?3'sb110:+(({2{4'b1111}})&(|(5'b11000)))));
  assign y7 = s6;
endmodule
