[AHDL]
Type=Implementation
Handle=6686590
Project=C:\Users\taara\tp5final\tp5final\tp5final.adf
[Xilinx]
Path=C:\Logiciels\Xilinx\14.4\ISE_DS\ISE\bin\nt64
[GUI]
AutoClose=0
[ChipScope]
InserterEnable=0
InserterGuiEnable=1
NetlistMergingEnable=1
InserterProjectPath=C:/Users/taara/tp5final/tp5final/synthesis/top.cdc
UseInserterBat=0
BinariesFolder=C:\Logiciels\Xilinx\14.4\ISE_DS\ISE\bin\nt64
[Design.PartSelector]
Family=VIRTEX5
Device=5vlx50tff1136
Speed=-1
Part=5vlx50tff1136-1
[Design.Input]
Netlist=C:\Users\taara\tp5final\tp5final\synthesis\top.ngc
UCF=X:\Bureau\TP5_vhdl\tp5.ucf
OutputPath=C:\Users\taara\tp5final\tp5final\implement
OutputRelativePath=implement
StdOutputFile=C:\Users\taara\tp5final\tp5final\log\implementation.htm
Version=ver1
Revision=rev1
Format=VHDL
EffortLevel=2
InputTristateTermMode=Keeper
UnusedIOPadTermMode=Keeper
Mode=batch
SDF_path=C:\Users\taara\tp5final\tp5final\implement
Corelate=1
ExeName=ise.exe
ImplToolName=MV_ISE144
SynthToolName=MV_XST144
DirectoryList={C:\Users\taara\tp5final\tp5final\synthesis} {C:\Users\taara\tp5final\tp5final\compile} {C:\Users\taara\tp5final\tp5final\src}
DestinationPath=C:\Users\taara\tp5final\tp5final\implement
SynthesisPath=C:\Users\taara\tp5final\tp5final\synthesis
ClbPackingStrategy=100
PackClbRegisters=0
UseBufg=0
IgnoreRlocConstr=1
DetailedReport=0
Place_And_Route_Mode=Route Only
dont_run_translate=0
dont_run_map=0
dont_run_place=0
dont_run_trace=1
dont_run_post_map_trace=1
dont_run_simulation=0
dont_run_fit=0
dont_run_bitgen=0
use_ngdbuild_file=0
use_par_file=0
use_map_file=0
use_post_map_file=0
use_trace_file=0
use_netgen_file=0
use_cpld_ndg2vhdl_file=0
use_cgsm_ndg2vhdl_file=0
use_bitgen_file=0
use_use_cpldfit_file=0
use_hprep6_file=0
use_tsim_file=0
Generate_Asynchronous_Delay_Report=0
Generate_Clock_Region_Report=0
DoCopyGlblFile=0
[Engine.Command]
Command=Implement
[Ngdbuild]
Switches= 
[Map]
Switches=  -pr off  -ol high  -cm area  -ir off  -t 1  -register_duplication off  -global_opt off  -logic_opt off  -lc off  -mt off 
[PostMap]
Switches=  -v 3  -s 1  -n 3  -fastpaths 
[Par]
Switches=  -ol std  -p  -mt off 
[PostPar]
Switches=  -v 3  -s  1  -n 3  -fastpaths 
[FPGANetgenGeneral]
Switches= 
[FPGANetgenVhdl]
Switches=  -tpw 0  -rpw 100  -s  1  -ar  Structure  -insert_pp_buffers true 
[FPGABitgen]
Switches=  -g Binary:No  -g IEEE1532:No  -g DebugBitstream:No  -g CRC:Enable  -g Security:None  -g EssentialBits:No  -g Encrypt:No  -g JTAG_SysMon:Enable  -g StartupClk:Cclk  -g DonePipe:No  -g DONE_cycle:4  -g GTS_cycle:5  -g GWE_cycle:6  -g LCK_cycle:NoWait  -g Match_cycle:Auto  -g DriveDone:No  -g ConfigRate:2  -g CclkPin:Pullup  -g M0Pin:Pullup  -g M1Pin:Pullup  -g M2Pin:Pullup  -g ProgPin:Pullup  -g DonePin:Pullup  -g HswapenPin:Pullup  -g InitPin:Pullup  -g CsPin:Pullup  -g DinPin:Pullup  -g BusyPin:Pullup  -g RdWrPin:Pullup  -g TckPin:Pullup  -g TdiPin:Pullup  -g TdoPin:Pullup  -g TmsPin:Pullup  -g UnusedPin:Pulldown  -g UserID:0xFFFFFFFF  -g DCIUpdateMode:AsRequired  -g ConfigFallback:Enable  -g SelectMAPAbort:Enable  -g BPI_page_size:1  -g OverTempPowerDown:Disable  -g USR_ACCESS:None 
[Engine.Implement.Output]
Changed=0
Stage=Configure
State=OK
Netlist=C:/USERS/TAARA/TP5FINAL/TP5FINAL/IMPLEMENT/TIME_SIM.VHD
SDF=C:/USERS/TAARA/TP5FINAL/TP5FINAL/IMPLEMENT/TIME_SIM.SDF
Abort=NO
Errors=0
Warnings=7
Status=Warning
[Engine.Reports.Output]
Path=implement/ver1/rev1
Files=top.bld map.mrp top.par top.pad top.bgn implementation.htm
Names=Translation Map {Place & Route} Pad Bitgen {Implement Log}
