vendor_name = ModelSim
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/temps.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/sign_extender_10.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/sign_extender_7.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/shifter_7.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/shifter_1.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pc.vhdl
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/mem.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ir.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_inter.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \ir_instance|ir_store[1][5]\, ir_instance|ir_store[1][5], DUT, 1
instance = comp, \ir_instance|ir_store[2][5]\, ir_instance|ir_store[2][5], DUT, 1
instance = comp, \ir_instance|ir_store[3][5]\, ir_instance|ir_store[3][5], DUT, 1
instance = comp, \ir_instance|ir_store[4][5]\, ir_instance|ir_store[4][5], DUT, 1
instance = comp, \ir_instance|ir_store[5][5]\, ir_instance|ir_store[5][5], DUT, 1
instance = comp, \ir_instance|ir_store[5][6]\, ir_instance|ir_store[5][6], DUT, 1
instance = comp, \ir_instance|ir_store[1][6]\, ir_instance|ir_store[1][6], DUT, 1
instance = comp, \ir_instance|ir_store[2][6]\, ir_instance|ir_store[2][6], DUT, 1
instance = comp, \ir_instance|ir_store[3][6]\, ir_instance|ir_store[3][6], DUT, 1
instance = comp, \ir_instance|ir_store[4][6]\, ir_instance|ir_store[4][6], DUT, 1
instance = comp, \ir_instance|ir_store[0][15]\, ir_instance|ir_store[0][15], DUT, 1
instance = comp, \pc_instance|Equal0~0\, pc_instance|Equal0~0, DUT, 1
instance = comp, \pc_instance|pc[1]\, pc_instance|pc[1], DUT, 1
instance = comp, \pc_instance|pc[2]\, pc_instance|pc[2], DUT, 1
instance = comp, \pc_instance|pc[3]\, pc_instance|pc[3], DUT, 1
instance = comp, \pc_instance|pc[4]\, pc_instance|pc[4], DUT, 1
instance = comp, \ir_instance|ir_store[0][12]\, ir_instance|ir_store[0][12], DUT, 1
instance = comp, \pc_instance|pc[0]\, pc_instance|pc[0], DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
instance = comp, \output_vector[2]~I\, output_vector[2], DUT, 1
instance = comp, \output_vector[3]~I\, output_vector[3], DUT, 1
