001@ 01-2a5001A 01145:16-04-07001B 09999:28-04-07t21:27:06.000001D 01140:25-04-07001X 00002@ 0Aa003@ 098382052X004A 0978-3-8322-6107-8fkart. : EUR 48.80 (DE), EUR 48.80 (AT), sfr 97.60004A 03-8322-6107-9fkart. : EUR 48.80 (DE), EUR 48.80 (AT), sfr 97.60004K 09783832261078006T 007,N19,0697006V 02941473009@ a07-04-27ba010@ aeng011@ a2007017A araasiadi019@ aXA-DE-NW021A aVirtual ESD testdan ESD analysis methodology at chip levelhStephan Dr”en028A 9132895242aDr”endStephan033A pAachennShaker55100500034D aXII, 139 S.034I a21 cm, 231 gr.034M aIll., graph. Darst.036F x2259976735601gAdvzi2206686-XYSelected topics of electronics and micromechatronicspAachenJShakerlVol. 25037C aZugl.: M”nchen, Techn. Univ., Diss., 2007041A 904027242704027242-4sIntegrierte Schaltungc +041A/01 994678078104401020-5sElektrostatische Entladungc ;041A/02 d-904055072904055072-2sSimulationc ;041A/03 904128586704128586-4sSchutz <Elektrotechnik>c ;041A/04 904179387004179387-0sSchaltungsanalysec ;041A/05 904135577604135577-5sVerifikation041A/08 f123456f213456f431256f534126f634512044N bVLB-FSaElektrotechnik044N bVLB-FSaHalbleiterelektronik044N bVLB-FSaSimulation044N bVLB-FSaChip Level ESD044N bVLB-FSaESD Simulation Methodology044N bVLB-PFaBC: Paperback044N bVLB-WNa1684: HC/Technik/Elektronik, Elektrotechnik, Nachrichtentechnik045E e620045F eDDC22gera621.395045F/01 a621.395047A ako047B aBu101@ a1201B/01 025-04-07t14:25:06.000203@/01 0125108087208@/01 a16-04-07bx209C/01 aL-2007-036968101@ a2201B/01 025-04-07t21:33:36.000203@/01 0125119984208@/01 a16-04-07bx209C/01 aF-2007-036968