Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 14:27:57 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Test_wrapper_timing_summary_routed.rpt -pb Block_Test_wrapper_timing_summary_routed.pb -rpx Block_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.082        0.000                      0                   79        0.179        0.000                      0                   79       41.160        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.082        0.000                      0                   79        0.179        0.000                      0                   79       41.160        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.082ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.890ns (24.130%)  route 2.798ns (75.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.789     5.333    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/Q
                         net (fo=9, routed)           1.267     7.118    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[5]
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.124     7.242 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=2, routed)           0.275     7.516    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.640 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.683     8.324    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.574     9.021    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.666    88.361    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.302    88.663    
                         clock uncertainty           -0.035    88.628    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    88.104    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.104    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                 79.082    

Slack (MET) :             79.082ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.890ns (24.130%)  route 2.798ns (75.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.789     5.333    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/Q
                         net (fo=9, routed)           1.267     7.118    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[5]
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.124     7.242 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=2, routed)           0.275     7.516    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.640 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.683     8.324    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.574     9.021    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.666    88.361    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.302    88.663    
                         clock uncertainty           -0.035    88.628    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    88.104    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.104    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                 79.082    

Slack (MET) :             79.082ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.890ns (24.130%)  route 2.798ns (75.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.789     5.333    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/Q
                         net (fo=9, routed)           1.267     7.118    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[5]
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.124     7.242 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=2, routed)           0.275     7.516    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.640 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.683     8.324    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.574     9.021    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.666    88.361    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.302    88.663    
                         clock uncertainty           -0.035    88.628    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    88.104    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.104    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                 79.082    

Slack (MET) :             79.735ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.279ns (35.889%)  route 2.285ns (64.111%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.792     5.336    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y127         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.814 f  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=4, routed)           0.964     6.778    Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]
    SLICE_X2Y126         LUT5 (Prop_lut5_I1_O)        0.329     7.107 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.290     7.396    Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X2Y126         LUT3 (Prop_lut3_I2_O)        0.348     7.744 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          1.031     8.776    Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I1_O)        0.124     8.900 r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     8.900    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index[0]_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.666    88.361    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.029    88.635    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.635    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 79.735    

Slack (MET) :             79.744ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.279ns (35.962%)  route 2.278ns (64.038%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.792     5.336    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y127         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.814 f  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=4, routed)           0.964     6.778    Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]
    SLICE_X2Y126         LUT5 (Prop_lut5_I1_O)        0.329     7.107 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.290     7.396    Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X2Y126         LUT3 (Prop_lut3_I2_O)        0.348     7.744 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          1.024     8.769    Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124     8.893 r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     8.893    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index[1]_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.666    88.361    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.031    88.637    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         88.637    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 79.744    

Slack (MET) :             79.777ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.890ns (25.220%)  route 2.639ns (74.780%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.789     5.333    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/Q
                         net (fo=9, routed)           1.267     7.118    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[5]
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.124     7.242 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=2, routed)           0.676     7.917    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I0_O)        0.124     8.041 f  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.696     8.738    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     8.862 r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     8.862    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/C
                         clock pessimism              0.280    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y123         FDRE (Setup_fdre_C_D)        0.031    88.639    Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 79.777    

Slack (MET) :             79.826ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.828ns (23.673%)  route 2.670ns (76.327%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 88.362 - 83.330 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.790     5.334    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.886     6.676    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT3 (Prop_lut3_I0_O)        0.124     6.800 r  Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_3/O
                         net (fo=2, routed)           0.691     7.491    Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_3_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124     7.615 r  Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_2/O
                         net (fo=7, routed)           1.093     8.708    Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_2_n_0
    SLICE_X4Y123         LUT5 (Prop_lut5_I1_O)        0.124     8.832 r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     8.832    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index[0]_i_1_n_0
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.667    88.362    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
                         clock pessimism              0.302    88.664    
                         clock uncertainty           -0.035    88.629    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)        0.029    88.658    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.658    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 79.826    

Slack (MET) :             79.835ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.828ns (23.722%)  route 2.662ns (76.278%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 88.362 - 83.330 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.790     5.334    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.886     6.676    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT3 (Prop_lut3_I0_O)        0.124     6.800 r  Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_3/O
                         net (fo=2, routed)           0.691     7.491    Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_3_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124     7.615 r  Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_2/O
                         net (fo=7, routed)           1.086     8.700    Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_2_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.824 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.824    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]_i_1_n_0
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.667    88.362    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                         clock pessimism              0.302    88.664    
                         clock uncertainty           -0.035    88.629    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)        0.031    88.660    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.660    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 79.835    

Slack (MET) :             79.844ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.856ns (24.280%)  route 2.670ns (75.720%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 88.362 - 83.330 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.790     5.334    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.886     6.676    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT3 (Prop_lut3_I0_O)        0.124     6.800 f  Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_3/O
                         net (fo=2, routed)           0.691     7.491    Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_3_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124     7.615 f  Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_2/O
                         net (fo=7, routed)           1.093     8.708    Block_Test_i/UART_RXmod_0/U0/r_RX_DV_i_2_n_0
    SLICE_X4Y123         LUT3 (Prop_lut3_I2_O)        0.152     8.860 r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     8.860    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[2]_i_1_n_0
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.667    88.362    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[2]/C
                         clock pessimism              0.302    88.664    
                         clock uncertainty           -0.035    88.629    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)        0.075    88.704    Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         88.704    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                 79.844    

Slack (MET) :             79.865ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.279ns (37.222%)  route 2.157ns (62.778%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.792     5.336    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y127         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=4, routed)           0.964     6.778    Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]
    SLICE_X2Y126         LUT5 (Prop_lut5_I1_O)        0.329     7.107 f  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.290     7.396    Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X2Y126         LUT3 (Prop_lut3_I2_O)        0.348     7.744 f  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.904     8.648    Block_Test_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X1Y125         LUT4 (Prop_lut4_I3_O)        0.124     8.772 r  Block_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     8.772    Block_Test_i/UART_TXmod_0/U0/r_SM_Main__0[2]
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.666    88.361    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X1Y125         FDRE (Setup_fdre_C_D)        0.031    88.637    Block_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         88.637    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 79.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.663     1.567    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X1Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/Q
                         net (fo=3, routed)           0.109     1.817    Block_Test_i/Pulsemod_0/U0/i_signal_previous
    SLICE_X0Y126         LUT5 (Prop_lut5_I4_O)        0.049     1.866 r  Block_Test_i/Pulsemod_0/U0/Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    Block_Test_i/Pulsemod_0/U0/Counter[1]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.935     2.085    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/C
                         clock pessimism             -0.504     1.580    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.107     1.687    Block_Test_i/Pulsemod_0/U0/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X1Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.123     1.830    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X0Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.504     1.579    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.071     1.650    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.707%)  route 0.148ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y125         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.148     1.856    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[0]
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.070     1.670    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.707%)  route 0.148ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y125         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.148     1.856    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[6]
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.070     1.670    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.707%)  route 0.148ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y125         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.148     1.856    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[1]
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.066     1.666    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/Pulsemod_0/U0/Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.663     1.567    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X1Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.708 f  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/Q
                         net (fo=3, routed)           0.108     1.816    Block_Test_i/Pulsemod_0/U0/i_signal_previous
    SLICE_X0Y126         LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  Block_Test_i/Pulsemod_0/U0/Active_i_1/O
                         net (fo=1, routed)           0.000     1.861    Block_Test_i/Pulsemod_0/U0/Active_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.935     2.085    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Active_reg/C
                         clock pessimism             -0.504     1.580    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.091     1.671    Block_Test_i/Pulsemod_0/U0/Active_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.663     1.567    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X1Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/Q
                         net (fo=3, routed)           0.109     1.817    Block_Test_i/Pulsemod_0/U0/i_signal_previous
    SLICE_X0Y126         LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  Block_Test_i/Pulsemod_0/U0/Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Block_Test_i/Pulsemod_0/U0/Counter[0]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.935     2.085    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/C
                         clock pessimism             -0.504     1.580    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.092     1.672    Block_Test_i/Pulsemod_0/U0/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.960%)  route 0.128ns (38.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.665     1.569    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y127         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=5, routed)           0.128     1.861    Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]
    SLICE_X2Y126         LUT6 (Prop_lut6_I1_O)        0.045     1.906 r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.906    Block_Test_i/UART_TXmod_0/U0/r_Clk_Count[4]
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.935     2.085    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.504     1.580    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121     1.701    Block_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.461%)  route 0.127ns (40.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=13, routed)          0.127     1.834    Block_Test_i/UART_TXmod_0/U0/r_SM_Main[2]
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index[2]_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.504     1.579    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.092     1.671    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.248%)  route 0.129ns (47.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X1Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.129     1.836    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[3]
    SLICE_X0Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/C
                         clock pessimism             -0.504     1.579    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.047     1.626    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y126   Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y123   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y123   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y123   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y126   Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y126   Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y126   Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y126   Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y126   Block_Test_i/Pulsemod_0/U0/o_pulse_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 3.981ns (46.362%)  route 4.605ns (53.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.789     5.333    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           4.605    10.394    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.919 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.919    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 4.141ns (68.987%)  route 1.862ns (31.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.789     5.333    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/Q
                         net (fo=2, routed)           1.862     7.673    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.663    11.336 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.336    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 4.099ns (70.818%)  route 1.689ns (29.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.789     5.333    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/Q
                         net (fo=2, routed)           1.689     7.441    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.680    11.121 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.121    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.390ns (79.563%)  route 0.357ns (20.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.694 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/Q
                         net (fo=2, routed)           0.357     2.051    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.313 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.313    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.394ns (76.739%)  route 0.423ns (23.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.148     1.714 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/Q
                         net (fo=2, routed)           0.423     2.137    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.246     3.383 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.383    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.367ns (46.358%)  route 1.581ns (53.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.662     1.566    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.581     3.289    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.514 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.514    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.466ns (30.706%)  route 3.309ns (69.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           3.309     4.775    Block_Test_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.669     5.034    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Pulsemod_0/U0/Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.434ns  (logic 1.587ns (46.216%)  route 1.847ns (53.784%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.847     3.310    Block_Test_i/Pulsemod_0/U0/i_signal
    SLICE_X0Y126         LUT4 (Prop_lut4_I2_O)        0.124     3.434 r  Block_Test_i/Pulsemod_0/U0/Active_i_1/O
                         net (fo=1, routed)           0.000     3.434    Block_Test_i/Pulsemod_0/U0/Active_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.668     5.033    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Active_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.613ns (47.078%)  route 1.813ns (52.922%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.813     3.276    Block_Test_i/Pulsemod_0/U0/i_signal
    SLICE_X0Y126         LUT5 (Prop_lut5_I3_O)        0.150     3.426 r  Block_Test_i/Pulsemod_0/U0/Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.426    Block_Test_i/Pulsemod_0/U0/Counter[1]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.668     5.033    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.587ns (46.673%)  route 1.813ns (53.327%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.813     3.276    Block_Test_i/Pulsemod_0/U0/i_signal
    SLICE_X0Y126         LUT5 (Prop_lut5_I2_O)        0.124     3.400 r  Block_Test_i/Pulsemod_0/U0/Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.400    Block_Test_i/Pulsemod_0/U0/Counter[0]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.668     5.033    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 1.463ns (48.233%)  route 1.570ns (51.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.570     3.033    Block_Test_i/Pulsemod_0/U0/i_signal
    SLICE_X1Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.668     5.033    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X1Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.395%)  route 0.644ns (73.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           0.644     0.875    Block_Test_i/Pulsemod_0/U0/i_signal
    SLICE_X1Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.935     2.085    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X1Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/i_signal_previous_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.276ns (27.566%)  route 0.725ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=4, routed)           0.725     0.956    Block_Test_i/Pulsemod_0/U0/i_signal
    SLICE_X0Y126         LUT5 (Prop_lut5_I2_O)        0.045     1.001 r  Block_Test_i/Pulsemod_0/U0/Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.001    Block_Test_i/Pulsemod_0/U0/Counter[0]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.935     2.085    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.276ns (27.566%)  route 0.725ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=4, routed)           0.725     0.956    Block_Test_i/Pulsemod_0/U0/i_signal
    SLICE_X0Y126         LUT5 (Prop_lut5_I3_O)        0.045     1.001 r  Block_Test_i/Pulsemod_0/U0/Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.001    Block_Test_i/Pulsemod_0/U0/Counter[1]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.935     2.085    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Counter_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Pulsemod_0/U0/Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.276ns (26.982%)  route 0.747ns (73.018%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           0.747     0.978    Block_Test_i/Pulsemod_0/U0/i_signal
    SLICE_X0Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.023 r  Block_Test_i/Pulsemod_0/U0/Active_i_1/O
                         net (fo=1, routed)           0.000     1.023    Block_Test_i/Pulsemod_0/U0/Active_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.935     2.085    Block_Test_i/Pulsemod_0/U0/sysclk
    SLICE_X0Y126         FDRE                                         r  Block_Test_i/Pulsemod_0/U0/Active_reg/C

Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.234ns (15.403%)  route 1.286ns (84.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           1.286     1.520    Block_Test_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.937     2.087    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





