#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Sep 22 15:29:40 2023
# Process ID: 9200
# Current directory: C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.runs/synth_1
# Command line: vivado.exe -log ASCON.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ASCON.tcl
# Log file: C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.runs/synth_1/ASCON.vds
# Journal file: C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.runs/synth_1\vivado.jou
# Running On: GCP-E101-26, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 6, Host memory: 16966 MB
#-----------------------------------------------------------
source ASCON.tcl -notrace
Command: synth_design -top ASCON -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12796
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1645.258 ; gain = 406.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ASCON' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd:38]
INFO: [Synth 8-3491] module 'ascon_top' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_top.vhd:29' bound to instance 'U0' of component 'ascon_top' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd:128]
INFO: [Synth 8-638] synthesizing module 'ascon_top' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_top.vhd:46]
INFO: [Synth 8-3491] module 'permutation_full_w_en' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:31' bound to instance 'permutation_full_w_en_1' of component 'permutation_full_w_en' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'permutation_full_w_en' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:54]
INFO: [Synth 8-3491] module 'mux_state' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/mux_state.vhd:29' bound to instance 'mux_state_1' of component 'mux_state' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:134]
INFO: [Synth 8-638] synthesizing module 'mux_state' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/mux_state.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mux_state' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/mux_state.vhd:39]
INFO: [Synth 8-3491] module 'xor_begin_perm' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/xor_begin_perm.vhd:24' bound to instance 'xor_begin_perm_1' of component 'xor_begin_perm' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:141]
INFO: [Synth 8-638] synthesizing module 'xor_begin_perm' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/xor_begin_perm.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xor_begin_perm' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/xor_begin_perm.vhd:36]
	Parameter nb_bits_g bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'register_w_en' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/register_w_en.vhd:29' bound to instance 'register_w_en_1' of component 'register_w_en' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:151]
INFO: [Synth 8-638] synthesizing module 'register_w_en' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/register_w_en.vhd:42]
	Parameter nb_bits_g bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_w_en' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/register_w_en.vhd:42]
INFO: [Synth 8-3491] module 'constant_addition' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/constant_addition.vhd:29' bound to instance 'constant_addition_1' of component 'constant_addition' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:161]
INFO: [Synth 8-638] synthesizing module 'constant_addition' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/constant_addition.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'constant_addition' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/constant_addition.vhd:38]
INFO: [Synth 8-3491] module 'substitution_layer' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:29' bound to instance 'substitution_layer_1' of component 'substitution_layer' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:167]
INFO: [Synth 8-638] synthesizing module 'substitution_layer' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:37]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'sbox' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:37]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/sbox.vhd:29' bound to instance 'sbox_1' of component 'sbox' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'substitution_layer' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/substitution_layer.vhd:37]
INFO: [Synth 8-3491] module 'diffusion_layer' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/diffusion_layer.vhd:29' bound to instance 'diffusion_layer_1' of component 'diffusion_layer' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:172]
INFO: [Synth 8-638] synthesizing module 'diffusion_layer' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/diffusion_layer.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'diffusion_layer' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/diffusion_layer.vhd:37]
INFO: [Synth 8-3491] module 'xor_end_perm' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/xor_end_perm.vhd:31' bound to instance 'xor_end_perm_1' of component 'xor_end_perm' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:177]
INFO: [Synth 8-638] synthesizing module 'xor_end_perm' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/xor_end_perm.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'xor_end_perm' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/xor_end_perm.vhd:42]
INFO: [Synth 8-3491] module 'state_register_w_en' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/state_register_w_en.vhd:29' bound to instance 'state_register_1' of component 'state_register_w_en' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:185]
INFO: [Synth 8-638] synthesizing module 'state_register_w_en' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/state_register_w_en.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'state_register_w_en' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/state_register_w_en.vhd:40]
	Parameter nb_bits_g bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'register_w_en' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/register_w_en.vhd:29' bound to instance 'register_w_en_2' of component 'register_w_en' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:197]
INFO: [Synth 8-638] synthesizing module 'register_w_en__parameterized1' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/register_w_en.vhd:42]
	Parameter nb_bits_g bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_w_en__parameterized1' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/register_w_en.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'permutation_full_w_en' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/permutation_full_w_en_w_c_and_t.vhd:54]
INFO: [Synth 8-3491] module 'compteur_double_init' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/compteur_double_init.vhd:31' bound to instance 'compteur_double_init_1' of component 'compteur_double_init' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_top.vhd:164]
INFO: [Synth 8-638] synthesizing module 'compteur_double_init' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/compteur_double_init.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'compteur_double_init' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/compteur_double_init.vhd:44]
INFO: [Synth 8-3491] module 'compteur_simple_init' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/compteur_simple_init.vhd:31' bound to instance 'compteur_simple_init_1' of component 'compteur_simple_init' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'compteur_simple_init' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/compteur_simple_init.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'compteur_simple_init' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/compteur_simple_init.vhd:43]
INFO: [Synth 8-3491] module 'fsm' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/fsm.vhd:29' bound to instance 'fsm_1' of component 'fsm' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_top.vhd:181]
INFO: [Synth 8-638] synthesizing module 'lib_rtl_fsm' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/fsm.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'lib_rtl_fsm' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/fsm.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ascon_top' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/imports/SRC/RTL/ascon_top.vhd:46]
INFO: [Synth 8-3491] module 'Tag_display' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Tag_display.vhd:28' bound to instance 'U1' of component 'Tag_display' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Tag_display' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Tag_display.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Tag_display' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Tag_display.vhd:35]
INFO: [Synth 8-3491] module 'Data_display' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Data_display.vhd:28' bound to instance 'U2' of component 'Data_display' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd:147]
INFO: [Synth 8-638] synthesizing module 'Data_display' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Data_display.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Data_display.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Data_display' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/Data_display.vhd:34]
INFO: [Synth 8-3491] module 'ascon_datain_memory' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.runs/synth_1/.Xil/Vivado-9200-GCP-E101-26/realtime/ascon_datain_memory_stub.vhdl:5' bound to instance 'U3' of component 'ascon_datain_memory' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ascon_datain_memory' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.runs/synth_1/.Xil/Vivado-9200-GCP-E101-26/realtime/ascon_datain_memory_stub.vhdl:14]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/counter.vhd:25' bound to instance 'U4' of component 'counter' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd:157]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/counter.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/counter.vhd:32]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/FSM.vhd:25' bound to instance 'U5' of component 'FSM' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd:163]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FSM' [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/FSM.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FSM' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/FSM.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ASCON' (0#1) [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/ASCON.vhd:38]
WARNING: [Synth 8-3848] Net reset_counter_o in module/entity xil_defaultlib_FSM does not have driver. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/sources_1/new/FSM.vhd:31]
WARNING: [Synth 8-7129] Port reset_counter_o in module xil_defaultlib_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_i in module xil_defaultlib_FSM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1745.262 ; gain = 506.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1745.262 ; gain = 506.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1745.262 ; gain = 506.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1745.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.gen/sources_1/ip/ascon_datain_memory/ascon_datain_memory/ascon_datain_memory_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [c:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.gen/sources_1/ip/ascon_datain_memory/ascon_datain_memory/ascon_datain_memory_in_context.xdc] for cell 'U3'
Parsing XDC File [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'Leds_o(0)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'Leds_o(1)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'Leds_o(2)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'Leds_o(3)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'Leds_o(4)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'Leds_o(5)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'Leds_o(6)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'Leds_o(7)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'DisplayData_i(0)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'DisplayData_i(1)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'DisplayData_i(2)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'DisplayData_i(3)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'DisplayData_i(4)'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:98]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:116]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:121]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:126]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:129]
Finished Parsing XDC File [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ASCON_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ASCON_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ASCON_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1813.676 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'lib_rtl_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xil_defaultlib_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |          00000000000000000000001 |                            00000
               conf_init |          00000000000000000000010 |                            00001
           end_conf_init |          00000000000000000000100 |                            00010
                    init |          00000000000000000001000 |                            00011
                end_init |          00000000000000000010000 |                            00100
                 wait_da |          00000000000000000100000 |                            00101
                 idle_da |          00000000000000001000000 |                            00110
                 conf_da |          00000000000000010000000 |                            00111
             end_conf_da |          00000000000000100000000 |                            01000
                      da |          00000000000001000000000 |                            01001
                  end_da |          00000000000010000000000 |                            01010
                 wait_m1 |          00000000000100000000000 |                            01011
                 idle_m1 |          00000000001000000000000 |                            01100
              conf_final |          00000000010000000000000 |                            10001
          end_conf_final |          00000000100000000000000 |                            10010
                   final |          00000001000000000000000 |                            10011
               end_final |          00000010000000000000000 |                            10100
              idle_start |          00000100000000000000000 |                            10101
                re_start |          00001000000000000000000 |                            10110
                 conf_m1 |          00010000000000000000000 |                            01101
             end_conf_m1 |          00100000000000000000000 |                            01110
                      m1 |          01000000000000000000000 |                            01111
                  end_m1 |          10000000000000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'lib_rtl_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
               wait_data |                            00010 |                              001
             enable_data |                            00100 |                              010
               next_data |                            01000 |                              011
                  finish |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xil_defaultlib_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 2     
	   3 Input     64 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 6     
	  23 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 12    
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	  23 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                                 | Depth x Width | Implemented As | 
+------------+----------------------------------------------------------------------------+---------------+----------------+
|sbox        | sbox_c[0]                                                                  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[63].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[62].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[61].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[60].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[59].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[58].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[57].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[56].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[55].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[54].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[53].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[52].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[51].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[50].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[49].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[48].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[47].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[46].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[45].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[44].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[43].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[42].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[41].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[40].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[39].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[38].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[37].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[36].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[35].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[34].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[33].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[32].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[31].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[30].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[29].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[28].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[27].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[26].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[25].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[24].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[23].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[22].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[21].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[20].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[19].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[18].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[17].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[16].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[15].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[14].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[13].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[12].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[11].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[10].sbox_1/sbox_c[0] | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[9].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[8].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[7].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[6].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[5].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[4].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[3].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[2].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[1].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
|ASCON       | U0/permutation_full_w_en_1/substitution_layer_1/GEN_1[0].sbox_1/sbox_c[0]  | 32x5          | LUT            | 
+------------+----------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ascon_datain_memory |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |ascon_datain_memory_bbox |     1|
|2     |BUFG                     |     1|
|3     |LUT2                     |    80|
|4     |LUT3                     |   258|
|5     |LUT4                     |    45|
|6     |LUT5                     |   185|
|7     |LUT6                     |   339|
|8     |MUXF7                    |    16|
|9     |FDCE                     |   546|
|10    |FDPE                     |     2|
|11    |FDRE                     |     3|
|12    |IBUF                     |     9|
|13    |OBUF                     |     8|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1813.676 ; gain = 574.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1813.676 ; gain = 506.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1813.676 ; gain = 574.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1813.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: df1910f6
INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1813.676 ; gain = 975.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleves/Documents/Vivado_Design_Suite/ASCON_Implementation/ASCON_Implementation.runs/synth_1/ASCON.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ASCON_utilization_synth.rpt -pb ASCON_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 22 15:30:39 2023...
