	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\Smu\\Std\\.IfxSmu.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.src ..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c'

	
$TC162
	.sdecl	'.zrodata.IfxSmu..1.cnt',data,rom
	.sect	'.zrodata.IfxSmu..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	-268211776
	.sdecl	'.zrodata.IfxSmu..2.cnt',data,rom
	.sect	'.zrodata.IfxSmu..2.cnt'
	.align	2
.2.cnt:	.type	object
	.size	.2.cnt,4
	.word	-268212180
	.sdecl	'.zrodata.IfxSmu..3.cnt',data,rom
	.sect	'.zrodata.IfxSmu..3.cnt'
	.align	2
.3.cnt:	.type	object
	.size	.3.cnt,4
	.word	-268212184
	.sdecl	'.zrodata.IfxSmu..4.cnt',data,rom
	.sect	'.zrodata.IfxSmu..4.cnt'
	.align	2
.4.cnt:	.type	object
	.size	.4.cnt,4
	.word	-268211824
	.sdecl	'.zrodata.IfxSmu..5.cnt',data,rom
	.sect	'.zrodata.IfxSmu..5.cnt'
	.align	2
.5.cnt:	.type	object
	.size	.5.cnt,4
	.word	-268211712
	.sdecl	'.zrodata.IfxSmu..6.cnt',data,rom
	.sect	'.zrodata.IfxSmu..6.cnt'
	.align	2
.6.cnt:	.type	object
	.size	.6.cnt,4
	.word	-268212172
	.sdecl	'.zrodata.IfxSmu..7.cnt',data,rom
	.sect	'.zrodata.IfxSmu..7.cnt'
	.align	2
.7.cnt:	.type	object
	.size	.7.cnt,4
	.word	-268212192
	
	.sdecl	'.text.IfxSmu.IfxSmu_activateFSP',code,cluster('IfxSmu_activateFSP')
	.sect	'.text.IfxSmu.IfxSmu_activateFSP'
	.align	2
	
	.global	IfxSmu_activateFSP

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     1  /**
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     2   * \file IfxSmu.c
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     3   * \brief SMU  basic functionality
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     4   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     5   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     6   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     7   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     8   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	     9   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    10   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    12   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    14   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    15   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    17   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    18   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    19   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    20   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    21   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    22   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    23   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    24   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    25   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    26   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    27   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    28   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    29   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    30   * language processor.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    31   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    38   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    39   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    40   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    41  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    42  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    43  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    44  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    45  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    46  #include "IfxSmu.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    47  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    48  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    49  /*-------------------------Function Implementations---------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    50  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    51  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    52  boolean IfxSmu_activateFSP(void)
; Function IfxSmu_activateFSP
.L24:
IfxSmu_activateFSP:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    53  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    54      /* Activate FSP by Writing SMU_ActivateFSP(0) in CMD register */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    55      MODULE_SMU.CMD.U = IfxSmu_Command_activateFSP;
	mov	d15,#1
.L365:
	fcall	.cocofun_8
.L366:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    56  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    57      /* Check if Activate FSP command is successfully accepted */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    58      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, (MODULE_SMU.STS.B.RES == 0));
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    59  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    60      return MODULE_SMU.STS.B.RES;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    61  }
	ret
.L196:
	
__IfxSmu_activateFSP_function_end:
	.size	IfxSmu_activateFSP,__IfxSmu_activateFSP_function_end-IfxSmu_activateFSP
.L79:
	; End of function
	
	.sdecl	'.text.IfxSmu..cocofun_8',code,cluster('.cocofun_8')
	.sect	'.text.IfxSmu..cocofun_8'
	.align	2
; Function .cocofun_8
.L26:
.cocofun_8:	.type	func
; Function body .cocofun_8, coco_iter:0
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036820),d15
.L549:
	ld.w	d15,[a15]@los(0xf0036824)
.L550:
	extr.u	d2,d15,#8,#1
	fret
.L179:
	; End of function
	.sdecl	'.text.IfxSmu.IfxSmu_activateRunState',code,cluster('IfxSmu_activateRunState')
	.sect	'.text.IfxSmu.IfxSmu_activateRunState'
	.align	2
	
	.global	IfxSmu_activateRunState

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    62  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    63  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    64  boolean IfxSmu_activateRunState(void)
; Function IfxSmu_activateRunState
.L28:
IfxSmu_activateRunState:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    65  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    66      /* Check if SMU is in START state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    67      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, (MODULE_SMU.DBG.B.SSM == IfxSmu_SmuState_start));
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    68      /* Write CMD for RUN */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    69      MODULE_SMU.CMD.U = IfxSmu_Command_start;
	mov	d15,#0
.L371:
	fcall	.cocofun_8
.L372:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    70  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    71      return MODULE_SMU.STS.B.RES;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    72  }
	ret
.L198:
	
__IfxSmu_activateRunState_function_end:
	.size	IfxSmu_activateRunState,__IfxSmu_activateRunState_function_end-IfxSmu_activateRunState
.L84:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_clearAlarmStatus',code,cluster('IfxSmu_clearAlarmStatus')
	.sect	'.text.IfxSmu.IfxSmu_clearAlarmStatus'
	.align	2
	
	.global	IfxSmu_clearAlarmStatus

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    73  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    74  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    75  boolean IfxSmu_clearAlarmStatus(IfxSmu_Alarm alarm)
; Function IfxSmu_clearAlarmStatus
.L30:
IfxSmu_clearAlarmStatus:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    76  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    77      uint16 passwd     = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d8,d4
	call	IfxScuWdt_getSafetyWatchdogPassword
.L277:
	mov	d9,d2
.L280:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    78      uint16 alarmGroup = (int)alarm / 32;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    79      uint8  alarmPos   = (int)alarm % 32;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    80  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    81      /* Write SMU_ASCE(0) in CMD register */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    82      MODULE_SMU.CMD.U = IfxSmu_Command_alarmStatusClear;
	mov	d15,#5
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036820),d15
.L377:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    83  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    84      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    85      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L279:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    86  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    87      /* Write 1 in AG bit to clear alarm */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    88      MODULE_SMU.AG[alarmGroup].U =
	ld.w	d15,.1.cnt
.L378:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    89          (uint32)((uint32)0x1U << alarmPos);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    90  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    91      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    92      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d9
.L281:
	mov.a	a15,d15
.L379:
	mov	d15,#32
.L380:
	div	e0,d8,d15
	extr.u	d15,d0,#0,#16
.L381:
	extr.u	d0,d1,#0,#8
.L382:
	addsc.a	a15,a15,d15,#2
.L383:
	mov	d15,#1
.L384:
	sh	d15,d15,d0
	st.w	[a15],d15
.L385:
	call	IfxScuWdt_setSafetyEndinit
.L386:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    93  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    94      return MODULE_SMU.STS.B.RES;
	fcall	.cocofun_9
.L278:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    95  }
	ret
.L199:
	
__IfxSmu_clearAlarmStatus_function_end:
	.size	IfxSmu_clearAlarmStatus,__IfxSmu_clearAlarmStatus_function_end-IfxSmu_clearAlarmStatus
.L89:
	; End of function
	
	.sdecl	'.text.IfxSmu..cocofun_9',code,cluster('.cocofun_9')
	.sect	'.text.IfxSmu..cocofun_9'
	.align	2
; Function .cocofun_9
.L32:
.cocofun_9:	.type	func
; Function body .cocofun_9, coco_iter:0
	fcall	.cocofun_11
.L282:
	extr.u	d2,d15,#8,#1
	fret
.L184:
	; End of function
	.sdecl	'.text.IfxSmu..cocofun_11',code,cluster('.cocofun_11')
	.sect	'.text.IfxSmu..cocofun_11'
	.align	2
; Function .cocofun_11
.L34:
.cocofun_11:	.type	func
; Function body .cocofun_11, coco_iter:1
	movh.a	a15,#61443
	ld.w	d15,[a15]@los(0xf0036824)
.L564:
	fret
.L194:
	; End of function
	.sdecl	'.text.IfxSmu.IfxSmu_configAlarmActionPES',code,cluster('IfxSmu_configAlarmActionPES')
	.sect	'.text.IfxSmu.IfxSmu_configAlarmActionPES'
	.align	2
	
	.global	IfxSmu_configAlarmActionPES

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    96  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    97  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    98  void IfxSmu_configAlarmActionPES(uint8 pesAction)
; Function IfxSmu_configAlarmActionPES
.L36:
IfxSmu_configAlarmActionPES:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	    99  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   100      uint16 passwd;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   101  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   102      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   103          passwd = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d15,d4
	call	IfxScuWdt_getSafetyWatchdogPassword
.L283:
	mov	d8,d2
.L286:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   104          /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   105          IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L284:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   106  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   107          /*
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   108           * Port Emergency Stop: enables control of the Port Emergency Stop (PES) feature
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   109           * independently for each internal action. When an action is triggered and if the
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   110           * corresponding bit (as defined below) is set, the hardware triggers
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   111           * automatically a port emergency stop request. Each bit of PES is allocated to
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   112           * an action as follows:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   113           * 1H SMU_IGCS0 activates PES
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   114           * 2H SMU_IGCS1 activates PES
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   115           * 4H SMU_IGCS2 activates PES
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   116           * 8H SMU_NMI activates PES
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   117           * 10H SMU_CPU_RESET activates PES
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   118           */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   119          MODULE_SMU.AGC.B.PES = pesAction;
	ld.w	d0,.2.cnt
.L391:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   120  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   121          /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   122          IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d8
.L287:
	mov.a	a15,d0
	ld.w	d0,[a15]
.L392:
	insert	d15,d0,d15,#24,#5
	st.w	[a15],d15
.L285:
	j	IfxScuWdt_setSafetyEndinit
.L205:
	
__IfxSmu_configAlarmActionPES_function_end:
	.size	IfxSmu_configAlarmActionPES,__IfxSmu_configAlarmActionPES_function_end-IfxSmu_configAlarmActionPES
.L94:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_enableFaultToRunState',code,cluster('IfxSmu_enableFaultToRunState')
	.sect	'.text.IfxSmu.IfxSmu_enableFaultToRunState'
	.align	2
	
	.global	IfxSmu_enableFaultToRunState

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   123      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   124  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   125  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   126  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   127  void IfxSmu_enableFaultToRunState(boolean enable)
; Function IfxSmu_enableFaultToRunState
.L38:
IfxSmu_enableFaultToRunState:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   128  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   129      uint16 passwd;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   130  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   131      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   132          passwd = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d15,d4
	call	IfxScuWdt_getSafetyWatchdogPassword
.L288:
	mov	d8,d2
.L291:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   133          /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   134          IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L290:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   135  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   136          /*Enable FAULT to RUN State Transition in Alarm Global Configuration . */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   137          MODULE_SMU.AGC.B.EFRST = enable;
	ld.w	d0,.2.cnt
.L397:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   138  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   139          /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   140          IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d8
.L292:
	mov.a	a15,d0
	ld.w	d0,[a15]
.L398:
	insert	d15,d0,d15,#29,#1
	st.w	[a15],d15
.L289:
	j	IfxScuWdt_setSafetyEndinit
.L208:
	
__IfxSmu_enableFaultToRunState_function_end:
	.size	IfxSmu_enableFaultToRunState,__IfxSmu_enableFaultToRunState_function_end-IfxSmu_enableFaultToRunState
.L99:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_enablePortEmergencyStop',code,cluster('IfxSmu_enablePortEmergencyStop')
	.sect	'.text.IfxSmu.IfxSmu_enablePortEmergencyStop'
	.align	2
	
	.global	IfxSmu_enablePortEmergencyStop

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   141      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   142  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   143  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   144  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   145  void IfxSmu_enablePortEmergencyStop(boolean enable)
; Function IfxSmu_enablePortEmergencyStop
.L40:
IfxSmu_enablePortEmergencyStop:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   146  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   147      uint16 passwd;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   148  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   149      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   150          passwd = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d15,d4
	call	IfxScuWdt_getSafetyWatchdogPassword
.L293:
	mov	d8,d2
.L296:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   151          /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   152          IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L295:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   153  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   154          /*Configure FSP (fault Signalling Protocol) Port Emergency Stop. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   155          MODULE_SMU.FSP.B.PES = enable;
	ld.w	d0,.3.cnt
.L403:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   156  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   157          /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   158          IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d8
.L297:
	mov.a	a15,d0
	ld.w	d0,[a15]
.L404:
	insert	d15,d0,d15,#7,#1
	st.w	[a15],d15
.L294:
	j	IfxScuWdt_setSafetyEndinit
.L211:
	
__IfxSmu_enablePortEmergencyStop_function_end:
	.size	IfxSmu_enablePortEmergencyStop,__IfxSmu_enablePortEmergencyStop_function_end-IfxSmu_enablePortEmergencyStop
.L104:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_getAlarmAction',code,cluster('IfxSmu_getAlarmAction')
	.sect	'.text.IfxSmu.IfxSmu_getAlarmAction'
	.align	2
	
	.global	IfxSmu_getAlarmAction

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   159      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   160  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   161  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   162  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   163  boolean IfxSmu_getAlarmAction(IfxSmu_Alarm alarm, IfxSmu_InternalAlarmAction *intAlarmAction)
; Function IfxSmu_getAlarmAction
.L42:
IfxSmu_getAlarmAction:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   164  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   165      uint16  alarmGroup = (int)alarm / 32;
	mov	d15,#32
.L409:
	div	e0,d4,d15
	extr.u	d2,d0,#0,#16
.L298:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   166      uint8   alarmPos   = (int)alarm % 32;
	extr.u	d0,d1,#0,#8
.L299:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   167      boolean alarmFSPAction;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   168      /* Read Alarm configuration from SMU alarm CFx (x=0-2) registers
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   169       * and align them to combine to get 3 bit value
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   170       */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   171      *intAlarmAction = (IfxSmu_InternalAlarmAction)(MODULE_SMU.AGCF[alarmGroup][0].U |
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   172                                                     MODULE_SMU.AGCF[alarmGroup][1].U << 1 |
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   173                                                     MODULE_SMU.AGCF[alarmGroup][2].U << 2);
	mul	d15,d2,#12
	fcall	.cocofun_10
.L410:
	ld.w	d15,[a15]
.L411:
	extr.u	d1,d15,#0,#8
	ld.w	d15,[a15]4
.L412:
	sh	d15,#1
	extr.u	d15,d15,#0,#8
.L413:
	or	d1,d15
	ld.w	d15,[a15]8
.L414:
	sh	d15,#2
	extr.u	d15,d15,#0,#8
.L415:
	or	d1,d15
	st.b	[a4],d1
.L416:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   174  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   175      /* Assign the FSP action configured to out parameter */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   176      alarmFSPAction = (MODULE_SMU.AGFSP[alarmGroup].U >> alarmPos);
	ld.w	d15,.4.cnt
	mov.a	a15,d15
.L417:
	addsc.a	a15,a15,d2,#2
.L418:
	ld.w	d15,[a15]
.L419:
	rsub	d0,#0
	sh	d15,d15,d0
.L420:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   177      return alarmFSPAction;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   178  }
	extr.u	d2,d15,#0,#8
	ret
.L214:
	
__IfxSmu_getAlarmAction_function_end:
	.size	IfxSmu_getAlarmAction,__IfxSmu_getAlarmAction_function_end-IfxSmu_getAlarmAction
.L109:
	; End of function
	
	.sdecl	'.text.IfxSmu..cocofun_10',code,cluster('.cocofun_10')
	.sect	'.text.IfxSmu..cocofun_10'
	.align	2
; Function .cocofun_10
.L44:
.cocofun_10:	.type	func
; Function body .cocofun_10, coco_iter:0
	mov.a	a15,d15
	movh.a	a3,#61443
	add.a	a3,a15
	lea	a15,[a3]26880
.L559:
	fret
.L189:
	; End of function
	.sdecl	'.text.IfxSmu.IfxSmu_getAlarmGroupDebugStatus',code,cluster('IfxSmu_getAlarmGroupDebugStatus')
	.sect	'.text.IfxSmu.IfxSmu_getAlarmGroupDebugStatus'
	.align	2
	
	.global	IfxSmu_getAlarmGroupDebugStatus

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   179  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   180  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   181  uint32 IfxSmu_getAlarmGroupDebugStatus(uint8 alarmGroup)
; Function IfxSmu_getAlarmGroupDebugStatus
.L46:
IfxSmu_getAlarmGroupDebugStatus:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   182  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   183      uint32 alarmStatus;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   184      /*
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   185       *   Read the alarm status from SMU_ADx (x: 0..6) register
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   186       */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   187      alarmStatus = MODULE_SMU.AD[alarmGroup].U;
	ld.w	d15,.5.cnt
	mov.a	a15,d15
.L425:
	addsc.a	a15,a15,d4,#2
.L426:
	ld.w	d2,[a15]
.L300:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   188      return alarmStatus;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   189  }
	ret
.L223:
	
__IfxSmu_getAlarmGroupDebugStatus_function_end:
	.size	IfxSmu_getAlarmGroupDebugStatus,__IfxSmu_getAlarmGroupDebugStatus_function_end-IfxSmu_getAlarmGroupDebugStatus
.L114:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_getAlarmStatus',code,cluster('IfxSmu_getAlarmStatus')
	.sect	'.text.IfxSmu.IfxSmu_getAlarmStatus'
	.align	2
	
	.global	IfxSmu_getAlarmStatus

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   190  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   191  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   192  boolean IfxSmu_getAlarmStatus(IfxSmu_Alarm alarm)
; Function IfxSmu_getAlarmStatus
.L48:
IfxSmu_getAlarmStatus:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   193  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   194      uint16  alarmGroup  = (int)alarm / 32;
	mov	d15,#32
.L431:
	div	e0,d4,d15
	extr.u	d15,d0,#0,#16
.L301:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   195      uint8   alarmPos    = (int)alarm % 32;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   196      /* Read Alarm status */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   197      boolean alarmStatus = (boolean)((MODULE_SMU.AG[alarmGroup].U >> alarmPos) & 0x1);
	extr.u	d0,d1,#0,#8
	ld.w	d1,.1.cnt
.L303:
	mov.a	a15,d1
.L432:
	addsc.a	a15,a15,d15,#2
.L433:
	ld.w	d15,[a15]
.L302:
	rsub	d0,#0
	sh	d15,d15,d0
.L434:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   198  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   199      return alarmStatus;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   200  }
	and	d2,d15,#1
	ret
.L226:
	
__IfxSmu_getAlarmStatus_function_end:
	.size	IfxSmu_getAlarmStatus,__IfxSmu_getAlarmStatus_function_end-IfxSmu_getAlarmStatus
.L119:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_getRTMissedEvent',code,cluster('IfxSmu_getRTMissedEvent')
	.sect	'.text.IfxSmu.IfxSmu_getRTMissedEvent'
	.align	2
	
	.global	IfxSmu_getRTMissedEvent

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   201  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   202  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   203  boolean IfxSmu_getRTMissedEvent(uint8 timerNum)
; Function IfxSmu_getRTMissedEvent
.L50:
IfxSmu_getRTMissedEvent:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   204  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   205      boolean timerMissEvent = 0;
	mov	d2,#0
.L304:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   206  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   207      switch (timerNum)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   208      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   209      case 0:
	jeq	d4,#0,.L8
.L439:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   210          timerMissEvent = MODULE_SMU.STS.B.RTME0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   211          break;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   212      case 1:
	jeq	d4,#1,.L9
.L440:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   213          timerMissEvent = MODULE_SMU.STS.B.RTME1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   214          break;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   215      default:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   216          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   217          break;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   218      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   219  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   220      return timerMissEvent;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   221  }
	ret
.L8:
	fcall	.cocofun_11
.L441:
	extr.u	d2,d15,#17,#1
	ret
.L9:
	fcall	.cocofun_11
.L305:
	extr.u	d2,d15,#19,#1
	ret
.L231:
	
__IfxSmu_getRTMissedEvent_function_end:
	.size	IfxSmu_getRTMissedEvent,__IfxSmu_getRTMissedEvent_function_end-IfxSmu_getRTMissedEvent
.L124:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_getSmuState',code,cluster('IfxSmu_getSmuState')
	.sect	'.text.IfxSmu.IfxSmu_getSmuState'
	.align	2
	
	.global	IfxSmu_getSmuState

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   222  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   223  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   224  IfxSmu_SmuState IfxSmu_getSmuState(void)
; Function IfxSmu_getSmuState
.L52:
IfxSmu_getSmuState:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   225  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   226      /* Return SMU state read from DBG register */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   227      return (IfxSmu_SmuState)(MODULE_SMU.DBG.B.SSM);
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036838)
.L446:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   228  }
	and	d2,d15,#3
	ret
.L235:
	
__IfxSmu_getSmuState_function_end:
	.size	IfxSmu_getSmuState,__IfxSmu_getSmuState_function_end-IfxSmu_getSmuState
.L129:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_lockConfigRegisters',code,cluster('IfxSmu_lockConfigRegisters')
	.sect	'.text.IfxSmu.IfxSmu_lockConfigRegisters'
	.align	2
	
	.global	IfxSmu_lockConfigRegisters

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   229  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   230  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   231  void IfxSmu_lockConfigRegisters(void)
; Function IfxSmu_lockConfigRegisters
.L54:
IfxSmu_lockConfigRegisters:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   232  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   233      uint16 passwd;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   234  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   235      /* Check if SMU cfg registers is not locked */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   236      if (MODULE_SMU.KEYS.B.PERLCK != 0xFFU)
	ld.w	d15,.6.cnt
	mov.a	a15,d15
	ld.w	d15,[a15]
	extr.u	d0,d15,#8,#8
.L451:
	mov	d15,#255
.L452:
	jeq	d15,d0,.L14
.L453:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   237      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   238          passwd = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L306:
	mov	d8,d2
.L308:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   239          /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   240          IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L307:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   241  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   242          /* Write the key reg to lock config registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   243          MODULE_SMU.KEYS.B.PERLCK = 0xFFU;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   244  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   245          /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   246          IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d8
	ld.w	d0,[a15]
.L309:
	insert	d15,d0,d15,#8,#8
	st.w	[a15],d15
.L454:
	j	IfxScuWdt_setSafetyEndinit
.L14:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   247      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   248  }
	ret
.L236:
	
__IfxSmu_lockConfigRegisters_function_end:
	.size	IfxSmu_lockConfigRegisters,__IfxSmu_lockConfigRegisters_function_end-IfxSmu_lockConfigRegisters
.L134:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_releaseFSP',code,cluster('IfxSmu_releaseFSP')
	.sect	'.text.IfxSmu.IfxSmu_releaseFSP'
	.align	2
	
	.global	IfxSmu_releaseFSP

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   249  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   250  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   251  boolean IfxSmu_releaseFSP(void)
; Function IfxSmu_releaseFSP
.L56:
IfxSmu_releaseFSP:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   252  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   253      /* Check if SMU is in FAULT state and EFRST is enabled*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   254      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, (IfxSmu_getSmuState() != IfxSmu_SmuState_fault) || (MODULE_SMU.AGC.B.EFRST != 0));
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   255  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   256      /* SMU is in START state or (FAULT state with EFRST enabled) */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   257      /* Release FSP to Fault Free state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   258      MODULE_SMU.CMD.U = IfxSmu_Command_releaseFSP;
	mov	d15,#2
.L459:
	fcall	.cocofun_8
.L460:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   259  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   260      /* Check if Release FSP command is accepted by reading the Status reg
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   261       */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   262      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, (MODULE_SMU.STS.B.RES == 0));
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   263  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   264      return MODULE_SMU.STS.B.RES;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   265  }
	ret
.L238:
	
__IfxSmu_releaseFSP_function_end:
	.size	IfxSmu_releaseFSP,__IfxSmu_releaseFSP_function_end-IfxSmu_releaseFSP
.L139:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_setAlarmAction',code,cluster('IfxSmu_setAlarmAction')
	.sect	'.text.IfxSmu.IfxSmu_setAlarmAction'
	.align	2
	
	.global	IfxSmu_setAlarmAction

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   266  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   267  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   268  void IfxSmu_setAlarmAction(IfxSmu_Alarm alarm, IfxSmu_InternalAlarmAction intAlarmAction)
; Function IfxSmu_setAlarmAction
.L58:
IfxSmu_setAlarmAction:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   269  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   270      uint32 alarmGroupCF2;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   271      uint32 alarmGroupCF1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   272      uint32 alarmGroupCF0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   273      uint32 alarmGroupCFMask;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   274      uint16 alarmGroup = (int)alarm / 32;
	mov	d15,#32
.L465:
	div	e0,d4,d15
.L466:
	mov	d8,d5
.L314:
	extr.u	d9,d0,#0,#16
.L312:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   275      uint8  alarmPos   = (int)alarm % 32;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   276      uint16 passwd     = IfxScuWdt_getSafetyWatchdogPassword();
	extr.u	d10,d1,#0,#8
	call	IfxScuWdt_getSafetyWatchdogPassword
.L310:
	mov	d11,d2
.L315:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   277  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   278      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, (MODULE_SMU.KEYS.B.PERLCK != 0xFFU));
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   279  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   280      /* Get the mask for configuration registers to set the perticular
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   281       * bits
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   282       */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   283      alarmGroupCFMask = ~((uint32)0x1U << alarmPos);
	mov	d0,#1
.L467:
	sh	d0,d0,d10
.L468:
	mov	d1,#-1
	xor	d12,d0,d1
.L313:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   284  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   285      /* Extract Alarm configuration for 3 CFG registers
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   286       * from input parameter
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   287       */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   288      alarmGroupCF0 = (intAlarmAction & 0x01) << alarmPos;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   289      alarmGroupCF1 = ((intAlarmAction >> 1) & 0x01) << alarmPos;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   290      alarmGroupCF2 = ((intAlarmAction >> 2) & 0x01) << alarmPos;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   291  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   292      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   293      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d11
	call	IfxScuWdt_clearSafetyEndinit
.L311:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   294  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   295      /*Write Config key to configure the SMU registers. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   296      MODULE_SMU.KEYS.U = (uint32)0x000000bc;
	ld.w	d1,.6.cnt
	mov.a	a2,d1
.L469:
	mov	d15,#188
.L470:
	st.w	[a2],d15
.L471:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   297  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   298      /* Write Alarm configuration into corresponding
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   299       *   SMU alarm CFx (x=0-2) registers
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   300       */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   301      MODULE_SMU.AGCF[alarmGroup][0].U = (MODULE_SMU.AGCF[alarmGroup][0].U & alarmGroupCFMask) | alarmGroupCF0;
	mul	d15,d9,#12
	fcall	.cocofun_10
.L472:
	and	d15,d8,#1
	ld.w	d0,[a15]
.L473:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   302      MODULE_SMU.AGCF[alarmGroup][1].U = (MODULE_SMU.AGCF[alarmGroup][1].U & alarmGroupCFMask) | alarmGroupCF1;
	sha	d15,d15,d10
	mov.aa	a4,a15
.L474:
	and	d0,d12
.L475:
	or	d0,d15
	st.w	[a15],d0
.L476:
	extr.u	d0,d8,#1,#1
.L477:
	ld.w	d15,[+a4]4
.L478:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   303      MODULE_SMU.AGCF[alarmGroup][2].U = (MODULE_SMU.AGCF[alarmGroup][2].U & alarmGroupCFMask) | alarmGroupCF2;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   304      /* After configuration set temporary lock of SMU configuration */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   305      MODULE_SMU.KEYS.U                = 0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   306  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   307      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   308      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d11
.L316:
	and	d15,d12
.L479:
	sha	d0,d0,d10
.L480:
	or	d15,d0
	st.w	[a4],d15
.L481:
	extr.u	d0,d8,#2,#1
.L482:
	ld.w	d15,[a15]8
.L483:
	and	d15,d12
.L484:
	sha	d0,d0,d10
.L485:
	or	d15,d0
	st.w	[a15]8,d15
.L486:
	mov	d15,#0
	st.w	[a2],d15
.L487:
	j	IfxScuWdt_setSafetyEndinit
.L239:
	
__IfxSmu_setAlarmAction_function_end:
	.size	IfxSmu_setAlarmAction,__IfxSmu_setAlarmAction_function_end-IfxSmu_setAlarmAction
.L144:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_setAlarmStatus',code,cluster('IfxSmu_setAlarmStatus')
	.sect	'.text.IfxSmu.IfxSmu_setAlarmStatus'
	.align	2
	
	.global	IfxSmu_setAlarmStatus

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   309  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   310  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   311  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   312  boolean IfxSmu_setAlarmStatus(IfxSmu_Alarm alarm)
; Function IfxSmu_setAlarmStatus
.L60:
IfxSmu_setAlarmStatus:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   313  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   314      uint16          passwd     = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d8,d4
	call	IfxScuWdt_getSafetyWatchdogPassword
.L317:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   315      uint16          alarmGroup = (int)alarm / 32;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   316      uint8           alarmPos   = (int)alarm % 32;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   317      IfxSmu_SmuState smuState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   318      boolean         status     = 0U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   319  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   320      /* Read the SMU state from module DBG register */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   321      smuState = (IfxSmu_SmuState)(MODULE_SMU.DBG.B.SSM);
	mov	d15,#32
	movh.a	a15,#61443
.L492:
	div	e0,d8,d15
	ld.bu	d15,[a15]@los(0xf0036838)
.L493:
	mov	d9,d2
.L320:
	and	d15,#3
.L494:
	extr.u	d10,d0,#0,#16
.L323:
	extr.u	d11,d1,#0,#8
.L324:
	mov	d8,#0
.L318:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   322  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   323      if (smuState == IfxSmu_SmuState_start)
	jne	d15,#0,.L16
.L495:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   324      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   325          /* SMU is in START state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   326          /* All SMU Groups are allowed to set alarm status */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   327  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   328          /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   329          IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L319:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   330  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   331          /* Write 1 in AG bit to set alarm */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   332          MODULE_SMU.AG[alarmGroup].U =
	ld.w	d0,.1.cnt
.L496:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   333              ((uint32)0x1U << alarmPos);
	mov	d15,#1
.L322:
	mov.a	a15,d0
.L497:
	sh	d15,d15,d11
.L498:
	addsc.a	a15,a15,d10,#2
.L499:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   334          /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   335          IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d9
.L325:
	st.w	[a15],d15
.L500:
	call	IfxScuWdt_setSafetyEndinit
.L326:
	j	.L17
.L16:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   336      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   337      else   /* Alarm is in RUN state or FAULT state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   338      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   339          /* SW Alarm Group/s are only allowed to set alarm status */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   340          /* Write SMU_ALARM(ARG), where ARG:alarmPos in CMD register to set the Alarm  */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   341          Ifx_SMU_CMD cmdSfr;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   342          cmdSfr.U         = MODULE_SMU.CMD.U;
	ld.w	d15,.7.cnt
.L327:
	mov.a	a15,d15
	ld.w	d15,[a15]
.L328:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   343          cmdSfr.B.CMD     = IfxSmu_Command_triggerAlarm;
	insert	d15,d15,#6,#0,#4
.L329:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   344          cmdSfr.B.ARG     = alarmPos;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   345          MODULE_SMU.CMD.U = cmdSfr.U;
	insert	d15,d15,d11,#4,#4
	st.w	[a15],d15
.L321:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   346          status           = MODULE_SMU.STS.B.RES;
	fcall	.cocofun_11
.L330:
	extr.u	d8,d15,#8,#1
.L17:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   347      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   348  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   349      return status;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   350  }
	mov	d2,d8
	ret
.L247:
	
__IfxSmu_setAlarmStatus_function_end:
	.size	IfxSmu_setAlarmStatus,__IfxSmu_setAlarmStatus_function_end-IfxSmu_setAlarmStatus
.L149:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_setFspMode',code,cluster('IfxSmu_setFspMode')
	.sect	'.text.IfxSmu.IfxSmu_setFspMode'
	.align	2
	
	.global	IfxSmu_setFspMode

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   351  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   352  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   353  void IfxSmu_setFspMode(IfxSmu_FspMode mode)
; Function IfxSmu_setFspMode
.L62:
IfxSmu_setFspMode:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   354  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   355      uint16 passwd;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   356      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   357          passwd = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d15,d4
	call	IfxScuWdt_getSafetyWatchdogPassword
.L331:
	mov	d8,d2
.L334:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   358          /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   359          IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L333:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   360  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   361          /*Write Config key to configure the SMU registers. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   362          MODULE_SMU.FSP.B.MODE = mode;
	ld.w	d0,.3.cnt
.L505:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   363  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   364          /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   365          IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d8
.L335:
	mov.a	a15,d0
	ld.w	d0,[a15]
.L506:
	insert	d15,d0,d15,#5,#2
	st.w	[a15],d15
.L332:
	j	IfxScuWdt_setSafetyEndinit
.L256:
	
__IfxSmu_setFspMode_function_end:
	.size	IfxSmu_setFspMode,__IfxSmu_setFspMode_function_end-IfxSmu_setFspMode
.L154:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_stopRT',code,cluster('IfxSmu_stopRT')
	.sect	'.text.IfxSmu.IfxSmu_stopRT'
	.align	2
	
	.global	IfxSmu_stopRT

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   366      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   367  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   368  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   369  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   370  boolean IfxSmu_stopRT(uint8 timerNum)
; Function IfxSmu_stopRT
.L64:
IfxSmu_stopRT:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   371  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   372      /* Write CMD for Stop Recovery Timer */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   373      Ifx_SMU_CMD cmdSfr;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   374      cmdSfr.U         = MODULE_SMU.CMD.U;
	ld.w	d15,.7.cnt
	mov.a	a15,d15
	ld.w	d15,[a15]
.L337:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   375      cmdSfr.B.CMD     = IfxSmu_Command_stopRT;
	insert	d15,d15,#4,#0,#4
.L338:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   376      cmdSfr.B.ARG     = timerNum;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   377      MODULE_SMU.CMD.U = cmdSfr.U;
	insert	d15,d15,d4,#4,#4
	st.w	[a15],d15
.L336:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   378  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   379      return MODULE_SMU.STS.B.RES;
	fcall	.cocofun_9
.L339:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   380  }
	ret
.L260:
	
__IfxSmu_stopRT_function_end:
	.size	IfxSmu_stopRT,__IfxSmu_stopRT_function_end-IfxSmu_stopRT
.L159:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_unlockConfigRegisters',code,cluster('IfxSmu_unlockConfigRegisters')
	.sect	'.text.IfxSmu.IfxSmu_unlockConfigRegisters'
	.align	2
	
	.global	IfxSmu_unlockConfigRegisters

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   381  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   382  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   383  boolean IfxSmu_unlockConfigRegisters(void)
; Function IfxSmu_unlockConfigRegisters
.L66:
IfxSmu_unlockConfigRegisters:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   384  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   385      uint16  passwd;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   386      boolean status = 1U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   387  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   388      /* Check if SMU cfg registers is not locked */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   389      if (MODULE_SMU.KEYS.B.PERLCK != 0xFFU)
	movh.a	a15,#61443
	ld.w	d15,[a15]@los(0xf0036834)
.L515:
	mov	d8,#1
.L340:
	extr.u	d0,d15,#8,#8
.L516:
	mov	d15,#255
.L517:
	jeq	d15,d0,.L20
.L518:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   390      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   391          passwd = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L341:
	mov	d9,d2
.L343:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   392          /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   393          IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L342:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   394  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   395          /*Write Config key to configure the SMU registers. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   396          MODULE_SMU.KEYS.U = (uint32)0x000000bc;
	mov	d15,#188
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036834),d15
.L519:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   397  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   398          /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   399          IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d9
	call	IfxScuWdt_setSafetyEndinit
.L520:
	j	.L21
.L20:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   400      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   401      else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   402      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   403          /* If SMU config is permanently locked then return false */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   404          status = 0U;
	mov	d8,#0
.L21:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   405      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   406  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   407      return status;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   408  }
	mov	d2,d8
	ret
.L263:
	
__IfxSmu_unlockConfigRegisters_function_end:
	.size	IfxSmu_unlockConfigRegisters,__IfxSmu_unlockConfigRegisters_function_end-IfxSmu_unlockConfigRegisters
.L164:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_ConfigureInterruptGeneration',code,cluster('IfxSmu_ConfigureInterruptGeneration')
	.sect	'.text.IfxSmu.IfxSmu_ConfigureInterruptGeneration'
	.align	2
	
	.global	IfxSmu_ConfigureInterruptGeneration

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   409  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   410  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   411  void IfxSmu_ConfigureInterruptGeneration(IfxSmu_InterruptGenerationConfiguration config, IfxSmu_InterruptRequest intRequest)
; Function IfxSmu_ConfigureInterruptGeneration
.L68:
IfxSmu_ConfigureInterruptGeneration:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   412  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   413      uint16      passwd;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   414      uint8       shift = 0, value = 0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   415      uint32      mask  = 0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   416      Ifx_SMU_AGC agc;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   417  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   418      agc.U  = MODULE_SMU.AGC.U;
	ld.w	d15,.2.cnt
.L525:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   419      shift  = (config << 2);
	sha	d4,#2
.L344:
	mov.a	a15,d15
.L526:
	mov	d10,d5
.L346:
	ld.w	d9,[a15]
.L347:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   420      value  = (1 << intRequest);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   421      mask   = ~(7 << shift);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   422  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   423      passwd = IfxScuWdt_getSafetyWatchdogPassword();
	extr.u	d8,d4,#0,#8
	call	IfxScuWdt_getSafetyWatchdogPassword
.L345:
	mov	d11,d2
.L350:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   424  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   425      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   426      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d11
	call	IfxScuWdt_clearSafetyEndinit
.L349:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   427  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   428      /*Write Config key to configure the SMU registers. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   429      MODULE_SMU.KEYS.U = (uint32)0x000000bc;
	ld.w	d15,.6.cnt
.L527:
	mov	d0,#-1
.L528:
	mov.a	a2,d15
.L529:
	mov	d15,#188
.L530:
	st.w	[a2],d15
.L531:
	mov	d15,#7
.L532:
	sha	d15,d15,d8
.L533:
	xor	d15,d0
.L534:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   430  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   431      /* Clear the specific bits */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   432      agc.U &= mask;
	and	d9,d15
.L348:
	mov	d15,#1
.L535:
	sha	d15,d15,d10
	extr.u	d15,d15,#0,#8
.L536:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   433  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   434      /* Write into the specific bits */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   435      agc.U            |= ((value) << (shift));
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   436  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   437      MODULE_SMU.AGC.U  = agc.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   438  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   439      MODULE_SMU.KEYS.U = 0x0U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   440  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   441      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   442      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d11
.L351:
	sha	d15,d15,d8
.L352:
	or	d9,d15
	st.w	[a15],d9
.L537:
	mov	d15,#0
.L538:
	st.w	[a2],d15
.L539:
	j	IfxScuWdt_setSafetyEndinit
.L266:
	
__IfxSmu_ConfigureInterruptGeneration_function_end:
	.size	IfxSmu_ConfigureInterruptGeneration,__IfxSmu_ConfigureInterruptGeneration_function_end-IfxSmu_ConfigureInterruptGeneration
.L169:
	; End of function
	
	.sdecl	'.text.IfxSmu.IfxSmu_temporaryLockConfigRegisters',code,cluster('IfxSmu_temporaryLockConfigRegisters')
	.sect	'.text.IfxSmu.IfxSmu_temporaryLockConfigRegisters'
	.align	2
	
	.global	IfxSmu_temporaryLockConfigRegisters

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   443  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   444  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   445  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   446  void IfxSmu_temporaryLockConfigRegisters(void)
; Function IfxSmu_temporaryLockConfigRegisters
.L70:
IfxSmu_temporaryLockConfigRegisters:	.type	func

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   447  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   448      uint16 passwd;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   449  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   450      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   451          passwd = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L353:
	mov	d15,d2
.L355:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   452          /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   453          IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d15
	call	IfxScuWdt_clearSafetyEndinit
.L354:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   454  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   455          /*Write Config key to configure temporary lock of the SMU registers. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   456          MODULE_SMU.KEYS.U = 0U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   457  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   458          /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   459          IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d15
	movh.a	a15,#61443
.L356:
	mov	d0,#0
	st.w	[a15]@los(0xf0036834),d0
.L544:
	j	IfxScuWdt_setSafetyEndinit
.L275:
	
__IfxSmu_temporaryLockConfigRegisters_function_end:
	.size	IfxSmu_temporaryLockConfigRegisters,__IfxSmu_temporaryLockConfigRegisters_function_end-IfxSmu_temporaryLockConfigRegisters
.L174:
	; End of function
	
	.calls	'IfxSmu_clearAlarmStatus','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_clearAlarmStatus','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_clearAlarmStatus','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_configAlarmActionPES','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_configAlarmActionPES','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_configAlarmActionPES','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_enableFaultToRunState','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_enableFaultToRunState','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_enableFaultToRunState','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_enablePortEmergencyStop','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_enablePortEmergencyStop','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_enablePortEmergencyStop','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_lockConfigRegisters','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_lockConfigRegisters','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_lockConfigRegisters','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_setAlarmAction','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_setAlarmAction','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_setAlarmAction','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_setAlarmStatus','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_setAlarmStatus','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_setAlarmStatus','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_setFspMode','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_setFspMode','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_setFspMode','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_unlockConfigRegisters','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_unlockConfigRegisters','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_unlockConfigRegisters','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_ConfigureInterruptGeneration','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_ConfigureInterruptGeneration','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_ConfigureInterruptGeneration','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_temporaryLockConfigRegisters','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmu_temporaryLockConfigRegisters','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmu_temporaryLockConfigRegisters','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmu_activateFSP','.cocofun_8'
	.calls	'IfxSmu_activateRunState','.cocofun_8'
	.calls	'IfxSmu_clearAlarmStatus','.cocofun_9'
	.calls	'.cocofun_9','.cocofun_11'
	.calls	'IfxSmu_getAlarmAction','.cocofun_10'
	.calls	'IfxSmu_getRTMissedEvent','.cocofun_11'
	.calls	'IfxSmu_releaseFSP','.cocofun_8'
	.calls	'IfxSmu_setAlarmAction','.cocofun_10'
	.calls	'IfxSmu_setAlarmStatus','.cocofun_11'
	.calls	'IfxSmu_stopRT','.cocofun_9'
	.calls	'IfxSmu_activateFSP','',0
	.calls	'.cocofun_8','',0
	.calls	'IfxSmu_activateRunState','',0
	.calls	'IfxSmu_clearAlarmStatus','',0
	.calls	'.cocofun_9','',0
	.calls	'.cocofun_11','',0
	.calls	'IfxSmu_configAlarmActionPES','',0
	.calls	'IfxSmu_enableFaultToRunState','',0
	.calls	'IfxSmu_enablePortEmergencyStop','',0
	.calls	'IfxSmu_getAlarmAction','',0
	.calls	'.cocofun_10','',0
	.calls	'IfxSmu_getAlarmGroupDebugStatus','',0
	.calls	'IfxSmu_getAlarmStatus','',0
	.calls	'IfxSmu_getRTMissedEvent','',0
	.calls	'IfxSmu_getSmuState','',0
	.calls	'IfxSmu_lockConfigRegisters','',0
	.calls	'IfxSmu_releaseFSP','',0
	.calls	'IfxSmu_setAlarmAction','',0
	.calls	'IfxSmu_setAlarmStatus','',0
	.calls	'IfxSmu_setFspMode','',0
	.calls	'IfxSmu_stopRT','',0
	.calls	'IfxSmu_unlockConfigRegisters','',0
	.calls	'IfxSmu_ConfigureInterruptGeneration','',0
	.extern	IfxScuWdt_clearSafetyEndinit
	.extern	IfxScuWdt_setSafetyEndinit
	.extern	IfxScuWdt_getSafetyWatchdogPassword
	.calls	'IfxSmu_temporaryLockConfigRegisters','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L72:
	.word	59344
	.half	3
	.word	.L73
	.byte	4
.L71:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L74
	.byte	2,1,1,3
	.word	164
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	167
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	212
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	224
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	304
	.byte	8
	.byte	'__ld64',0,3,2,132,1,19
	.word	278
	.byte	1,1,5
	.byte	'addr',0,2,132,1,32
	.word	310
	.byte	6,0,4
	.byte	'__st64',0,3,2,140,1,17,1,1,5
	.byte	'addr',0,2,140,1,30
	.word	310
	.byte	5
	.byte	'value',0,2,140,1,43
	.word	278
	.byte	6,0,7
	.byte	'int',0,4,5,10
	.word	396
	.byte	11
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,12
	.word	403
	.byte	0,7
	.byte	'unsigned int',0,4,7,13
	.word	445
	.byte	3
	.word	445
	.byte	14
	.byte	'__cmpswapw',0
	.word	461
	.byte	1,1,1,1,15
	.byte	'p',0
	.word	466
	.byte	15
	.byte	'value',0
	.word	445
	.byte	15
	.byte	'compare',0
	.word	445
	.byte	0,16
	.word	172
	.byte	17
	.word	198
	.byte	6,0,16
	.word	233
	.byte	17
	.word	265
	.byte	6,0,16
	.word	315
	.byte	17
	.word	334
	.byte	6,0,16
	.word	350
	.byte	17
	.word	365
	.byte	17
	.word	379
	.byte	6,0
.L203:
	.byte	7
	.byte	'unsigned short int',0,2,7,18
	.byte	'IfxScuWdt_clearSafetyEndinit',0,3,147,2,17,1,1,1,1,5
	.byte	'password',0,3,147,2,53
	.word	576
	.byte	0,18
	.byte	'IfxScuWdt_setSafetyEndinit',0,3,187,2,17,1,1,1,1,5
	.byte	'password',0,3,187,2,51
	.word	576
	.byte	0,19
	.byte	'IfxScuWdt_getSafetyWatchdogPassword',0,3,249,3,19
	.word	576
	.byte	1,1,1,1
.L195:
	.byte	7
	.byte	'unsigned char',0,1,8
.L200:
	.byte	20,4,76,9,2,21
	.byte	'IfxSmu_Alarm_CPU0_Lockstep_ComparatorError',0,0,21
	.byte	'IfxSmu_Alarm_CPU0_Buslevel_MpuViolation',0,1,21
	.byte	'IfxSmu_Alarm_CPU0_PFI0_PFLASH0_ReadPathError',0,2,21
	.byte	'IfxSmu_Alarm_CPU0_PCACHETAG_UncorrectableErrorDetection',0,4,21
	.byte	'IfxSmu_Alarm_CPU0_PCACHETAG_MiscellaneousErrorDetection',0,5,21
	.byte	'IfxSmu_Alarm_CPU0_PSPRPCACHE_SingleBitErrorCorrection',0,6,21
	.byte	'IfxSmu_Alarm_CPU0_PSPRPCACHE_UncorrectableErrorDetection',0,7,21
	.byte	'IfxSmu_Alarm_CPU0_PSPRPCACHE_MiscellaneousErrorDetection',0,8,21
	.byte	'IfxSmu_Alarm_CPU0_DSPRDCACHEDLMU_SingleBitErrorCorrection',0,9,21
	.byte	'IfxSmu_Alarm_CPU0_DSPRDCACHEDLMU_UncorrectableErrorDetection',0,10,21
	.byte	'IfxSmu_Alarm_CPU0_DSPRDCACHEDLMU_MiscelleniousErrorDetection',0,11,21
	.byte	'IfxSmu_Alarm_CPU0_DCACHETAG_SingleBitErrorCorrection',0,12,21
	.byte	'IfxSmu_Alarm_CPU0_DCACHETAG_UncorrectableErrorDetection',0,13,21
	.byte	'IfxSmu_Alarm_CPU0_DCACHETAG_MiscellaneousErrorDetection',0,14,21
	.byte	'IfxSmu_Alarm_CPU0_CPU_InstructionFetchSriInterfaceEdcError',0,22,21
	.byte	'IfxSmu_Alarm_CPU0_CPU_DataSriInterfaceLoadStoreEdcError',0,23,21
	.byte	'IfxSmu_Alarm_CPU0_CPU_ExceptionInterruptTrap',0,24,21
	.byte	'IfxSmu_Alarm_CPU1_Lockstep_ComparatorError',0,32,21
	.byte	'IfxSmu_Alarm_CPU1_Buslevel_MpuViolation',0,33,21
	.byte	'IfxSmu_Alarm_CPU1_PFI1_PFLASH1_ReadPathError',0,34,21
	.byte	'IfxSmu_Alarm_CPU1_PCACHETAG_UncorrectableErrorDetection',0,36,21
	.byte	'IfxSmu_Alarm_CPU1_PCACHETAG_MiscellaneousErrorDetection',0,37,21
	.byte	'IfxSmu_Alarm_CPU1_PSPRPCACHE_SingleBitErrorCorrection',0,38,21
	.byte	'IfxSmu_Alarm_CPU1_PSPRPCACHE_UncorrectableErrorDetection',0,39,21
	.byte	'IfxSmu_Alarm_CPU1_PSPRPCACHE_MiscellaneousErrorDetection',0,40,21
	.byte	'IfxSmu_Alarm_CPU1_DSPRDCACHEDLMU_SingleBitErrorCorrection',0,41,21
	.byte	'IfxSmu_Alarm_CPU1_DSPRDCACHEDLMU_UncorrectableErrorDetection',0,42,21
	.byte	'IfxSmu_Alarm_CPU1_DSPRDCACHEDLMU_MiscellaneousErrorDetection',0,43,21
	.byte	'IfxSmu_Alarm_CPU1_DCACHETAG_SingleBitErrorCorrection',0,44,21
	.byte	'IfxSmu_Alarm_CPU1_DCACHETAG_UncorrectableErrorDetection',0,45,21
	.byte	'IfxSmu_Alarm_CPU1_DCACHETAG_MiscellaneousErrorDetection',0,46,21
	.byte	'IfxSmu_Alarm_CPU1_CPU_InstructionFetchSriInterfaceEdcError',0,54,21
	.byte	'IfxSmu_Alarm_CPU1_CPU_DataSriInterfaceLoadStoreEdcError',0,55,21
	.byte	'IfxSmu_Alarm_CPU1_CPU_ExceptionInterruptTrap',0,56,21
	.byte	'IfxSmu_Alarm_CPU2_Lockstep_ComparatorError',0,192,0,21
	.byte	'IfxSmu_Alarm_CPU2_Buslevel_MpuViolation',0,193,0,21
	.byte	'IfxSmu_Alarm_CPU2_PFI2_PFLASH2_ReadPathError',0,194,0,21
	.byte	'IfxSmu_Alarm_CPU2_PCACHETAG_UncorrectableErrorDetection',0,196,0,21
	.byte	'IfxSmu_Alarm_CPU2_PCACHETAG_MiscellaneousErrorDetection',0,197,0,21
	.byte	'IfxSmu_Alarm_CPU2_PSPRPCACHE_SingleBitErrorCorrection',0,198,0,21
	.byte	'IfxSmu_Alarm_CPU2_PSPRPCACHE_UncorrectableErrorDetection',0,199,0,21
	.byte	'IfxSmu_Alarm_CPU2_PSPRPCACHE_MiscellaneousErrorDetection',0,200,0,21
	.byte	'IfxSmu_Alarm_CPU2_DSPRDCACHEDLMU_SingleBitErrorCorrection',0,201,0,21
	.byte	'IfxSmu_Alarm_CPU2_DSPRDCACHEDLMU_UncorrectableErrorDetection',0,202,0,21
	.byte	'IfxSmu_Alarm_CPU2_DSPRDCACHEDLMU_MiscellaneousErrorDetection',0,203,0,21
	.byte	'IfxSmu_Alarm_CPU2_DCACHETAG_SingleBitErrorCorrection',0,204,0,21
	.byte	'IfxSmu_Alarm_CPU2_DCACHETAG_UncorrectableErrorDetection',0,205,0,21
	.byte	'IfxSmu_Alarm_CPU2_DCACHETAG_MiscellaneousErrorDetection',0,206,0,21
	.byte	'IfxSmu_Alarm_CPU2_CPU_InstructionFetchSriInterfaceEdcError',0,214,0,21
	.byte	'IfxSmu_Alarm_CPU2_CPU_DataSriInterfaceLoadStoreEdcError',0,215,0,21
	.byte	'IfxSmu_Alarm_CPU2_CPU_ExceptionInterruptTrap',0,216,0,21
	.byte	'IfxSmu_Alarm_CPU3_Lockstep_ComparatorError',0,224,0,21
	.byte	'IfxSmu_Alarm_CPU3_Buslevel_MpuViolation',0,225,0,21
	.byte	'IfxSmu_Alarm_CPU3_PFI3_PFLASH3_ReadPathError',0,226,0,21
	.byte	'IfxSmu_Alarm_CPU3_PCACHETAG_UncorrectableErrorDetection',0,228,0,21
	.byte	'IfxSmu_Alarm_CPU3_PCACHETAG_MiscellaneousErrorDetection',0,229,0,21
	.byte	'IfxSmu_Alarm_CPU3_PSPRPCACHE_SingleBitErrorCorrection',0,230,0,21
	.byte	'IfxSmu_Alarm_CPU3_PSPRPCACHE_UncorrectableErrorDetection',0,231,0,21
	.byte	'IfxSmu_Alarm_CPU3_PSPRPCACHE_MiscellaneousErrorDetection',0,232,0,21
	.byte	'IfxSmu_Alarm_CPU3_DSPRDCACHEDLMU_SingleBitErrorCorrection',0,233,0,21
	.byte	'IfxSmu_Alarm_CPU3_DSPRDCACHEDLMU_UncorrectableErrorDetection',0,234,0,21
	.byte	'IfxSmu_Alarm_CPU3_DSPRDCACHEDLMU_MiscellaneousErrorDetection',0,235,0,21
	.byte	'IfxSmu_Alarm_CPU3_DCACHETAG_SingleBitErrorCorrection',0,236,0,21
	.byte	'IfxSmu_Alarm_CPU3_DCACHETAG_UncorrectableErrorDetection',0,237,0,21
	.byte	'IfxSmu_Alarm_CPU3_DCACHETAG_MiscellaneousErrorDetection',0,238,0,21
	.byte	'IfxSmu_Alarm_CPU3_CPU_InstructionFetchSriInterfaceEdcError',0,246,0,21
	.byte	'IfxSmu_Alarm_CPU3_CPU_DataSriInterfaceLoadStoreEdcError',0,247,0,21
	.byte	'IfxSmu_Alarm_CPU3_CPU_ExceptionInterruptTrap',0,248,0,21
	.byte	'IfxSmu_Alarm_CPU4_Buslevel_MpuViolation',0,129,1,21
	.byte	'IfxSmu_Alarm_CPU4_PFI4_PFLASH4_ReadPathError',0,130,1,21
	.byte	'IfxSmu_Alarm_CPU4_PCACHETAG_UncorrectableErrorDetection',0,132,1,21
	.byte	'IfxSmu_Alarm_CPU4_PCACHETAG_MiscellaneousErrorDetection',0,133,1,21
	.byte	'IfxSmu_Alarm_CPU4_PSPRPCACHE_SingleBitErrorCorrection',0,134,1,21
	.byte	'IfxSmu_Alarm_CPU4_PSPRPCACHE_UncorrectableErrorDetection',0,135,1,21
	.byte	'IfxSmu_Alarm_CPU4_PSPRPCACHE_MiscellaneousErrorDetection',0,136,1,21
	.byte	'IfxSmu_Alarm_CPU4_DSPRDCACHEDLMU_SingleBitErrorCorrection',0,137,1,21
	.byte	'IfxSmu_Alarm_CPU4_DSPRDCACHEDLMU_UncorrectableErrorDetection',0,138,1,21
	.byte	'IfxSmu_Alarm_CPU4_DSPRDCACHEDLMU_MiscellaneousErrorDetection',0,139,1,21
	.byte	'IfxSmu_Alarm_CPU4_DCACHETAG_SingleBitErrorCorrection',0,140,1,21
	.byte	'IfxSmu_Alarm_CPU4_DCACHETAG_UncorrectableErrorDetection',0,141,1,21
	.byte	'IfxSmu_Alarm_CPU4_DCACHETAG_MiscellaneousErrorDetection',0,142,1,21
	.byte	'IfxSmu_Alarm_CPU4_CPU_InstructionFetchSriInterfaceEdcError',0,150,1,21
	.byte	'IfxSmu_Alarm_CPU4_CPU_DataSriInterfaceLoadStoreEdcError',0,151,1,21
	.byte	'IfxSmu_Alarm_CPU4_CPU_ExceptionInterruptTrap',0,152,1,21
	.byte	'IfxSmu_Alarm_CPU5_Buslevel_MpuViolation',0,161,1,21
	.byte	'IfxSmu_Alarm_CPU5_PFI5_PFLASH5_ReadPathError',0,162,1,21
	.byte	'IfxSmu_Alarm_CPU5_PCACHETAG_UncorrectableErrorDetection',0,164,1,21
	.byte	'IfxSmu_Alarm_CPU5_PCACHETAG_MiscellaneousErrorDetection',0,165,1,21
	.byte	'IfxSmu_Alarm_CPU5_PSPRPCACHE_SingleBitErrorCorrection',0,166,1,21
	.byte	'IfxSmu_Alarm_CPU5_PSPRPCACHE_UncorrectableErrorDetection',0,167,1,21
	.byte	'IfxSmu_Alarm_CPU5_PSPRPCACHE_MiscellaneousErrorDetection',0,168,1,21
	.byte	'IfxSmu_Alarm_CPU5_DSPRDCACHEDLMU_SingleBitErrorCorrection',0,169,1,21
	.byte	'IfxSmu_Alarm_CPU5_DSPRDCACHEDLMU_UncorrectableErrorDetection',0,170,1,21
	.byte	'IfxSmu_Alarm_CPU5_DSPRDCACHEDLMU_MiscellaneousErrorDetection',0,171,1,21
	.byte	'IfxSmu_Alarm_CPU5_DCACHETAG_SingleBitErrorCorrection',0,172,1,21
	.byte	'IfxSmu_Alarm_CPU5_DCACHETAG_UncorrectableErrorDetection',0,173,1,21
	.byte	'IfxSmu_Alarm_CPU5_DCACHETAG_MiscellaneousErrorDetection',0,174,1,21
	.byte	'IfxSmu_Alarm_CPU5_CPU_InstructionFetchSriInterfaceEdcError',0,182,1,21
	.byte	'IfxSmu_Alarm_CPU5_CPU_DataSriInterfaceLoadStoreEdcError',0,183,1,21
	.byte	'IfxSmu_Alarm_CPU5_CPU_ExceptionInterruptTrap',0,184,1,21
	.byte	'IfxSmu_Alarm_MTU_Safety_FfUncorrectableErrorDetected',0,192,1,21
	.byte	'IfxSmu_Alarm_IOM_Safety_FfUncorrectableErrorDetected',0,193,1,21
	.byte	'IfxSmu_Alarm_IR_Safety_FfUncorrectableErrorDetected',0,194,1,21
	.byte	'IfxSmu_Alarm_EMEM_Safety_FfUncorrectableErrorDetected',0,195,1,21
	.byte	'IfxSmu_Alarm_SCU_Safety_FfUncorrectableErrorDetected',0,196,1,21
	.byte	'IfxSmu_Alarm_PMS_Safety_FfUncorrectableErrorDetected',0,197,1,21
	.byte	'IfxSmu_Alarm_DMA_Safety_FfUncorrectableErrorDetected',0,198,1,21
	.byte	'IfxSmu_Alarm_SMU_core_Safety_FfUncorrectableErrorDetected',0,199,1,21
	.byte	'IfxSmu_Alarm_SYS_PLL_PER_PLL_Safety_FfUncorrectableErrorDetected',0,200,1,21
	.byte	'IfxSmu_Alarm_GTM_GTM_SingleBitErrorCorrection',0,202,1,21
	.byte	'IfxSmu_Alarm_GTM_GTM_UncorrectableErrorDetection',0,203,1,21
	.byte	'IfxSmu_Alarm_GTM_GTM_MiscellaneousErrorDetection',0,204,1,21
	.byte	'IfxSmu_Alarm_ERAY_ERAY_SingleBitErrorCorrection',0,205,1,21
	.byte	'IfxSmu_Alarm_ERAY_ERAY_UncorrectableErrorDetection',0,206,1,21
	.byte	'IfxSmu_Alarm_ERAY_ERAY_MiscellaneousErrorDetection',0,207,1,21
	.byte	'IfxSmu_Alarm_CAN_CAN_SingleBitErrorCorrection',0,208,1,21
	.byte	'IfxSmu_Alarm_CAN_CAN_UncorrectableErrorDetection',0,209,1,21
	.byte	'IfxSmu_Alarm_CAN_CAN_MiscellaneousErrorDetection',0,210,1,21
	.byte	'IfxSmu_Alarm_Misc_MISC_SingleBitErrorCorrection',0,211,1,21
	.byte	'IfxSmu_Alarm_Misc_MISC_UncorrectableErrorDetection',0,212,1,21
	.byte	'IfxSmu_Alarm_Misc_MISC_MiscellaneousErrorDetection',0,213,1,21
	.byte	'IfxSmu_Alarm_CERBERUS_Safety_FfUncorrectableErrorDetected',0,215,1,21
	.byte	'IfxSmu_Alarm_CCU_Safety_FfCorrectableErrorDetected',0,216,1,21
	.byte	'IfxSmu_Alarm_CCU_Safety_FfUncorrectableErrorDetected',0,217,1,21
	.byte	'IfxSmu_Alarm_LMU_FSI_RAM_LMUDMU_SingleBitErrorCorrection',0,224,1,21
	.byte	'IfxSmu_Alarm_LMU_FSI_RAM_LMUDMU_UncorrectableErrorDetection',0,225,1,21
	.byte	'IfxSmu_Alarm_LMU_FSI_RAM_LMUDMU_MiscellaneousErrorDetection',0,226,1,21
	.byte	'IfxSmu_Alarm_EMEM_EMEM_SingleBitErrorCorrection',0,227,1,21
	.byte	'IfxSmu_Alarm_EMEM_EMEM_UncorrectableErrorDetection',0,228,1,21
	.byte	'IfxSmu_Alarm_EMEM_EMEM_MiscellaneousErrorDetection',0,229,1,21
	.byte	'IfxSmu_Alarm_SPU_CIF_SPUCIF_SingleBitErrorCorrection',0,230,1,21
	.byte	'IfxSmu_Alarm_SPU_CIF_SPUCIF_UncorrectableErrorDetection',0,231,1,21
	.byte	'IfxSmu_Alarm_SPU_CIF_SPUCIF_MiscellaneousErrorDetection',0,232,1,21
	.byte	'IfxSmu_Alarm_LMU_Lockstep_ComparatorError',0,236,1,21
	.byte	'IfxSmu_Alarm_LMU_Lockstep_ControlError',0,237,1,21
	.byte	'IfxSmu_Alarm_LMU_ECC_Error',0,238,1,21
	.byte	'IfxSmu_Alarm_LMU_Buslevel_MpuError',0,239,1,21
	.byte	'IfxSmu_Alarm_LMU_EDC_ReadPhaseError',0,240,1,21
	.byte	'IfxSmu_Alarm_XBAR0_SRI_BusErrorEvent',0,241,1,21
	.byte	'IfxSmu_Alarm_XBAR1_SRI_BusErrorEvent',0,242,1,21
	.byte	'IfxSmu_Alarm_XBAR2_SRI_BusErrorEvent',0,243,1,21
	.byte	'IfxSmu_Alarm_SPB_BusErrorEvent',0,244,1,21
	.byte	'IfxSmu_Alarm_BBB_BusErrorEvent',0,245,1,21
	.byte	'IfxSmu_Alarm_FSI_PFlash_SingleBitError',0,246,1,21
	.byte	'IfxSmu_Alarm_FSI_PFlash_DoubleBitError',0,247,1,21
	.byte	'IfxSmu_Alarm_FSI_Single_BitCorrectionTrackingBufferFull',0,248,1,21
	.byte	'IfxSmu_Alarm_FSI_Double_BitCorrectionTrackingBufferFull',0,249,1,21
	.byte	'IfxSmu_Alarm_FSI_Multiple_BitErrorDetectionTrackingBufferFull',0,250,1,21
	.byte	'IfxSmu_Alarm_FSI_Zero_BitErrorTrackingBufferFull',0,251,1,21
	.byte	'IfxSmu_Alarm_FSI_PFlash_EccError',0,252,1,21
	.byte	'IfxSmu_Alarm_FSI_PFlash_EdcError',0,253,1,21
	.byte	'IfxSmu_Alarm_FSI_CPUFLASHCON_ConfigurationError',0,254,1,21
	.byte	'IfxSmu_Alarm_FSI_Flash_StoredConfigurationError',0,255,1,21
	.byte	'IfxSmu_Alarm_SCU_OS_CClockFrequencyOutOfRange',0,128,2,21
	.byte	'IfxSmu_Alarm_CCU_Backup_ClockOutOfRangeAlarm',0,129,2,21
	.byte	'IfxSmu_Alarm_CCU_Backup_ClockAliveAlarm',0,130,2,21
	.byte	'IfxSmu_Alarm_SCU_System_PllDcoLossOfLockEvent',0,131,2,21
	.byte	'IfxSmu_Alarm_SCU_Peripheral_PllDcoLossOfLockEvent',0,132,2,21
	.byte	'IfxSmu_Alarm_SCU_LBIST_Alarm',0,133,2,21
	.byte	'IfxSmu_Alarm_SCU_External_RequestUnitAlarm0',0,134,2,21
	.byte	'IfxSmu_Alarm_SCU_External_RequestUnitAlarm1',0,135,2,21
	.byte	'IfxSmu_Alarm_SCU_External_RequestUnitAlarm2',0,136,2,21
	.byte	'IfxSmu_Alarm_SCU_External_RequestUnitAlarm3',0,137,2,21
	.byte	'IfxSmu_Alarm_SCU_CPU0_WatchdogTimeOut',0,138,2,21
	.byte	'IfxSmu_Alarm_SCU_CPU1_WatchdogTimeOut',0,139,2,21
	.byte	'IfxSmu_Alarm_SCU_CPU2_WatchdogTimeOut',0,140,2,21
	.byte	'IfxSmu_Alarm_SCU_CPU3_WatchdogTimeOut',0,141,2,21
	.byte	'IfxSmu_Alarm_SCU_CPU4_WatchdogTimeOut',0,142,2,21
	.byte	'IfxSmu_Alarm_SCU_CPU5_WatchdogTimeOut',0,143,2,21
	.byte	'IfxSmu_Alarm_SCU_Safety_WatchdogTimeOut',0,144,2,21
	.byte	'IfxSmu_Alarm_SCU_Watchdog_TimeOut',0,145,2,21
	.byte	'IfxSmu_Alarm_SCU_Lockstep_DualRailError',0,146,2,21
	.byte	'IfxSmu_Alarm_SCU_External_EmergencyStopSignalEvent',0,147,2,21
	.byte	'IfxSmu_Alarm_SCU_Pad_HeatingAlarm',0,148,2,21
	.byte	'IfxSmu_Alarm_SCU_LBIST_TestModeAlarm',0,149,2,21
	.byte	'IfxSmu_Alarm_IR_EDC_ConfigurationDataPathError',0,150,2,21
	.byte	'IfxSmu_Alarm_DMA_DMASRI_EccError',0,151,2,21
	.byte	'IfxSmu_Alarm_IOM_Pin_MismatchIndication',0,153,2,21
	.byte	'IfxSmu_Alarm_SCU_External_RequestUnitAlarm4',0,154,2,21
	.byte	'IfxSmu_Alarm_SCU_External_RequestUnitAlarm5',0,155,2,21
	.byte	'IfxSmu_Alarm_SCU_External_RequestUnitAlarm6',0,156,2,21
	.byte	'IfxSmu_Alarm_SCU_External_RequestUnitAlarm7',0,157,2,21
	.byte	'IfxSmu_Alarm_DTS_core_Under_TemperatureAlarm',0,158,2,21
	.byte	'IfxSmu_Alarm_DTS_core_Over_TemperatureAlarm',0,159,2,21
	.byte	'IfxSmu_Alarm_DTS_Temperature_Overflow',0,160,2,21
	.byte	'IfxSmu_Alarm_DTS_Temperature_Underflow',0,161,2,21
	.byte	'IfxSmu_Alarm_EVR_Overvoltage_Alarm',0,163,2,21
	.byte	'IfxSmu_Alarm_EVR_Undervoltage_Alarm',0,165,2,21
	.byte	'IfxSmu_Alarm_EVR_Short_ToLowHightAlarm',0,175,2,21
	.byte	'IfxSmu_Alarm_HSM_Overvoltage_Alarm',0,176,2,21
	.byte	'IfxSmu_Alarm_HSM_Undervoltage_Alarm',0,177,2,21
	.byte	'IfxSmu_Alarm_EMEM_Unexpected_WriteToEmemAlarm',0,180,2,21
	.byte	'IfxSmu_Alarm_EMEM_SEP_ControlLogicAlarm',0,181,2,21
	.byte	'IfxSmu_Alarm_EMEM_Lockstep_ControlLogicInputAlarm',0,182,2,21
	.byte	'IfxSmu_Alarm_SPULCKSTP_Lockstep_ComparatorAlarm',0,183,2,21
	.byte	'IfxSmu_Alarm_SPU_SPU0_SafetyAlarm',0,188,2,21
	.byte	'IfxSmu_Alarm_SPU_SPU1_SafetyAlarm',0,189,2,21
	.byte	'IfxSmu_Alarm_RIF_RIF0_SafetyAlarm',0,190,2,21
	.byte	'IfxSmu_Alarm_RIF_RIF1_SafetyAlarm',0,191,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm0',0,192,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm1',0,193,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm2',0,194,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm3',0,195,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm4',0,196,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm5',0,197,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm6',0,198,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm7',0,199,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm8',0,200,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm9',0,201,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm10',0,202,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm11',0,203,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm12',0,204,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm13',0,205,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm14',0,206,2,21
	.byte	'IfxSmu_Alarm_Software_Alarm15',0,207,2,21
	.byte	'IfxSmu_Alarm_SMU_Timer0_TimeOut',0,208,2,21
	.byte	'IfxSmu_Alarm_SMU_Timer1_TimeOut',0,209,2,21
	.byte	'IfxSmu_Alarm_SMU_Error_PinFaultStateActivation',0,210,2,21
	.byte	'IfxSmu_Alarm_SMU_Safety_FfCorrectableErrorDetected',0,212,2,21
	.byte	'IfxSmu_Alarm_SMU_Safety_FfUncorrectableErrorDetected',0,213,2,21
	.byte	'IfxSmu_Alarm_SMU_Access_EnableErrorDetected',0,214,2,21
	.byte	'IfxSmu_Alarm_LMU_EDC_AddressPhaseError',0,224,2,21
	.byte	'IfxSmu_Alarm_LMU_EDC_WritePhaseError',0,225,2,21
	.byte	'IfxSmu_Alarm_XBAR_EDC_AddressPhaseError',0,226,2,21
	.byte	'IfxSmu_Alarm_XBAR_EDC_WritePhaseError',0,227,2,21
	.byte	'IfxSmu_Alarm_DMU_EDC_AddressPhaseError',0,228,2,21
	.byte	'IfxSmu_Alarm_DMU_EDC_WritePhaseError',0,229,2,21
	.byte	'IfxSmu_Alarm_SFI_BBB_EDC_AddressPhaseError',0,230,2,21
	.byte	'IfxSmu_Alarm_SFI_BBB_EDC_WritePhaseError',0,231,2,21
	.byte	'IfxSmu_Alarm_SRI_EDC_ReadPhaseError',0,232,2,21
	.byte	'IfxSmu_Alarm_SFI_SPB_EDC_ReadPhaseError',0,233,2,21
	.byte	'IfxSmu_Alarm_HSSL_HSSL0EDC_ReadPhaseError',0,234,2,21
	.byte	'IfxSmu_Alarm_HSSL_HSSL1EDC_ReadPhaseError',0,235,2,21
	.byte	'IfxSmu_Alarm_CONVERTER_Phase_SyncronizerError',0,236,2,21
	.byte	'IfxSmu_Alarm_XBAR_SOTA_SwapError',0,237,2,0
.L241:
	.byte	20,5,125,9,1,21
	.byte	'IfxSmu_InternalAlarmAction_disabled',0,0,21
	.byte	'IfxSmu_InternalAlarmAction_igcs0',0,2,21
	.byte	'IfxSmu_InternalAlarmAction_igcs1',0,3,21
	.byte	'IfxSmu_InternalAlarmAction_igcs2',0,4,21
	.byte	'IfxSmu_InternalAlarmAction_nmi',0,5,21
	.byte	'IfxSmu_InternalAlarmAction_reset',0,6,21
	.byte	'IfxSmu_InternalAlarmAction_cpureset',0,7,0
.L216:
	.byte	3
	.word	12537
.L222:
	.byte	7
	.byte	'unsigned long int',0,4,7
.L234:
	.byte	20,5,174,1,9,1,21
	.byte	'IfxSmu_SmuState_start',0,0,21
	.byte	'IfxSmu_SmuState_run',0,1,21
	.byte	'IfxSmu_SmuState_fault',0,2,21
	.byte	'IfxSmu_SmuState_unspecified',0,3,0,7
	.byte	'unsigned int',0,4,7,22
	.byte	'_Ifx_SMU_CMD_Bits',0,6,229,2,16,4,23
	.byte	'CMD',0,4
	.word	12925
	.byte	4,28,2,35,0,23
	.byte	'ARG',0,4
	.word	12925
	.byte	4,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	12925
	.byte	24,0,2,35,0,0
.L254:
	.byte	24,6,188,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	12941
	.byte	4,2,35,0,0
.L257:
	.byte	20,5,94,9,1,21
	.byte	'IfxSmu_FspMode_BiStableProtocol',0,0,21
	.byte	'IfxSmu_FspMode_dualRailProtocol',0,1,21
	.byte	'IfxSmu_FspMode_TimeSwitchingProtocol',0,2,0
.L267:
	.byte	20,5,138,1,9,1,21
	.byte	'IfxSmu_InterruptGenerationConfiguration_0',0,0,21
	.byte	'IfxSmu_InterruptGenerationConfiguration_1',0,1,21
	.byte	'IfxSmu_InterruptGenerationConfiguration_2',0,2,0
.L269:
	.byte	20,5,147,1,9,1,21
	.byte	'IfxSmu_InterruptRequest_0',0,0,21
	.byte	'IfxSmu_InterruptRequest_1',0,1,21
	.byte	'IfxSmu_InterruptRequest_2',0,2,0,22
	.byte	'_Ifx_SMU_AGC_Bits',0,6,129,2,16,4,23
	.byte	'IGCS0',0,4
	.word	12925
	.byte	3,29,2,35,0,23
	.byte	'reserved_3',0,4
	.word	12925
	.byte	1,28,2,35,0,23
	.byte	'IGCS1',0,4
	.word	12925
	.byte	3,25,2,35,0,23
	.byte	'reserved_7',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'IGCS2',0,4
	.word	12925
	.byte	3,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	12925
	.byte	5,16,2,35,0,23
	.byte	'RCS',0,4
	.word	12925
	.byte	6,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	12925
	.byte	2,8,2,35,0,23
	.byte	'PES',0,4
	.word	12925
	.byte	5,3,2,35,0,23
	.byte	'EFRST',0,4
	.word	12925
	.byte	1,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	12925
	.byte	2,0,2,35,0,0
.L273:
	.byte	24,6,156,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	13401
	.byte	4,2,35,0,0,7
	.byte	'short int',0,2,5,26
	.byte	'__wchar_t',0,7,1,1
	.word	13677
	.byte	26
	.byte	'__size_t',0,7,1,1
	.word	445
	.byte	26
	.byte	'__ptrdiff_t',0,7,1,1
	.word	396
	.byte	27,1,3
	.word	13745
	.byte	26
	.byte	'__codeptr',0,7,1,1
	.word	13747
	.byte	26
	.byte	'boolean',0,8,104,29
	.word	759
	.byte	26
	.byte	'uint8',0,8,108,29
	.word	759
	.byte	26
	.byte	'uint16',0,8,112,29
	.word	576
	.byte	26
	.byte	'uint32',0,8,116,29
	.word	12797
	.byte	26
	.byte	'uint64',0,8,121,29
	.word	278
	.byte	26
	.byte	'sint16',0,8,129,1,29
	.word	13677
	.byte	7
	.byte	'long int',0,4,5,26
	.byte	'sint32',0,8,134,1,29
	.word	13861
	.byte	7
	.byte	'long long int',0,8,5,26
	.byte	'sint64',0,8,141,1,29
	.word	13889
	.byte	26
	.byte	'float32',0,8,170,1,29
	.word	224
	.byte	26
	.byte	'pvoid',0,9,54,28
	.word	310
	.byte	26
	.byte	'Ifx_TickTime',0,9,76,28
	.word	13889
	.byte	26
	.byte	'IfxSmu_Alarm',0,4,185,2,3
	.word	776
	.byte	26
	.byte	'Ifx_UReg_8Bit',0,10,96,24
	.word	759
	.byte	26
	.byte	'Ifx_UReg_32Bit',0,10,98,24
	.word	445
	.byte	26
	.byte	'Ifx_SReg_32Bit',0,10,101,24
	.word	396
	.byte	22
	.byte	'_Ifx_SMU_ACCEN0_Bits',0,6,68,16,4,23
	.byte	'EN0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	759
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SMU_ACCEN0_Bits',0,6,102,3
	.word	14064
	.byte	22
	.byte	'_Ifx_SMU_ACCEN1_Bits',0,6,105,16,4,23
	.byte	'reserved_0',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SMU_ACCEN1_Bits',0,6,108,3
	.word	14621
	.byte	22
	.byte	'_Ifx_SMU_AD_Bits',0,6,111,16,4,23
	.byte	'DF0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'DF1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'DF2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DF3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'DF4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'DF5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'DF6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'DF7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'DF8',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'DF9',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'DF10',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'DF11',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'DF12',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'DF13',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'DF14',0,1
	.word	759
	.byte	1,1,2,35,1,23
	.byte	'DF15',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'DF16',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'DF17',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'DF18',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'DF19',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'DF20',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'DF21',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'DF22',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'DF23',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'DF24',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'DF25',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'DF26',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'DF27',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'DF28',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'DF29',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'DF30',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'DF31',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SMU_AD_Bits',0,6,145,1,3
	.word	14698
	.byte	22
	.byte	'_Ifx_SMU_AEX_Bits',0,6,148,1,16,4,23
	.byte	'IRQ0STS',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'IRQ1STS',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IRQ2STS',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'RST0STS',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'RST1STS',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'RST2STS',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'RST3STS',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'RST4STS',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'RST5STS',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'NMISTS',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'reserved_10',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'EMSSTS',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	759
	.byte	4,0,2,35,1,23
	.byte	'IRQ0AEM',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'IRQ1AEM',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'IRQ2AEM',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'RST0AEM',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'RST1AEM',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'RST2AEM',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'RST3AEM',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'RST4AEM',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'RST5AEM',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'NMIAEM',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'reserved_26',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'EMSAEM',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	759
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SMU_AEX_Bits',0,6,176,1,3
	.word	15248
	.byte	22
	.byte	'_Ifx_SMU_AEXCLR_Bits',0,6,179,1,16,4,23
	.byte	'IRQ0CLR',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'IRQ1CLR',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'IRQ2CLR',0,4
	.word	12925
	.byte	1,29,2,35,0,23
	.byte	'RST0CLR',0,4
	.word	12925
	.byte	1,28,2,35,0,23
	.byte	'RST1CLR',0,4
	.word	12925
	.byte	1,27,2,35,0,23
	.byte	'RST2CLR',0,4
	.word	12925
	.byte	1,26,2,35,0,23
	.byte	'RST3CLR',0,4
	.word	12925
	.byte	1,25,2,35,0,23
	.byte	'RST4CLR',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'RST5CLR',0,4
	.word	12925
	.byte	1,23,2,35,0,23
	.byte	'NMICLR',0,4
	.word	12925
	.byte	1,22,2,35,0,23
	.byte	'reserved_10',0,4
	.word	12925
	.byte	1,21,2,35,0,23
	.byte	'EMSCLR',0,4
	.word	12925
	.byte	1,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	12925
	.byte	4,16,2,35,0,23
	.byte	'IRQ0AEMCLR',0,4
	.word	12925
	.byte	1,15,2,35,0,23
	.byte	'IRQ1AEMCLR',0,4
	.word	12925
	.byte	1,14,2,35,0,23
	.byte	'IRQ2AEMCLR',0,4
	.word	12925
	.byte	1,13,2,35,0,23
	.byte	'RST0AEMCLR',0,4
	.word	12925
	.byte	1,12,2,35,0,23
	.byte	'RST1AEMCLR',0,4
	.word	12925
	.byte	1,11,2,35,0,23
	.byte	'RST2AEMCLR',0,4
	.word	12925
	.byte	1,10,2,35,0,23
	.byte	'RST3AEMCLR',0,4
	.word	12925
	.byte	1,9,2,35,0,23
	.byte	'RST4AEMCLR',0,4
	.word	12925
	.byte	1,8,2,35,0,23
	.byte	'RST5AEMCLR',0,4
	.word	12925
	.byte	1,7,2,35,0,23
	.byte	'NMIAEMCLR',0,4
	.word	12925
	.byte	1,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	12925
	.byte	1,5,2,35,0,23
	.byte	'EMSAEMCLR',0,4
	.word	12925
	.byte	1,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	12925
	.byte	4,0,2,35,0,0,26
	.byte	'Ifx_SMU_AEXCLR_Bits',0,6,207,1,3
	.word	15805
	.byte	22
	.byte	'_Ifx_SMU_AFCNT_Bits',0,6,210,1,16,4,23
	.byte	'FCNT',0,1
	.word	759
	.byte	4,4,2,35,0,23
	.byte	'ACNT',0,2
	.word	576
	.byte	12,0,2,35,0,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	14,2,2,35,2,23
	.byte	'FCO',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'ACO',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SMU_AFCNT_Bits',0,6,217,1,3
	.word	16401
	.byte	22
	.byte	'_Ifx_SMU_AG_Bits',0,6,220,1,16,4,23
	.byte	'SF0',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'SF1',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'SF2',0,4
	.word	12925
	.byte	1,29,2,35,0,23
	.byte	'SF3',0,4
	.word	12925
	.byte	1,28,2,35,0,23
	.byte	'SF4',0,4
	.word	12925
	.byte	1,27,2,35,0,23
	.byte	'SF5',0,4
	.word	12925
	.byte	1,26,2,35,0,23
	.byte	'SF6',0,4
	.word	12925
	.byte	1,25,2,35,0,23
	.byte	'SF7',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'SF8',0,4
	.word	12925
	.byte	1,23,2,35,0,23
	.byte	'SF9',0,4
	.word	12925
	.byte	1,22,2,35,0,23
	.byte	'SF10',0,4
	.word	12925
	.byte	1,21,2,35,0,23
	.byte	'SF11',0,4
	.word	12925
	.byte	1,20,2,35,0,23
	.byte	'SF12',0,4
	.word	12925
	.byte	1,19,2,35,0,23
	.byte	'SF13',0,4
	.word	12925
	.byte	1,18,2,35,0,23
	.byte	'SF14',0,4
	.word	12925
	.byte	1,17,2,35,0,23
	.byte	'SF15',0,4
	.word	12925
	.byte	1,16,2,35,0,23
	.byte	'SF16',0,4
	.word	12925
	.byte	1,15,2,35,0,23
	.byte	'SF17',0,4
	.word	12925
	.byte	1,14,2,35,0,23
	.byte	'SF18',0,4
	.word	12925
	.byte	1,13,2,35,0,23
	.byte	'SF19',0,4
	.word	12925
	.byte	1,12,2,35,0,23
	.byte	'SF20',0,4
	.word	12925
	.byte	1,11,2,35,0,23
	.byte	'SF21',0,4
	.word	12925
	.byte	1,10,2,35,0,23
	.byte	'SF22',0,4
	.word	12925
	.byte	1,9,2,35,0,23
	.byte	'SF23',0,4
	.word	12925
	.byte	1,8,2,35,0,23
	.byte	'SF24',0,4
	.word	12925
	.byte	1,7,2,35,0,23
	.byte	'SF25',0,4
	.word	12925
	.byte	1,6,2,35,0,23
	.byte	'SF26',0,4
	.word	12925
	.byte	1,5,2,35,0,23
	.byte	'SF27',0,4
	.word	12925
	.byte	1,4,2,35,0,23
	.byte	'SF28',0,4
	.word	12925
	.byte	1,3,2,35,0,23
	.byte	'SF29',0,4
	.word	12925
	.byte	1,2,2,35,0,23
	.byte	'SF30',0,4
	.word	12925
	.byte	1,1,2,35,0,23
	.byte	'SF31',0,4
	.word	12925
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_AG_Bits',0,6,254,1,3
	.word	16541
	.byte	26
	.byte	'Ifx_SMU_AGC_Bits',0,6,142,2,3
	.word	13401
	.byte	22
	.byte	'_Ifx_SMU_AGCF_Bits',0,6,145,2,16,4,23
	.byte	'CF0',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'CF1',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'CF2',0,4
	.word	12925
	.byte	1,29,2,35,0,23
	.byte	'CF3',0,4
	.word	12925
	.byte	1,28,2,35,0,23
	.byte	'CF4',0,4
	.word	12925
	.byte	1,27,2,35,0,23
	.byte	'CF5',0,4
	.word	12925
	.byte	1,26,2,35,0,23
	.byte	'CF6',0,4
	.word	12925
	.byte	1,25,2,35,0,23
	.byte	'CF7',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'CF8',0,4
	.word	12925
	.byte	1,23,2,35,0,23
	.byte	'CF9',0,4
	.word	12925
	.byte	1,22,2,35,0,23
	.byte	'CF10',0,4
	.word	12925
	.byte	1,21,2,35,0,23
	.byte	'CF11',0,4
	.word	12925
	.byte	1,20,2,35,0,23
	.byte	'CF12',0,4
	.word	12925
	.byte	1,19,2,35,0,23
	.byte	'CF13',0,4
	.word	12925
	.byte	1,18,2,35,0,23
	.byte	'CF14',0,4
	.word	12925
	.byte	1,17,2,35,0,23
	.byte	'CF15',0,4
	.word	12925
	.byte	1,16,2,35,0,23
	.byte	'CF16',0,4
	.word	12925
	.byte	1,15,2,35,0,23
	.byte	'CF17',0,4
	.word	12925
	.byte	1,14,2,35,0,23
	.byte	'CF18',0,4
	.word	12925
	.byte	1,13,2,35,0,23
	.byte	'CF19',0,4
	.word	12925
	.byte	1,12,2,35,0,23
	.byte	'CF20',0,4
	.word	12925
	.byte	1,11,2,35,0,23
	.byte	'CF21',0,4
	.word	12925
	.byte	1,10,2,35,0,23
	.byte	'CF22',0,4
	.word	12925
	.byte	1,9,2,35,0,23
	.byte	'CF23',0,4
	.word	12925
	.byte	1,8,2,35,0,23
	.byte	'CF24',0,4
	.word	12925
	.byte	1,7,2,35,0,23
	.byte	'CF25',0,4
	.word	12925
	.byte	1,6,2,35,0,23
	.byte	'CF26',0,4
	.word	12925
	.byte	1,5,2,35,0,23
	.byte	'CF27',0,4
	.word	12925
	.byte	1,4,2,35,0,23
	.byte	'CF28',0,4
	.word	12925
	.byte	1,3,2,35,0,23
	.byte	'CF29',0,4
	.word	12925
	.byte	1,2,2,35,0,23
	.byte	'CF30',0,4
	.word	12925
	.byte	1,1,2,35,0,23
	.byte	'CF31',0,4
	.word	12925
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_AGCF_Bits',0,6,179,2,3
	.word	17118
	.byte	22
	.byte	'_Ifx_SMU_AGFSP_Bits',0,6,182,2,16,4,23
	.byte	'FE0',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'FE1',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'FE2',0,4
	.word	12925
	.byte	1,29,2,35,0,23
	.byte	'FE3',0,4
	.word	12925
	.byte	1,28,2,35,0,23
	.byte	'FE4',0,4
	.word	12925
	.byte	1,27,2,35,0,23
	.byte	'FE5',0,4
	.word	12925
	.byte	1,26,2,35,0,23
	.byte	'FE6',0,4
	.word	12925
	.byte	1,25,2,35,0,23
	.byte	'FE7',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'FE8',0,4
	.word	12925
	.byte	1,23,2,35,0,23
	.byte	'FE9',0,4
	.word	12925
	.byte	1,22,2,35,0,23
	.byte	'FE10',0,4
	.word	12925
	.byte	1,21,2,35,0,23
	.byte	'FE11',0,4
	.word	12925
	.byte	1,20,2,35,0,23
	.byte	'FE12',0,4
	.word	12925
	.byte	1,19,2,35,0,23
	.byte	'FE13',0,4
	.word	12925
	.byte	1,18,2,35,0,23
	.byte	'FE14',0,4
	.word	12925
	.byte	1,17,2,35,0,23
	.byte	'FE15',0,4
	.word	12925
	.byte	1,16,2,35,0,23
	.byte	'FE16',0,4
	.word	12925
	.byte	1,15,2,35,0,23
	.byte	'FE17',0,4
	.word	12925
	.byte	1,14,2,35,0,23
	.byte	'FE18',0,4
	.word	12925
	.byte	1,13,2,35,0,23
	.byte	'FE19',0,4
	.word	12925
	.byte	1,12,2,35,0,23
	.byte	'FE20',0,4
	.word	12925
	.byte	1,11,2,35,0,23
	.byte	'FE21',0,4
	.word	12925
	.byte	1,10,2,35,0,23
	.byte	'FE22',0,4
	.word	12925
	.byte	1,9,2,35,0,23
	.byte	'FE23',0,4
	.word	12925
	.byte	1,8,2,35,0,23
	.byte	'FE24',0,4
	.word	12925
	.byte	1,7,2,35,0,23
	.byte	'FE25',0,4
	.word	12925
	.byte	1,6,2,35,0,23
	.byte	'FE26',0,4
	.word	12925
	.byte	1,5,2,35,0,23
	.byte	'FE27',0,4
	.word	12925
	.byte	1,4,2,35,0,23
	.byte	'FE28',0,4
	.word	12925
	.byte	1,3,2,35,0,23
	.byte	'FE29',0,4
	.word	12925
	.byte	1,2,2,35,0,23
	.byte	'FE30',0,4
	.word	12925
	.byte	1,1,2,35,0,23
	.byte	'FE31',0,4
	.word	12925
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_AGFSP_Bits',0,6,216,2,3
	.word	17673
	.byte	22
	.byte	'_Ifx_SMU_CLC_Bits',0,6,219,2,16,4,23
	.byte	'DISR',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'DISS',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'EDIS',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	445
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_SMU_CLC_Bits',0,6,226,2,3
	.word	18230
	.byte	26
	.byte	'Ifx_SMU_CMD_Bits',0,6,234,2,3
	.word	12941
	.byte	22
	.byte	'_Ifx_SMU_DBG_Bits',0,6,237,2,16,4,23
	.byte	'SSM',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	445
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SMU_DBG_Bits',0,6,241,2,3
	.word	18399
	.byte	22
	.byte	'_Ifx_SMU_FSP_Bits',0,6,244,2,16,4,23
	.byte	'PRE1',0,4
	.word	12925
	.byte	3,29,2,35,0,23
	.byte	'PRE2',0,4
	.word	12925
	.byte	2,27,2,35,0,23
	.byte	'MODE',0,4
	.word	12925
	.byte	2,25,2,35,0,23
	.byte	'PES',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'TFSP_LOW',0,4
	.word	12925
	.byte	14,10,2,35,0,23
	.byte	'TFSP_HIGH',0,4
	.word	12925
	.byte	10,0,2,35,0,0,26
	.byte	'Ifx_SMU_FSP_Bits',0,6,252,2,3
	.word	18487
	.byte	22
	.byte	'_Ifx_SMU_ID_Bits',0,6,255,2,16,4,23
	.byte	'MOD_REV',0,1
	.word	759
	.byte	8,0,2,35,0,23
	.byte	'MOD_TYPE',0,1
	.word	759
	.byte	8,0,2,35,1,23
	.byte	'MOD_NUMBER',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SMU_ID_Bits',0,6,132,3,3
	.word	18642
	.byte	22
	.byte	'_Ifx_SMU_KEYS_Bits',0,6,135,3,16,4,23
	.byte	'CFGLCK',0,4
	.word	12925
	.byte	8,24,2,35,0,23
	.byte	'PERLCK',0,4
	.word	12925
	.byte	8,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	12925
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SMU_KEYS_Bits',0,6,140,3,3
	.word	18752
	.byte	22
	.byte	'_Ifx_SMU_OCS_Bits',0,6,143,3,16,4,23
	.byte	'TGS',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'TGB',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'TG_P',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	445
	.byte	20,8,2,35,0,23
	.byte	'SUS',0,1
	.word	759
	.byte	4,4,2,35,3,23
	.byte	'SUS_P',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'SUSSTA',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	759
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_SMU_OCS_Bits',0,6,153,3,3
	.word	18864
	.byte	22
	.byte	'_Ifx_SMU_PCTL_Bits',0,6,156,3,16,4,23
	.byte	'HWDIR',0,4
	.word	12925
	.byte	2,30,2,35,0,23
	.byte	'HWEN',0,4
	.word	12925
	.byte	2,28,2,35,0,23
	.byte	'GFSCU_EN',0,4
	.word	12925
	.byte	1,27,2,35,0,23
	.byte	'GFSTS_EN',0,4
	.word	12925
	.byte	1,26,2,35,0,23
	.byte	'reserved_6',0,4
	.word	12925
	.byte	1,25,2,35,0,23
	.byte	'PCS',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	12925
	.byte	6,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	12925
	.byte	9,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	12925
	.byte	9,0,2,35,0,0,26
	.byte	'Ifx_SMU_PCTL_Bits',0,6,167,3,3
	.word	19056
	.byte	22
	.byte	'_Ifx_SMU_RMCTL_Bits',0,6,170,3,16,4,23
	.byte	'TE0',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'TE1',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'TE2',0,4
	.word	12925
	.byte	1,29,2,35,0,23
	.byte	'TE3',0,4
	.word	12925
	.byte	1,28,2,35,0,23
	.byte	'TE4',0,4
	.word	12925
	.byte	1,27,2,35,0,23
	.byte	'TE5',0,4
	.word	12925
	.byte	1,26,2,35,0,23
	.byte	'TE6',0,4
	.word	12925
	.byte	1,25,2,35,0,23
	.byte	'TE7',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'TE8',0,4
	.word	12925
	.byte	1,23,2,35,0,23
	.byte	'TE9',0,4
	.word	12925
	.byte	1,22,2,35,0,23
	.byte	'TE10',0,4
	.word	12925
	.byte	1,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	12925
	.byte	1,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	12925
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	12925
	.byte	1,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	12925
	.byte	1,17,2,35,0,23
	.byte	'reserved_15',0,4
	.word	12925
	.byte	1,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	12925
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	12925
	.byte	1,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	12925
	.byte	1,13,2,35,0,23
	.byte	'reserved_19',0,4
	.word	12925
	.byte	1,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	12925
	.byte	1,11,2,35,0,23
	.byte	'reserved_21',0,4
	.word	12925
	.byte	1,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	12925
	.byte	1,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	12925
	.byte	1,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	12925
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	12925
	.byte	1,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	12925
	.byte	1,5,2,35,0,23
	.byte	'reserved_27',0,4
	.word	12925
	.byte	1,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	12925
	.byte	1,3,2,35,0,23
	.byte	'reserved_29',0,4
	.word	12925
	.byte	1,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	12925
	.byte	1,1,2,35,0,23
	.byte	'reserved_31',0,4
	.word	12925
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_RMCTL_Bits',0,6,204,3,3
	.word	19287
	.byte	22
	.byte	'_Ifx_SMU_RMEF_Bits',0,6,207,3,16,4,23
	.byte	'EF0',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'EF1',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'EF2',0,4
	.word	12925
	.byte	1,29,2,35,0,23
	.byte	'EF3',0,4
	.word	12925
	.byte	1,28,2,35,0,23
	.byte	'EF4',0,4
	.word	12925
	.byte	1,27,2,35,0,23
	.byte	'EF5',0,4
	.word	12925
	.byte	1,26,2,35,0,23
	.byte	'EF6',0,4
	.word	12925
	.byte	1,25,2,35,0,23
	.byte	'EF7',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'EF8',0,4
	.word	12925
	.byte	1,23,2,35,0,23
	.byte	'EF9',0,4
	.word	12925
	.byte	1,22,2,35,0,23
	.byte	'EF10',0,4
	.word	12925
	.byte	1,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	12925
	.byte	1,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	12925
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	12925
	.byte	1,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	12925
	.byte	1,17,2,35,0,23
	.byte	'reserved_15',0,4
	.word	12925
	.byte	1,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	12925
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	12925
	.byte	1,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	12925
	.byte	1,13,2,35,0,23
	.byte	'reserved_19',0,4
	.word	12925
	.byte	1,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	12925
	.byte	1,11,2,35,0,23
	.byte	'reserved_21',0,4
	.word	12925
	.byte	1,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	12925
	.byte	1,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	12925
	.byte	1,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	12925
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	12925
	.byte	1,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	12925
	.byte	1,5,2,35,0,23
	.byte	'reserved_27',0,4
	.word	12925
	.byte	1,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	12925
	.byte	1,3,2,35,0,23
	.byte	'reserved_29',0,4
	.word	12925
	.byte	1,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	12925
	.byte	1,1,2,35,0,23
	.byte	'reserved_31',0,4
	.word	12925
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_RMEF_Bits',0,6,241,3,3
	.word	19991
	.byte	22
	.byte	'_Ifx_SMU_RMSTS_Bits',0,6,244,3,16,4,23
	.byte	'STS0',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'STS1',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'STS2',0,4
	.word	12925
	.byte	1,29,2,35,0,23
	.byte	'STS3',0,4
	.word	12925
	.byte	1,28,2,35,0,23
	.byte	'STS4',0,4
	.word	12925
	.byte	1,27,2,35,0,23
	.byte	'STS5',0,4
	.word	12925
	.byte	1,26,2,35,0,23
	.byte	'STS6',0,4
	.word	12925
	.byte	1,25,2,35,0,23
	.byte	'STS7',0,4
	.word	12925
	.byte	1,24,2,35,0,23
	.byte	'STS8',0,4
	.word	12925
	.byte	1,23,2,35,0,23
	.byte	'STS9',0,4
	.word	12925
	.byte	1,22,2,35,0,23
	.byte	'STS10',0,4
	.word	12925
	.byte	1,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	12925
	.byte	1,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	12925
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	12925
	.byte	1,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	12925
	.byte	1,17,2,35,0,23
	.byte	'reserved_15',0,4
	.word	12925
	.byte	1,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	12925
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	12925
	.byte	1,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	12925
	.byte	1,13,2,35,0,23
	.byte	'reserved_19',0,4
	.word	12925
	.byte	1,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	12925
	.byte	1,11,2,35,0,23
	.byte	'reserved_21',0,4
	.word	12925
	.byte	1,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	12925
	.byte	1,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	12925
	.byte	1,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	12925
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	12925
	.byte	1,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	12925
	.byte	1,5,2,35,0,23
	.byte	'reserved_27',0,4
	.word	12925
	.byte	1,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	12925
	.byte	1,3,2,35,0,23
	.byte	'reserved_29',0,4
	.word	12925
	.byte	1,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	12925
	.byte	1,1,2,35,0,23
	.byte	'reserved_31',0,4
	.word	12925
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_RMSTS_Bits',0,6,150,4,3
	.word	20693
	.byte	22
	.byte	'_Ifx_SMU_RTAC00_Bits',0,6,153,4,16,4,23
	.byte	'GID0',0,4
	.word	12925
	.byte	4,28,2,35,0,23
	.byte	'ALID0',0,4
	.word	12925
	.byte	5,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	12925
	.byte	7,16,2,35,0,23
	.byte	'GID1',0,4
	.word	12925
	.byte	4,12,2,35,0,23
	.byte	'ALID1',0,4
	.word	12925
	.byte	5,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	12925
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC00_Bits',0,6,161,4,3
	.word	21408
	.byte	22
	.byte	'_Ifx_SMU_RTAC01_Bits',0,6,164,4,16,4,23
	.byte	'GID2',0,4
	.word	12925
	.byte	4,28,2,35,0,23
	.byte	'ALID2',0,4
	.word	12925
	.byte	5,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	12925
	.byte	7,16,2,35,0,23
	.byte	'GID3',0,4
	.word	12925
	.byte	4,12,2,35,0,23
	.byte	'ALID3',0,4
	.word	12925
	.byte	5,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	12925
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC01_Bits',0,6,172,4,3
	.word	21576
	.byte	22
	.byte	'_Ifx_SMU_RTAC10_Bits',0,6,175,4,16,4,23
	.byte	'GID0',0,4
	.word	12925
	.byte	4,28,2,35,0,23
	.byte	'ALID0',0,4
	.word	12925
	.byte	5,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	12925
	.byte	7,16,2,35,0,23
	.byte	'GID1',0,4
	.word	12925
	.byte	4,12,2,35,0,23
	.byte	'ALID1',0,4
	.word	12925
	.byte	5,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	12925
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC10_Bits',0,6,183,4,3
	.word	21744
	.byte	22
	.byte	'_Ifx_SMU_RTAC11_Bits',0,6,186,4,16,4,23
	.byte	'GID2',0,4
	.word	12925
	.byte	4,28,2,35,0,23
	.byte	'ALID2',0,4
	.word	12925
	.byte	5,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	12925
	.byte	7,16,2,35,0,23
	.byte	'GID3',0,4
	.word	12925
	.byte	4,12,2,35,0,23
	.byte	'ALID3',0,4
	.word	12925
	.byte	5,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	12925
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC11_Bits',0,6,194,4,3
	.word	21912
	.byte	22
	.byte	'_Ifx_SMU_RTC_Bits',0,6,197,4,16,4,23
	.byte	'RT0E',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'RT1E',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'reserved_2',0,4
	.word	12925
	.byte	6,24,2,35,0,23
	.byte	'RTD',0,4
	.word	12925
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTC_Bits',0,6,203,4,3
	.word	22080
	.byte	22
	.byte	'_Ifx_SMU_STS_Bits',0,6,206,4,16,4,23
	.byte	'CMD',0,4
	.word	12925
	.byte	4,28,2,35,0,23
	.byte	'ARG',0,4
	.word	12925
	.byte	4,24,2,35,0,23
	.byte	'RES',0,4
	.word	12925
	.byte	1,23,2,35,0,23
	.byte	'ASCE',0,4
	.word	12925
	.byte	1,22,2,35,0,23
	.byte	'FSP',0,4
	.word	12925
	.byte	2,20,2,35,0,23
	.byte	'FSTS',0,4
	.word	12925
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	12925
	.byte	3,16,2,35,0,23
	.byte	'RTS0',0,4
	.word	12925
	.byte	1,15,2,35,0,23
	.byte	'RTME0',0,4
	.word	12925
	.byte	1,14,2,35,0,23
	.byte	'RTS1',0,4
	.word	12925
	.byte	1,13,2,35,0,23
	.byte	'RTME1',0,4
	.word	12925
	.byte	1,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	12925
	.byte	12,0,2,35,0,0,26
	.byte	'Ifx_SMU_STS_Bits',0,6,220,4,3
	.word	22200
	.byte	24,6,228,4,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	14064
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_ACCEN0',0,6,233,4,3
	.word	22455
	.byte	24,6,236,4,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	14621
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_ACCEN1',0,6,241,4,3
	.word	22519
	.byte	24,6,244,4,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	14698
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AD',0,6,249,4,3
	.word	22583
	.byte	24,6,252,4,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	15248
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AEX',0,6,129,5,3
	.word	22643
	.byte	24,6,132,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	15805
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AEXCLR',0,6,137,5,3
	.word	22704
	.byte	24,6,140,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	16401
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AFCNT',0,6,145,5,3
	.word	22768
	.byte	24,6,148,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	16541
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AG',0,6,153,5,3
	.word	22831
	.byte	26
	.byte	'Ifx_SMU_AGC',0,6,161,5,3
	.word	13637
	.byte	24,6,164,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	17118
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AGCF',0,6,169,5,3
	.word	22912
	.byte	24,6,172,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	17673
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AGFSP',0,6,177,5,3
	.word	22974
	.byte	24,6,180,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18230
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_CLC',0,6,185,5,3
	.word	23037
	.byte	26
	.byte	'Ifx_SMU_CMD',0,6,193,5,3
	.word	13018
	.byte	24,6,196,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18399
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_DBG',0,6,201,5,3
	.word	23119
	.byte	24,6,204,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18487
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_FSP',0,6,209,5,3
	.word	23180
	.byte	24,6,212,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18642
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_ID',0,6,217,5,3
	.word	23241
	.byte	24,6,220,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18752
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_KEYS',0,6,225,5,3
	.word	23301
	.byte	24,6,228,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18864
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_OCS',0,6,233,5,3
	.word	23363
	.byte	24,6,236,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	19056
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_PCTL',0,6,241,5,3
	.word	23424
	.byte	24,6,244,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	19287
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RMCTL',0,6,249,5,3
	.word	23486
	.byte	24,6,252,5,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	19991
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RMEF',0,6,129,6,3
	.word	23549
	.byte	24,6,132,6,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	20693
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RMSTS',0,6,137,6,3
	.word	23611
	.byte	24,6,140,6,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	21408
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC00',0,6,145,6,3
	.word	23674
	.byte	24,6,148,6,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	21576
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC01',0,6,153,6,3
	.word	23738
	.byte	24,6,156,6,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	21744
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC10',0,6,161,6,3
	.word	23802
	.byte	24,6,164,6,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	21912
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC11',0,6,169,6,3
	.word	23866
	.byte	24,6,172,6,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22080
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTC',0,6,177,6,3
	.word	23930
	.byte	24,6,180,6,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22200
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_STS',0,6,185,6,3
	.word	23991
	.byte	28,4
	.word	759
	.byte	29,3,0,28,20
	.word	759
	.byte	29,19,0,28,28
	.word	759
	.byte	29,27,0,28,136,1
	.word	759
	.byte	29,135,1,0,28,12
	.word	22912
	.byte	29,2,0,28,144,1
	.word	24090
	.byte	29,11,0,28,48
	.word	22974
	.byte	29,11,0,28,48
	.word	22831
	.byte	29,11,0,28,16
	.word	759
	.byte	29,15,0,28,48
	.word	22583
	.byte	29,11,0,28,208,1
	.word	759
	.byte	29,207,1,0,28,220,9
	.word	759
	.byte	29,219,9,0,28,12
	.word	759
	.byte	29,11,0,22
	.byte	'_Ifx_SMU',0,6,197,6,25,128,16,25
	.byte	'CLC',0
	.word	23037
	.byte	4,2,35,0,25
	.byte	'reserved_4',0
	.word	24052
	.byte	4,2,35,4,25
	.byte	'ID',0
	.word	23241
	.byte	4,2,35,8,25
	.byte	'reserved_C',0
	.word	24061
	.byte	20,2,35,12,25
	.byte	'CMD',0
	.word	13018
	.byte	4,2,35,32,25
	.byte	'STS',0
	.word	23991
	.byte	4,2,35,36,25
	.byte	'FSP',0
	.word	23180
	.byte	4,2,35,40,25
	.byte	'AGC',0
	.word	13637
	.byte	4,2,35,44,25
	.byte	'RTC',0
	.word	23930
	.byte	4,2,35,48,25
	.byte	'KEYS',0
	.word	23301
	.byte	4,2,35,52,25
	.byte	'DBG',0
	.word	23119
	.byte	4,2,35,56,25
	.byte	'PCTL',0
	.word	23424
	.byte	4,2,35,60,25
	.byte	'AFCNT',0
	.word	22768
	.byte	4,2,35,64,25
	.byte	'reserved_44',0
	.word	24070
	.byte	28,2,35,68,25
	.byte	'RTAC00',0
	.word	23674
	.byte	4,2,35,96,25
	.byte	'RTAC01',0
	.word	23738
	.byte	4,2,35,100,25
	.byte	'RTAC10',0
	.word	23802
	.byte	4,2,35,104,25
	.byte	'RTAC11',0
	.word	23866
	.byte	4,2,35,108,25
	.byte	'AEX',0
	.word	22643
	.byte	4,2,35,112,25
	.byte	'AEXCLR',0
	.word	22704
	.byte	4,2,35,116,25
	.byte	'reserved_78',0
	.word	24079
	.byte	136,1,2,35,120,25
	.byte	'AGCF',0
	.word	24099
	.byte	144,1,3,35,128,2,25
	.byte	'AGFSP',0
	.word	24109
	.byte	48,3,35,144,3,25
	.byte	'AG',0
	.word	24118
	.byte	48,3,35,192,3,25
	.byte	'reserved_1F0',0
	.word	24127
	.byte	16,3,35,240,3,25
	.byte	'AD',0
	.word	24136
	.byte	48,3,35,128,4,25
	.byte	'reserved_230',0
	.word	24145
	.byte	208,1,3,35,176,4,25
	.byte	'RMCTL',0
	.word	23486
	.byte	4,3,35,128,6,25
	.byte	'RMEF',0
	.word	23549
	.byte	4,3,35,132,6,25
	.byte	'RMSTS',0
	.word	23611
	.byte	4,3,35,136,6,25
	.byte	'reserved_30C',0
	.word	24156
	.byte	220,9,3,35,140,6,25
	.byte	'OCS',0
	.word	23363
	.byte	4,3,35,232,15,25
	.byte	'reserved_7EC',0
	.word	24167
	.byte	12,3,35,236,15,25
	.byte	'ACCEN1',0
	.word	22519
	.byte	4,3,35,248,15,25
	.byte	'ACCEN0',0
	.word	22455
	.byte	4,3,35,252,15,0,13
	.word	24176
	.byte	26
	.byte	'Ifx_SMU',0,6,234,6,3
	.word	24762
	.byte	20,11,162,11,9,1,21
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,21
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,21
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,26
	.byte	'IfxScu_WDTCON1_IR',0,11,167,11,3
	.word	24784
	.byte	22
	.byte	'_Ifx_SCU_ACCEN00_Bits',0,12,68,16,4,23
	.byte	'EN0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	759
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_ACCEN00_Bits',0,12,102,3
	.word	24906
	.byte	22
	.byte	'_Ifx_SCU_ACCEN01_Bits',0,12,105,16,4,23
	.byte	'reserved_0',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN01_Bits',0,12,108,3
	.word	25465
	.byte	22
	.byte	'_Ifx_SCU_ACCEN10_Bits',0,12,111,16,4,23
	.byte	'EN0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	759
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_ACCEN10_Bits',0,12,145,1,3
	.word	25544
	.byte	22
	.byte	'_Ifx_SCU_ACCEN11_Bits',0,12,148,1,16,4,23
	.byte	'reserved_0',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN11_Bits',0,12,151,1,3
	.word	26104
	.byte	22
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,12,154,1,16,4,23
	.byte	'STM0DIS',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'STM1DIS',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'STM2DIS',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'STM3DIS',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'STM4DIS',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'STM5DIS',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	759
	.byte	2,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	445
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,12,164,1,3
	.word	26185
	.byte	22
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,12,167,1,16,4,23
	.byte	'STMDIV',0,1
	.word	759
	.byte	4,4,2,35,0,23
	.byte	'GTMDIV',0,1
	.word	759
	.byte	4,0,2,35,0,23
	.byte	'SRIDIV',0,1
	.word	759
	.byte	4,4,2,35,1,23
	.byte	'LPDIV',0,1
	.word	759
	.byte	3,1,2,35,1,23
	.byte	'reserved_15',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'SPBDIV',0,1
	.word	759
	.byte	4,4,2,35,2,23
	.byte	'BBBDIV',0,1
	.word	759
	.byte	4,0,2,35,2,23
	.byte	'FSIDIV',0,1
	.word	759
	.byte	2,6,2,35,3,23
	.byte	'FSI2DIV',0,1
	.word	759
	.byte	2,4,2,35,3,23
	.byte	'CLKSEL',0,1
	.word	759
	.byte	2,2,2,35,3,23
	.byte	'UP',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON0_Bits',0,12,181,1,3
	.word	26402
	.byte	22
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,12,184,1,16,4,23
	.byte	'MCANDIV',0,1
	.word	759
	.byte	4,4,2,35,0,23
	.byte	'CLKSELMCAN',0,1
	.word	759
	.byte	2,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'PLL1DIVDIS',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'I2CDIV',0,1
	.word	759
	.byte	4,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	759
	.byte	4,0,2,35,1,23
	.byte	'MSCDIV',0,1
	.word	759
	.byte	4,4,2,35,2,23
	.byte	'CLKSELMSC',0,1
	.word	759
	.byte	2,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	759
	.byte	2,0,2,35,2,23
	.byte	'QSPIDIV',0,1
	.word	759
	.byte	4,4,2,35,3,23
	.byte	'CLKSELQSPI',0,1
	.word	759
	.byte	2,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON1_Bits',0,12,199,1,3
	.word	26675
	.byte	22
	.byte	'_Ifx_SCU_CCUCON10_Bits',0,12,202,1,16,4,23
	.byte	'CPU4DIV',0,1
	.word	759
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON10_Bits',0,12,206,1,3
	.word	27001
	.byte	22
	.byte	'_Ifx_SCU_CCUCON11_Bits',0,12,209,1,16,4,23
	.byte	'CPU5DIV',0,1
	.word	759
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON11_Bits',0,12,213,1,3
	.word	27103
	.byte	22
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,12,216,1,16,4,23
	.byte	'ASCLINFDIV',0,1
	.word	759
	.byte	4,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	4,0,2,35,0,23
	.byte	'ASCLINSDIV',0,1
	.word	759
	.byte	4,4,2,35,1,23
	.byte	'CLKSELASCLINS',0,1
	.word	759
	.byte	2,2,2,35,1,23
	.byte	'reserved_14',0,4
	.word	445
	.byte	10,8,2,35,0,23
	.byte	'EBUPERON',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'ERAYPERON',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'HSPDMPERON',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	759
	.byte	4,1,2,35,3,23
	.byte	'LCK',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON2_Bits',0,12,228,1,3
	.word	27205
	.byte	22
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,12,231,1,16,4,23
	.byte	'PLL0MONEN',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'PLL1MONEN',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'PLL2MONEN',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'SPBMONEN',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'BACKMONEN',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'reserved_5',0,1
	.word	759
	.byte	3,0,2,35,0,23
	.byte	'PLL0MONTST',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'PLL1MONTST',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'PLL2MONTST',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'SPBMONTST',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'BACKMONTST',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,4
	.word	445
	.byte	11,8,2,35,0,23
	.byte	'reserved_24',0,1
	.word	759
	.byte	6,2,2,35,3,23
	.byte	'UP',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON3_Bits',0,12,248,1,3
	.word	27479
	.byte	22
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,12,251,1,16,4,23
	.byte	'LOTHR',0,2
	.word	576
	.byte	12,4,2,35,0,23
	.byte	'UPTHR',0,4
	.word	445
	.byte	12,8,2,35,0,23
	.byte	'MONEN',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'MONTST',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'reserved_26',0,1
	.word	759
	.byte	4,2,2,35,3,23
	.byte	'UP',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON4_Bits',0,12,132,2,3
	.word	27848
	.byte	22
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,12,135,2,16,4,23
	.byte	'GETHDIV',0,1
	.word	759
	.byte	4,4,2,35,0,23
	.byte	'MCANHDIV',0,1
	.word	759
	.byte	4,0,2,35,0,23
	.byte	'ADASDIV',0,1
	.word	759
	.byte	4,4,2,35,1,23
	.byte	'reserved_12',0,4
	.word	445
	.byte	18,2,2,35,0,23
	.byte	'UP',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON5_Bits',0,12,143,2,3
	.word	28028
	.byte	22
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,12,146,2,16,4,23
	.byte	'CPU0DIV',0,1
	.word	759
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON6_Bits',0,12,150,2,3
	.word	28197
	.byte	22
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,12,153,2,16,4,23
	.byte	'CPU1DIV',0,1
	.word	759
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON7_Bits',0,12,157,2,3
	.word	28297
	.byte	22
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,12,160,2,16,4,23
	.byte	'CPU2DIV',0,1
	.word	759
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON8_Bits',0,12,164,2,3
	.word	28397
	.byte	22
	.byte	'_Ifx_SCU_CCUCON9_Bits',0,12,167,2,16,4,23
	.byte	'CPU3DIV',0,1
	.word	759
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON9_Bits',0,12,171,2,3
	.word	28497
	.byte	22
	.byte	'_Ifx_SCU_CHIPID_Bits',0,12,174,2,16,4,23
	.byte	'CHREV',0,1
	.word	759
	.byte	6,2,2,35,0,23
	.byte	'CHTEC',0,1
	.word	759
	.byte	2,0,2,35,0,23
	.byte	'CHPK',0,1
	.word	759
	.byte	4,4,2,35,1,23
	.byte	'CHID',0,1
	.word	759
	.byte	4,0,2,35,1,23
	.byte	'EEA',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'UCODE',0,1
	.word	759
	.byte	7,0,2,35,2,23
	.byte	'FSIZE',0,1
	.word	759
	.byte	4,4,2,35,3,23
	.byte	'VART',0,1
	.word	759
	.byte	3,1,2,35,3,23
	.byte	'SEC',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CHIPID_Bits',0,12,185,2,3
	.word	28597
	.byte	22
	.byte	'_Ifx_SCU_DTSCLIM_Bits',0,12,188,2,16,4,23
	.byte	'LOWER',0,2
	.word	576
	.byte	12,4,2,35,0,23
	.byte	'reserved_12',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'BGPOK',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'EN',0,1
	.word	759
	.byte	1,1,2,35,1,23
	.byte	'LLU',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'UPPER',0,2
	.word	576
	.byte	12,4,2,35,2,23
	.byte	'INTEN',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'reserved_29',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'INT',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'UOF',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_DTSCLIM_Bits',0,12,200,2,3
	.word	28800
	.byte	22
	.byte	'_Ifx_SCU_DTSCSTAT_Bits',0,12,203,2,16,4,23
	.byte	'RESULT',0,2
	.word	576
	.byte	12,4,2,35,0,23
	.byte	'reserved_12',0,4
	.word	445
	.byte	20,0,2,35,0,0,26
	.byte	'Ifx_SCU_DTSCSTAT_Bits',0,12,207,2,3
	.word	29032
	.byte	22
	.byte	'_Ifx_SCU_EICON0_Bits',0,12,210,2,16,4,23
	.byte	'reserved_0',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'ENDINIT',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'EPW',0,4
	.word	12925
	.byte	14,16,2,35,0,23
	.byte	'REL',0,4
	.word	12925
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SCU_EICON0_Bits',0,12,216,2,3
	.word	29134
	.byte	22
	.byte	'_Ifx_SCU_EICON1_Bits',0,12,219,2,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IR0',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DR',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IR1',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_EICON1_Bits',0,12,228,2,3
	.word	29262
	.byte	22
	.byte	'_Ifx_SCU_EICR_Bits',0,12,231,2,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	4,4,2,35,0,23
	.byte	'EXIS0',0,1
	.word	759
	.byte	3,1,2,35,0,23
	.byte	'reserved_7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'FEN0',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'REN0',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'LDEN0',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'EIEN0',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'INP0',0,1
	.word	759
	.byte	3,1,2,35,1,23
	.byte	'reserved_15',0,4
	.word	445
	.byte	5,12,2,35,0,23
	.byte	'EXIS1',0,1
	.word	759
	.byte	3,1,2,35,2,23
	.byte	'reserved_23',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'FEN1',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'REN1',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'LDEN1',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'EIEN1',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'INP1',0,1
	.word	759
	.byte	3,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_EICR_Bits',0,12,250,2,3
	.word	29451
	.byte	22
	.byte	'_Ifx_SCU_EIFILT_Bits',0,12,253,2,16,4,23
	.byte	'FILRQ0A',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'FILRQ5A',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'FILRQ2A',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'FILRQ3A',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'FILRQ0C',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'FILRQ1C',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'FILRQ3C',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'FILRQ2C',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'FILRQ4A',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'FILRQ6A',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'FILRQ1A',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'FILRQ7A',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'FILRQ6D',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'FILRQ4D',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'FILRQ2B',0,1
	.word	759
	.byte	1,1,2,35,1,23
	.byte	'FILRQ3B',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'FILRQ7C',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,1
	.word	759
	.byte	7,0,2,35,2,23
	.byte	'FILTDIV',0,1
	.word	759
	.byte	4,4,2,35,3,23
	.byte	'DEPTH',0,1
	.word	759
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_EIFILT_Bits',0,12,147,3,3
	.word	29815
	.byte	22
	.byte	'_Ifx_SCU_EIFR_Bits',0,12,150,3,16,4,23
	.byte	'INTF0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'INTF1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'INTF2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'INTF3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'INTF4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'INTF5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'INTF6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'INTF7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	445
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_EIFR_Bits',0,12,161,3,3
	.word	30254
	.byte	22
	.byte	'_Ifx_SCU_EISR_Bits',0,12,164,3,16,4,23
	.byte	'AE',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'OE',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IS0',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DS',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'TO',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IS1',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	576
	.byte	10,0,2,35,0,23
	.byte	'TIM',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_EISR_Bits',0,12,174,3,3
	.word	30465
	.byte	22
	.byte	'_Ifx_SCU_EMSR_Bits',0,12,177,3,16,4,23
	.byte	'POL',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'MODE',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'ENON',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'PSEL',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,2
	.word	576
	.byte	12,0,2,35,0,23
	.byte	'EMSF',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'SEMSF',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'reserved_18',0,2
	.word	576
	.byte	14,0,2,35,2,0,26
	.byte	'Ifx_SCU_EMSR_Bits',0,12,187,3,3
	.word	30641
	.byte	22
	.byte	'_Ifx_SCU_EMSSW_Bits',0,12,190,3,16,4,23
	.byte	'reserved_0',0,4
	.word	445
	.byte	24,8,2,35,0,23
	.byte	'EMSFM',0,1
	.word	759
	.byte	2,6,2,35,3,23
	.byte	'SEMSFM',0,1
	.word	759
	.byte	2,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	759
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_EMSSW_Bits',0,12,196,3,3
	.word	30835
	.byte	22
	.byte	'_Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,12,199,3,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	7,1,2,35,0,23
	.byte	'EDCON',0,2
	.word	576
	.byte	2,7,2,35,0,23
	.byte	'reserved_9',0,4
	.word	445
	.byte	23,0,2,35,0,0,26
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,12,204,3,3
	.word	30970
	.byte	22
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,12,207,3,16,4,23
	.byte	'ARI',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'ARC',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	445
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SCU_ESROCFG_Bits',0,12,212,3,3
	.word	31106
	.byte	22
	.byte	'_Ifx_SCU_EXTCON_Bits',0,12,215,3,16,4,23
	.byte	'EN0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'SEL0',0,1
	.word	759
	.byte	4,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	576
	.byte	10,0,2,35,0,23
	.byte	'EN1',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'NSEL',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'SEL1',0,1
	.word	759
	.byte	4,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	759
	.byte	2,0,2,35,2,23
	.byte	'DIV1',0,1
	.word	759
	.byte	8,0,2,35,3,0,26
	.byte	'Ifx_SCU_EXTCON_Bits',0,12,226,3,3
	.word	31217
	.byte	22
	.byte	'_Ifx_SCU_FDR_Bits',0,12,229,3,16,4,23
	.byte	'STEP',0,2
	.word	576
	.byte	10,6,2,35,0,23
	.byte	'reserved_10',0,1
	.word	759
	.byte	4,2,2,35,1,23
	.byte	'DM',0,1
	.word	759
	.byte	2,0,2,35,1,23
	.byte	'RESULT',0,2
	.word	576
	.byte	10,6,2,35,2,23
	.byte	'reserved_26',0,1
	.word	759
	.byte	5,1,2,35,3,23
	.byte	'DISCLK',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_FDR_Bits',0,12,237,3,3
	.word	31435
	.byte	22
	.byte	'_Ifx_SCU_FMR_Bits',0,12,240,3,16,4,23
	.byte	'FS0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'FS1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'FS2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'FS3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'FS4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'FS5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'FS6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'FS7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	759
	.byte	8,0,2,35,1,23
	.byte	'FC0',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'FC1',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'FC2',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'FC3',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'FC4',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'FC5',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'FC6',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'FC7',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	759
	.byte	8,0,2,35,3,0,26
	.byte	'Ifx_SCU_FMR_Bits',0,12,132,4,3
	.word	31598
	.byte	22
	.byte	'_Ifx_SCU_ID_Bits',0,12,135,4,16,4,23
	.byte	'MODREV',0,1
	.word	759
	.byte	8,0,2,35,0,23
	.byte	'MODTYPE',0,1
	.word	759
	.byte	8,0,2,35,1,23
	.byte	'MODNUMBER',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_ID_Bits',0,12,140,4,3
	.word	31934
	.byte	22
	.byte	'_Ifx_SCU_IGCR_Bits',0,12,143,4,16,4,23
	.byte	'IPEN00',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'IPEN01',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IPEN02',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'IPEN03',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'IPEN04',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IPEN05',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'IPEN06',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'IPEN07',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	759
	.byte	5,3,2,35,1,23
	.byte	'GEEN0',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'IGP0',0,1
	.word	759
	.byte	2,0,2,35,1,23
	.byte	'IPEN10',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'IPEN11',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'IPEN12',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'IPEN13',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'IPEN14',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'IPEN15',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'IPEN16',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'IPEN17',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	759
	.byte	5,3,2,35,3,23
	.byte	'GEEN1',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'IGP1',0,1
	.word	759
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_SCU_IGCR_Bits',0,12,167,4,3
	.word	32041
	.byte	22
	.byte	'_Ifx_SCU_IN_Bits',0,12,170,4,16,4,23
	.byte	'P0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'P1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	445
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SCU_IN_Bits',0,12,175,4,3
	.word	32493
	.byte	22
	.byte	'_Ifx_SCU_IOCR_Bits',0,12,178,4,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	4,4,2,35,0,23
	.byte	'PC0',0,1
	.word	759
	.byte	4,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	759
	.byte	4,4,2,35,1,23
	.byte	'PC1',0,1
	.word	759
	.byte	4,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_IOCR_Bits',0,12,185,4,3
	.word	32592
	.byte	22
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,12,188,4,16,4,23
	.byte	'LBISTREQ',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'LBISTRES',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'PATTERNS',0,4
	.word	445
	.byte	18,12,2,35,0,23
	.byte	'reserved_20',0,2
	.word	576
	.byte	8,4,2,35,2,23
	.byte	'LBISTDONE',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'reserved_29',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'LBISTERRINJ',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'LBISTREQRED',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,12,198,4,3
	.word	32742
	.byte	22
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,12,201,4,16,4,23
	.byte	'SEED',0,4
	.word	445
	.byte	19,13,2,35,0,23
	.byte	'reserved_19',0,1
	.word	759
	.byte	5,0,2,35,2,23
	.byte	'SPLITSH',0,1
	.word	759
	.byte	3,5,2,35,3,23
	.byte	'BODY',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'LBISTFREQU',0,1
	.word	759
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,12,208,4,3
	.word	32980
	.byte	22
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,12,211,4,16,4,23
	.byte	'LENGTH',0,2
	.word	576
	.byte	12,4,2,35,0,23
	.byte	'reserved_12',0,4
	.word	445
	.byte	20,0,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,12,215,4,3
	.word	33141
	.byte	22
	.byte	'_Ifx_SCU_LBISTCTRL3_Bits',0,12,218,4,16,4,23
	.byte	'SIGNATURE',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL3_Bits',0,12,221,4,3
	.word	33247
	.byte	22
	.byte	'_Ifx_SCU_LCLCON0_Bits',0,12,224,4,16,4,23
	.byte	'LS2',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,2
	.word	576
	.byte	14,1,2,35,0,23
	.byte	'LSEN2',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'LS0',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	576
	.byte	14,1,2,35,2,23
	.byte	'LSEN0',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_LCLCON0_Bits',0,12,232,4,3
	.word	33333
	.byte	22
	.byte	'_Ifx_SCU_LCLCON1_Bits',0,12,235,4,16,4,23
	.byte	'LS3',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,2
	.word	576
	.byte	14,1,2,35,0,23
	.byte	'LSEN3',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'LS1',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	576
	.byte	14,1,2,35,2,23
	.byte	'LSEN1',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_LCLCON1_Bits',0,12,243,4,3
	.word	33501
	.byte	22
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,12,246,4,16,4,23
	.byte	'LCLT0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'LCLT1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'LCLT2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'LCLT3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'LCLT4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'LCLT5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	576
	.byte	10,0,2,35,0,23
	.byte	'PLCLT0',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'PLCLT1',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'PLCLT2',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'PLCLT3',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'PLCLT4',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'PLCLT5',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'reserved_22',0,2
	.word	576
	.byte	10,0,2,35,2,0,26
	.byte	'Ifx_SCU_LCLTEST_Bits',0,12,134,5,3
	.word	33669
	.byte	22
	.byte	'_Ifx_SCU_MANID_Bits',0,12,137,5,16,4,23
	.byte	'DEPT',0,1
	.word	759
	.byte	5,3,2,35,0,23
	.byte	'MANUF',0,2
	.word	576
	.byte	11,0,2,35,0,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_MANID_Bits',0,12,142,5,3
	.word	33983
	.byte	22
	.byte	'_Ifx_SCU_OMR_Bits',0,12,145,5,16,4,23
	.byte	'PS0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'PS1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,2
	.word	576
	.byte	14,0,2,35,0,23
	.byte	'PCL0',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'PCL1',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'reserved_18',0,2
	.word	576
	.byte	14,0,2,35,2,0,26
	.byte	'Ifx_SCU_OMR_Bits',0,12,153,5,3
	.word	34094
	.byte	22
	.byte	'_Ifx_SCU_OSCCON_Bits',0,12,156,5,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'PLLLV',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'OSCRES',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'GAINSEL',0,1
	.word	759
	.byte	2,3,2,35,0,23
	.byte	'MODE',0,1
	.word	759
	.byte	2,1,2,35,0,23
	.byte	'SHBY',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'PLLHV',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'HYSEN',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'HYSCTL',0,1
	.word	759
	.byte	2,4,2,35,1,23
	.byte	'AMPCTL',0,1
	.word	759
	.byte	2,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	759
	.byte	2,0,2,35,1,23
	.byte	'OSCVAL',0,1
	.word	759
	.byte	5,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	759
	.byte	2,1,2,35,2,23
	.byte	'APREN',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'CAP0EN',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'CAP1EN',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'CAP2EN',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'CAP3EN',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	759
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_OSCCON_Bits',0,12,177,5,3
	.word	34252
	.byte	22
	.byte	'_Ifx_SCU_OUT_Bits',0,12,180,5,16,4,23
	.byte	'P0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'P1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	445
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SCU_OUT_Bits',0,12,185,5,3
	.word	34663
	.byte	22
	.byte	'_Ifx_SCU_OVCCON_Bits',0,12,188,5,16,4,23
	.byte	'CSEL0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'CSEL1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'CSEL2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'CSEL3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'CSEL4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'CSEL5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	576
	.byte	10,0,2,35,0,23
	.byte	'OVSTRT',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'OVSTP',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'DCINVAL',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'reserved_19',0,1
	.word	759
	.byte	5,0,2,35,2,23
	.byte	'OVCONF',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'POVCONF',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'reserved_26',0,1
	.word	759
	.byte	6,0,2,35,3,0,26
	.byte	'Ifx_SCU_OVCCON_Bits',0,12,204,5,3
	.word	34764
	.byte	22
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,12,207,5,16,4,23
	.byte	'OVEN0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'OVEN1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'OVEN2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'OVEN3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'OVEN4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'OVEN5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,12,216,5,3
	.word	35082
	.byte	22
	.byte	'_Ifx_SCU_PDISC_Bits',0,12,219,5,16,4,23
	.byte	'PDIS0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'PDIS1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	445
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SCU_PDISC_Bits',0,12,224,5,3
	.word	35269
	.byte	22
	.byte	'_Ifx_SCU_PDR_Bits',0,12,227,5,16,4,23
	.byte	'PD0',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'PL0',0,1
	.word	759
	.byte	2,4,2,35,0,23
	.byte	'PD1',0,1
	.word	759
	.byte	2,2,2,35,0,23
	.byte	'PL1',0,1
	.word	759
	.byte	2,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	445
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_PDR_Bits',0,12,234,5,3
	.word	35380
	.byte	22
	.byte	'_Ifx_SCU_PDRR_Bits',0,12,237,5,16,4,23
	.byte	'PDR0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'PDR1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'PDR2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'PDR3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'PDR4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'PDR5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'PDR6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'PDR7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	445
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_PDRR_Bits',0,12,248,5,3
	.word	35513
	.byte	22
	.byte	'_Ifx_SCU_PERPLLCON0_Bits',0,12,251,5,16,4,23
	.byte	'DIVBY',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,2
	.word	576
	.byte	8,7,2,35,0,23
	.byte	'NDIV',0,1
	.word	759
	.byte	7,0,2,35,1,23
	.byte	'PLLPWD',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'RESLD',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'reserved_19',0,1
	.word	759
	.byte	5,0,2,35,2,23
	.byte	'PDIV',0,1
	.word	759
	.byte	3,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	759
	.byte	5,0,2,35,3,0,26
	.byte	'Ifx_SCU_PERPLLCON0_Bits',0,12,134,6,3
	.word	35716
	.byte	22
	.byte	'_Ifx_SCU_PERPLLCON1_Bits',0,12,137,6,16,4,23
	.byte	'K2DIV',0,1
	.word	759
	.byte	3,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	759
	.byte	5,0,2,35,0,23
	.byte	'K3DIV',0,1
	.word	759
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	445
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLCON1_Bits',0,12,143,6,3
	.word	35956
	.byte	22
	.byte	'_Ifx_SCU_PERPLLSTAT_Bits',0,12,146,6,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'PWDSTAT',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'LOCK',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'K3RDY',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'K2RDY',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'reserved_7',0,4
	.word	445
	.byte	25,0,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLSTAT_Bits',0,12,156,6,3
	.word	36100
	.byte	22
	.byte	'_Ifx_SCU_PMCSR0_Bits',0,12,159,6,16,4,23
	.byte	'REQSLP',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	759
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	445
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR0_Bits',0,12,165,6,3
	.word	36322
	.byte	22
	.byte	'_Ifx_SCU_PMCSR1_Bits',0,12,168,6,16,4,23
	.byte	'REQSLP',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	759
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	445
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR1_Bits',0,12,174,6,3
	.word	36458
	.byte	22
	.byte	'_Ifx_SCU_PMCSR2_Bits',0,12,177,6,16,4,23
	.byte	'REQSLP',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	759
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	445
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR2_Bits',0,12,183,6,3
	.word	36594
	.byte	22
	.byte	'_Ifx_SCU_PMCSR3_Bits',0,12,186,6,16,4,23
	.byte	'REQSLP',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	759
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	445
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR3_Bits',0,12,192,6,3
	.word	36730
	.byte	22
	.byte	'_Ifx_SCU_PMCSR4_Bits',0,12,195,6,16,4,23
	.byte	'REQSLP',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	759
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	445
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR4_Bits',0,12,201,6,3
	.word	36866
	.byte	22
	.byte	'_Ifx_SCU_PMCSR5_Bits',0,12,204,6,16,4,23
	.byte	'REQSLP',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	759
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	445
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR5_Bits',0,12,210,6,3
	.word	37002
	.byte	22
	.byte	'_Ifx_SCU_PMSTAT0_Bits',0,12,213,6,16,4,23
	.byte	'CPU0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'CPU1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'CPU2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'CPU3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'CPU4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'CPU5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	576
	.byte	10,0,2,35,0,23
	.byte	'CPU0LS',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'CPU1LS',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'CPU2LS',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'CPU3LS',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'reserved_20',0,2
	.word	576
	.byte	12,0,2,35,2,0,26
	.byte	'Ifx_SCU_PMSTAT0_Bits',0,12,227,6,3
	.word	37138
	.byte	22
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,12,230,6,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	8,0,2,35,0,23
	.byte	'CPUIDLSEL',0,1
	.word	759
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'IRADIS',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,4
	.word	445
	.byte	11,8,2,35,0,23
	.byte	'CPUSEL',0,1
	.word	759
	.byte	3,5,2,35,3,23
	.byte	'STBYEVEN',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'STBYEV',0,1
	.word	759
	.byte	3,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,12,241,6,3
	.word	37410
	.byte	22
	.byte	'_Ifx_SCU_PMTRCSR0_Bits',0,12,244,6,16,4,23
	.byte	'LJTEN',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'LJTOVEN',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'LJTOVIEN',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'LJTSTRT',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'LJTSTP',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'LJTCLR',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	576
	.byte	6,4,2,35,0,23
	.byte	'SDSTEP',0,1
	.word	759
	.byte	4,0,2,35,1,23
	.byte	'VDTEN',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'VDTOVEN',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'VDTOVIEN',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'VDTSTRT',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'VDTSTP',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'VDTCLR',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'reserved_22',0,2
	.word	576
	.byte	7,3,2,35,2,23
	.byte	'LPSLPEN',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	759
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_SCU_PMTRCSR0_Bits',0,12,135,7,3
	.word	37655
	.byte	22
	.byte	'_Ifx_SCU_PMTRCSR1_Bits',0,12,138,7,16,4,23
	.byte	'LJTCV',0,2
	.word	576
	.byte	16,0,2,35,0,23
	.byte	'VDTCV',0,2
	.word	576
	.byte	10,6,2,35,2,23
	.byte	'reserved_26',0,1
	.word	759
	.byte	6,0,2,35,3,0,26
	.byte	'Ifx_SCU_PMTRCSR1_Bits',0,12,143,7,3
	.word	38043
	.byte	22
	.byte	'_Ifx_SCU_PMTRCSR2_Bits',0,12,146,7,16,4,23
	.byte	'LDJMPREQ',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	2,4,2,35,0,23
	.byte	'LJTRUN',0,1
	.word	759
	.byte	2,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	759
	.byte	2,0,2,35,0,23
	.byte	'LJTOV',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'reserved_9',0,1
	.word	759
	.byte	3,4,2,35,1,23
	.byte	'LJTOVCLR',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,1
	.word	759
	.byte	3,0,2,35,1,23
	.byte	'LJTCNT',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_PMTRCSR2_Bits',0,12,157,7,3
	.word	38161
	.byte	22
	.byte	'_Ifx_SCU_PMTRCSR3_Bits',0,12,160,7,16,4,23
	.byte	'VDROOPREQ',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	2,4,2,35,0,23
	.byte	'VDTRUN',0,1
	.word	759
	.byte	2,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	759
	.byte	2,0,2,35,0,23
	.byte	'VDTOV',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'reserved_9',0,1
	.word	759
	.byte	3,4,2,35,1,23
	.byte	'VDTOVCLR',0,1
	.word	759
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,1
	.word	759
	.byte	3,0,2,35,1,23
	.byte	'VDTCNT',0,2
	.word	576
	.byte	10,6,2,35,2,23
	.byte	'reserved_26',0,1
	.word	759
	.byte	6,0,2,35,3,0,26
	.byte	'Ifx_SCU_PMTRCSR3_Bits',0,12,172,7,3
	.word	38404
	.byte	22
	.byte	'_Ifx_SCU_RSTCON_Bits',0,12,175,7,16,4,23
	.byte	'ESR0',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'ESR1',0,1
	.word	759
	.byte	2,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	2,2,2,35,0,23
	.byte	'SMU',0,1
	.word	759
	.byte	2,0,2,35,0,23
	.byte	'SW',0,1
	.word	759
	.byte	2,6,2,35,1,23
	.byte	'STM0',0,1
	.word	759
	.byte	2,4,2,35,1,23
	.byte	'STM1',0,1
	.word	759
	.byte	2,2,2,35,1,23
	.byte	'STM2',0,1
	.word	759
	.byte	2,0,2,35,1,23
	.byte	'STM3',0,1
	.word	759
	.byte	2,6,2,35,2,23
	.byte	'STM4',0,1
	.word	759
	.byte	2,4,2,35,2,23
	.byte	'STM5',0,1
	.word	759
	.byte	2,2,2,35,2,23
	.byte	'reserved_22',0,2
	.word	576
	.byte	10,0,2,35,2,0,26
	.byte	'Ifx_SCU_RSTCON_Bits',0,12,189,7,3
	.word	38671
	.byte	22
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,12,192,7,16,4,23
	.byte	'FRTO',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'CLRC',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'reserved_5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'CSSX',0,2
	.word	576
	.byte	6,3,2,35,0,23
	.byte	'reserved_13',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	759
	.byte	1,1,2,35,1,23
	.byte	'reserved_15',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'USRINFO',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_RSTCON2_Bits',0,12,206,7,3
	.word	38930
	.byte	22
	.byte	'_Ifx_SCU_RSTCON3_Bits',0,12,209,7,16,4,23
	.byte	'reserved_0',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_RSTCON3_Bits',0,12,212,7,3
	.word	39235
	.byte	22
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,12,215,7,16,4,23
	.byte	'ESR0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'ESR1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'SMU',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'SW',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'STM0',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'STM1',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'STM2',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'STM3',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'STM4',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'STM5',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'reserved_11',0,1
	.word	759
	.byte	5,0,2,35,1,23
	.byte	'PORST',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'CB0',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'CB1',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'CB3',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'EVRC',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'EVR33',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'SWD',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'HSMS',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'HSMA',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'STBYR',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'LBPORST',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'LBTERM',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,12,245,7,3
	.word	39316
	.byte	22
	.byte	'_Ifx_SCU_SEICON0_Bits',0,12,248,7,16,4,23
	.byte	'reserved_0',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'ENDINIT',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'EPW',0,4
	.word	12925
	.byte	14,16,2,35,0,23
	.byte	'REL',0,4
	.word	12925
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SCU_SEICON0_Bits',0,12,254,7,3
	.word	39865
	.byte	22
	.byte	'_Ifx_SCU_SEICON1_Bits',0,12,129,8,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IR0',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DR',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IR1',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	445
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_SEICON1_Bits',0,12,138,8,3
	.word	39995
	.byte	22
	.byte	'_Ifx_SCU_SEISR_Bits',0,12,141,8,16,4,23
	.byte	'AE',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'OE',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IS0',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DS',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'TO',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IS1',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	576
	.byte	10,0,2,35,0,23
	.byte	'TIM',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SEISR_Bits',0,12,151,8,3
	.word	40186
	.byte	22
	.byte	'_Ifx_SCU_STCON_Bits',0,12,154,8,16,4,23
	.byte	'reserved_0',0,2
	.word	576
	.byte	13,3,2,35,0,23
	.byte	'SFCBAE',0,1
	.word	759
	.byte	1,2,2,35,1,23
	.byte	'CFCBAE',0,1
	.word	759
	.byte	1,1,2,35,1,23
	.byte	'STP',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_STCON_Bits',0,12,161,8,3
	.word	40364
	.byte	22
	.byte	'_Ifx_SCU_STMEM1_Bits',0,12,164,8,16,4,23
	.byte	'MEM',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM1_Bits',0,12,167,8,3
	.word	40515
	.byte	22
	.byte	'_Ifx_SCU_STMEM2_Bits',0,12,170,8,16,4,23
	.byte	'MEM',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM2_Bits',0,12,173,8,3
	.word	40587
	.byte	22
	.byte	'_Ifx_SCU_STMEM3_Bits',0,12,176,8,16,4,23
	.byte	'MEM',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM3_Bits',0,12,179,8,3
	.word	40659
	.byte	22
	.byte	'_Ifx_SCU_STMEM4_Bits',0,12,182,8,16,4,23
	.byte	'MEM',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM4_Bits',0,12,185,8,3
	.word	40731
	.byte	22
	.byte	'_Ifx_SCU_STMEM5_Bits',0,12,188,8,16,4,23
	.byte	'MEM',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM5_Bits',0,12,191,8,3
	.word	40803
	.byte	22
	.byte	'_Ifx_SCU_STMEM6_Bits',0,12,194,8,16,4,23
	.byte	'MEM',0,4
	.word	445
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM6_Bits',0,12,197,8,3
	.word	40875
	.byte	22
	.byte	'_Ifx_SCU_STSTAT_Bits',0,12,200,8,16,4,23
	.byte	'HWCFG',0,1
	.word	759
	.byte	8,0,2,35,0,23
	.byte	'FTM',0,1
	.word	759
	.byte	7,1,2,35,1,23
	.byte	'MODE',0,1
	.word	759
	.byte	1,0,2,35,1,23
	.byte	'FCBAE',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'LUDIS',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'reserved_18',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'TRSTL',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'SPDEN',0,1
	.word	759
	.byte	1,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	759
	.byte	1,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	759
	.byte	1,1,2,35,2,23
	.byte	'reserved_23',0,1
	.word	759
	.byte	1,0,2,35,2,23
	.byte	'RAMINT',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'reserved_25',0,1
	.word	759
	.byte	3,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	759
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_STSTAT_Bits',0,12,216,8,3
	.word	40947
	.byte	22
	.byte	'_Ifx_SCU_SWAPCTRL_Bits',0,12,219,8,16,4,23
	.byte	'ADDRCFG',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'SPARE',0,2
	.word	576
	.byte	14,0,2,35,0,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SWAPCTRL_Bits',0,12,224,8,3
	.word	41276
	.byte	22
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,12,227,8,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'SWRSTREQ',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	759
	.byte	6,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	759
	.byte	8,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,12,234,8,3
	.word	41396
	.byte	22
	.byte	'_Ifx_SCU_SYSCON_Bits',0,12,237,8,16,4,23
	.byte	'CCTRIG0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'RAMINTM',0,1
	.word	759
	.byte	2,4,2,35,0,23
	.byte	'SETLUDIS',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'reserved_5',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'reserved_7',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'DDC',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'reserved_9',0,1
	.word	759
	.byte	7,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SYSCON_Bits',0,12,249,8,3
	.word	41566
	.byte	22
	.byte	'_Ifx_SCU_SYSPLLCON0_Bits',0,12,252,8,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	2,6,2,35,0,23
	.byte	'MODEN',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,2
	.word	576
	.byte	6,7,2,35,0,23
	.byte	'NDIV',0,1
	.word	759
	.byte	7,0,2,35,1,23
	.byte	'PLLPWD',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'RESLD',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'reserved_19',0,1
	.word	759
	.byte	5,0,2,35,2,23
	.byte	'PDIV',0,1
	.word	759
	.byte	3,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	759
	.byte	3,2,2,35,3,23
	.byte	'INSEL',0,1
	.word	759
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_SCU_SYSPLLCON0_Bits',0,12,137,9,3
	.word	41829
	.byte	22
	.byte	'_Ifx_SCU_SYSPLLCON1_Bits',0,12,140,9,16,4,23
	.byte	'K2DIV',0,1
	.word	759
	.byte	3,5,2,35,0,23
	.byte	'reserved_3',0,4
	.word	445
	.byte	29,0,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLCON1_Bits',0,12,144,9,3
	.word	42108
	.byte	22
	.byte	'_Ifx_SCU_SYSPLLCON2_Bits',0,12,147,9,16,4,23
	.byte	'MODCFG',0,2
	.word	576
	.byte	16,0,2,35,0,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SYSPLLCON2_Bits',0,12,151,9,3
	.word	42212
	.byte	22
	.byte	'_Ifx_SCU_SYSPLLSTAT_Bits',0,12,154,9,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'PWDSTAT',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'LOCK',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	759
	.byte	2,3,2,35,0,23
	.byte	'K2RDY',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'MODRUN',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	445
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLSTAT_Bits',0,12,164,9,3
	.word	42318
	.byte	22
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,12,167,9,16,4,23
	.byte	'ESR0T',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'ESR1T',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'TRAP2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'SMUT',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	445
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,12,174,9,3
	.word	42541
	.byte	22
	.byte	'_Ifx_SCU_TRAPDIS0_Bits',0,12,177,9,16,4,23
	.byte	'CPU0ESR0T',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'CPU0ESR1T',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'CPU0TRAP2T',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'CPU0SMUT',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	4,0,2,35,0,23
	.byte	'CPU1ESR0T',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'CPU1ESR1T',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'CPU1TRAP2T',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'CPU1SMUT',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	759
	.byte	4,0,2,35,1,23
	.byte	'CPU2ESR0T',0,1
	.word	759
	.byte	1,7,2,35,2,23
	.byte	'CPU2ESR1T',0,1
	.word	759
	.byte	1,6,2,35,2,23
	.byte	'CPU2TRAP2T',0,1
	.word	759
	.byte	1,5,2,35,2,23
	.byte	'CPU2SMUT',0,1
	.word	759
	.byte	1,4,2,35,2,23
	.byte	'reserved_20',0,1
	.word	759
	.byte	4,0,2,35,2,23
	.byte	'CPU3ESR0T',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'CPU3ESR1T',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'CPU3TRAP2T',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'CPU3SMUT',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	759
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_TRAPDIS0_Bits',0,12,199,9,3
	.word	42689
	.byte	22
	.byte	'_Ifx_SCU_TRAPDIS1_Bits',0,12,202,9,16,4,23
	.byte	'CPU4ESR0T',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'CPU4ESR1T',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'CPU4TRAP2T',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'CPU4SMUT',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	4,0,2,35,0,23
	.byte	'CPU5ESR0T',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'CPU5ESR1T',0,1
	.word	759
	.byte	1,6,2,35,1,23
	.byte	'CPU5TRAP2T',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'CPU5SMUT',0,1
	.word	759
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	759
	.byte	4,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_TRAPDIS1_Bits',0,12,215,9,3
	.word	43177
	.byte	22
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,12,218,9,16,4,23
	.byte	'ESR0T',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'ESR1T',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'TRAP2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'SMUT',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	445
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPSET_Bits',0,12,225,9,3
	.word	43474
	.byte	22
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,12,228,9,16,4,23
	.byte	'ESR0T',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'ESR1T',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'TRAP2',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'SMUT',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	445
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,12,235,9,3
	.word	43622
	.byte	22
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,12,238,9,16,4,23
	.byte	'ENDINIT',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'LCK',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'PW',0,4
	.word	12925
	.byte	14,16,2,35,0,23
	.byte	'REL',0,4
	.word	12925
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,12,244,9,3
	.word	43772
	.byte	22
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,12,247,9,16,4,23
	.byte	'reserved_0',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IR0',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DR',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IR1',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'UR',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'PAR',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'TCR',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'TCTR',0,1
	.word	759
	.byte	7,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,12,132,10,3
	.word	43902
	.byte	22
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,12,135,10,16,4,23
	.byte	'AE',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'OE',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IS0',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DS',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'TO',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IS1',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'US',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'PAS',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'TCS',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'TCT',0,1
	.word	759
	.byte	7,0,2,35,1,23
	.byte	'TIM',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,12,148,10,3
	.word	44162
	.byte	22
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,12,151,10,16,4,23
	.byte	'ENDINIT',0,4
	.word	12925
	.byte	1,31,2,35,0,23
	.byte	'LCK',0,4
	.word	12925
	.byte	1,30,2,35,0,23
	.byte	'PW',0,4
	.word	12925
	.byte	14,16,2,35,0,23
	.byte	'REL',0,4
	.word	12925
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,12,157,10,3
	.word	44385
	.byte	22
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,12,160,10,16,4,23
	.byte	'CLRIRF',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IR0',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DR',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IR1',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'UR',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'PAR',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'TCR',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'TCTR',0,1
	.word	759
	.byte	7,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,12,173,10,3
	.word	44511
	.byte	22
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,12,176,10,16,4,23
	.byte	'AE',0,1
	.word	759
	.byte	1,7,2,35,0,23
	.byte	'OE',0,1
	.word	759
	.byte	1,6,2,35,0,23
	.byte	'IS0',0,1
	.word	759
	.byte	1,5,2,35,0,23
	.byte	'DS',0,1
	.word	759
	.byte	1,4,2,35,0,23
	.byte	'TO',0,1
	.word	759
	.byte	1,3,2,35,0,23
	.byte	'IS1',0,1
	.word	759
	.byte	1,2,2,35,0,23
	.byte	'US',0,1
	.word	759
	.byte	1,1,2,35,0,23
	.byte	'PAS',0,1
	.word	759
	.byte	1,0,2,35,0,23
	.byte	'TCS',0,1
	.word	759
	.byte	1,7,2,35,1,23
	.byte	'TCT',0,1
	.word	759
	.byte	7,0,2,35,1,23
	.byte	'TIM',0,2
	.word	576
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,12,189,10,3
	.word	44763
	.byte	24,12,197,10,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	24906
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN00',0,12,202,10,3
	.word	44982
	.byte	24,12,205,10,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	25465
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN01',0,12,210,10,3
	.word	45047
	.byte	24,12,213,10,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	25544
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN10',0,12,218,10,3
	.word	45112
	.byte	24,12,221,10,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26104
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN11',0,12,226,10,3
	.word	45177
	.byte	24,12,229,10,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26185
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ARSTDIS',0,12,234,10,3
	.word	45242
	.byte	24,12,237,10,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26402
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON0',0,12,242,10,3
	.word	45307
	.byte	24,12,245,10,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26675
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON1',0,12,250,10,3
	.word	45372
	.byte	24,12,253,10,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27001
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON10',0,12,130,11,3
	.word	45437
	.byte	24,12,133,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27103
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON11',0,12,138,11,3
	.word	45503
	.byte	24,12,141,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27205
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON2',0,12,146,11,3
	.word	45569
	.byte	24,12,149,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27479
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON3',0,12,154,11,3
	.word	45634
	.byte	24,12,157,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27848
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON4',0,12,162,11,3
	.word	45699
	.byte	24,12,165,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28028
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON5',0,12,170,11,3
	.word	45764
	.byte	24,12,173,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28197
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON6',0,12,178,11,3
	.word	45829
	.byte	24,12,181,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28297
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON7',0,12,186,11,3
	.word	45894
	.byte	24,12,189,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28397
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON8',0,12,194,11,3
	.word	45959
	.byte	24,12,197,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28497
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON9',0,12,202,11,3
	.word	46024
	.byte	24,12,205,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28597
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CHIPID',0,12,210,11,3
	.word	46089
	.byte	24,12,213,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28800
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_DTSCLIM',0,12,218,11,3
	.word	46153
	.byte	24,12,221,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29032
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_DTSCSTAT',0,12,226,11,3
	.word	46218
	.byte	24,12,229,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29134
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EICON0',0,12,234,11,3
	.word	46284
	.byte	24,12,237,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29262
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EICON1',0,12,242,11,3
	.word	46348
	.byte	24,12,245,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29451
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EICR',0,12,250,11,3
	.word	46412
	.byte	24,12,253,11,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29815
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EIFILT',0,12,130,12,3
	.word	46474
	.byte	24,12,133,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30254
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EIFR',0,12,138,12,3
	.word	46538
	.byte	24,12,141,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30465
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EISR',0,12,146,12,3
	.word	46600
	.byte	24,12,149,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30641
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EMSR',0,12,154,12,3
	.word	46662
	.byte	24,12,157,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30835
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EMSSW',0,12,162,12,3
	.word	46724
	.byte	24,12,165,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30970
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX',0,12,170,12,3
	.word	46787
	.byte	24,12,173,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31106
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ESROCFG',0,12,178,12,3
	.word	46860
	.byte	24,12,181,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31217
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EXTCON',0,12,186,12,3
	.word	46925
	.byte	24,12,189,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31435
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_FDR',0,12,194,12,3
	.word	46989
	.byte	24,12,197,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31598
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_FMR',0,12,202,12,3
	.word	47050
	.byte	24,12,205,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31934
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ID',0,12,210,12,3
	.word	47111
	.byte	24,12,213,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	32041
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_IGCR',0,12,218,12,3
	.word	47171
	.byte	24,12,221,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	32493
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_IN',0,12,226,12,3
	.word	47233
	.byte	24,12,229,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	32592
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_IOCR',0,12,234,12,3
	.word	47293
	.byte	24,12,237,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	32742
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL0',0,12,242,12,3
	.word	47355
	.byte	24,12,245,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	32980
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL1',0,12,250,12,3
	.word	47423
	.byte	24,12,253,12,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33141
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL2',0,12,130,13,3
	.word	47491
	.byte	24,12,133,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33247
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL3',0,12,138,13,3
	.word	47559
	.byte	24,12,141,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33333
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LCLCON0',0,12,146,13,3
	.word	47627
	.byte	24,12,149,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33501
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LCLCON1',0,12,154,13,3
	.word	47692
	.byte	24,12,157,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33669
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LCLTEST',0,12,162,13,3
	.word	47757
	.byte	24,12,165,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33983
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_MANID',0,12,170,13,3
	.word	47822
	.byte	24,12,173,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	34094
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OMR',0,12,178,13,3
	.word	47885
	.byte	24,12,181,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	34252
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OSCCON',0,12,186,13,3
	.word	47946
	.byte	24,12,189,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	34663
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OUT',0,12,194,13,3
	.word	48010
	.byte	24,12,197,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	34764
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OVCCON',0,12,202,13,3
	.word	48071
	.byte	24,12,205,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	35082
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OVCENABLE',0,12,210,13,3
	.word	48135
	.byte	24,12,213,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	35269
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PDISC',0,12,218,13,3
	.word	48202
	.byte	24,12,221,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	35380
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PDR',0,12,226,13,3
	.word	48265
	.byte	24,12,229,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	35513
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PDRR',0,12,234,13,3
	.word	48326
	.byte	24,12,237,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	35716
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLCON0',0,12,242,13,3
	.word	48388
	.byte	24,12,245,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	35956
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLCON1',0,12,250,13,3
	.word	48456
	.byte	24,12,253,13,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	36100
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLSTAT',0,12,130,14,3
	.word	48524
	.byte	24,12,133,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	36322
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR0',0,12,138,14,3
	.word	48592
	.byte	24,12,141,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	36458
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR1',0,12,146,14,3
	.word	48656
	.byte	24,12,149,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	36594
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR2',0,12,154,14,3
	.word	48720
	.byte	24,12,157,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	36730
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR3',0,12,162,14,3
	.word	48784
	.byte	24,12,165,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	36866
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR4',0,12,170,14,3
	.word	48848
	.byte	24,12,173,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	37002
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR5',0,12,178,14,3
	.word	48912
	.byte	24,12,181,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	37138
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMSTAT0',0,12,186,14,3
	.word	48976
	.byte	24,12,189,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	37410
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMSWCR1',0,12,194,14,3
	.word	49041
	.byte	24,12,197,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	37655
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMTRCSR0',0,12,202,14,3
	.word	49106
	.byte	24,12,205,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	38043
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMTRCSR1',0,12,210,14,3
	.word	49172
	.byte	24,12,213,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	38161
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMTRCSR2',0,12,218,14,3
	.word	49238
	.byte	24,12,221,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	38404
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMTRCSR3',0,12,226,14,3
	.word	49304
	.byte	24,12,229,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	38671
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_RSTCON',0,12,234,14,3
	.word	49370
	.byte	24,12,237,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	38930
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_RSTCON2',0,12,242,14,3
	.word	49434
	.byte	24,12,245,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	39235
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_RSTCON3',0,12,250,14,3
	.word	49499
	.byte	24,12,253,14,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	39316
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_RSTSTAT',0,12,130,15,3
	.word	49564
	.byte	24,12,133,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	39865
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SEICON0',0,12,138,15,3
	.word	49629
	.byte	24,12,141,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	39995
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SEICON1',0,12,146,15,3
	.word	49694
	.byte	24,12,149,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40186
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SEISR',0,12,154,15,3
	.word	49759
	.byte	24,12,157,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40364
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STCON',0,12,162,15,3
	.word	49822
	.byte	24,12,165,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40515
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM1',0,12,170,15,3
	.word	49885
	.byte	24,12,173,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40587
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM2',0,12,178,15,3
	.word	49949
	.byte	24,12,181,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40659
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM3',0,12,186,15,3
	.word	50013
	.byte	24,12,189,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40731
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM4',0,12,194,15,3
	.word	50077
	.byte	24,12,197,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40803
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM5',0,12,202,15,3
	.word	50141
	.byte	24,12,205,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40875
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM6',0,12,210,15,3
	.word	50205
	.byte	24,12,213,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	40947
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STSTAT',0,12,218,15,3
	.word	50269
	.byte	24,12,221,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	41276
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SWAPCTRL',0,12,226,15,3
	.word	50333
	.byte	24,12,229,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	41396
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SWRSTCON',0,12,234,15,3
	.word	50399
	.byte	24,12,237,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	41566
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSCON',0,12,242,15,3
	.word	50465
	.byte	24,12,245,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	41829
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLCON0',0,12,250,15,3
	.word	50529
	.byte	24,12,253,15,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42108
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLCON1',0,12,130,16,3
	.word	50597
	.byte	24,12,133,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42212
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLCON2',0,12,138,16,3
	.word	50665
	.byte	24,12,141,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42318
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLSTAT',0,12,146,16,3
	.word	50733
	.byte	24,12,149,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42541
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPCLR',0,12,154,16,3
	.word	50801
	.byte	24,12,157,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42689
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPDIS0',0,12,162,16,3
	.word	50866
	.byte	24,12,165,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43177
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPDIS1',0,12,170,16,3
	.word	50932
	.byte	24,12,173,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43474
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPSET',0,12,178,16,3
	.word	50998
	.byte	24,12,181,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43622
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPSTAT',0,12,186,16,3
	.word	51063
	.byte	24,12,189,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43772
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTCPU_CON0',0,12,194,16,3
	.word	51129
	.byte	24,12,197,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43902
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTCPU_CON1',0,12,202,16,3
	.word	51198
	.byte	24,12,205,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	44162
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTCPU_SR',0,12,210,16,3
	.word	51267
	.byte	24,12,213,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	44385
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTS_CON0',0,12,218,16,3
	.word	51334
	.byte	24,12,221,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	44511
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTS_CON1',0,12,226,16,3
	.word	51401
	.byte	24,12,229,16,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	44763
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTS_SR',0,12,234,16,3
	.word	51468
	.byte	22
	.byte	'_Ifx_SCU_ESRCFGX',0,12,246,16,25,4,25
	.byte	'ESRCFGX',0
	.word	46787
	.byte	4,2,35,0,0,13
	.word	51533
	.byte	26
	.byte	'Ifx_SCU_ESRCFGX',0,12,249,16,3
	.word	51574
	.byte	22
	.byte	'_Ifx_SCU_WDTCPU',0,12,136,17,25,12,25
	.byte	'CON0',0
	.word	51129
	.byte	4,2,35,0,25
	.byte	'CON1',0
	.word	51198
	.byte	4,2,35,4,25
	.byte	'SR',0
	.word	51267
	.byte	4,2,35,8,0,13
	.word	51604
	.byte	26
	.byte	'Ifx_SCU_WDTCPU',0,12,141,17,3
	.word	51667
	.byte	22
	.byte	'_Ifx_SCU_WDTS',0,12,156,17,25,12,25
	.byte	'CON0',0
	.word	51334
	.byte	4,2,35,0,25
	.byte	'CON1',0
	.word	51401
	.byte	4,2,35,4,25
	.byte	'SR',0
	.word	51468
	.byte	4,2,35,8,0,13
	.word	51696
	.byte	26
	.byte	'Ifx_SCU_WDTS',0,12,161,17,3
	.word	51757
	.byte	22
	.byte	'_Ifx_SRC_SRCR_Bits',0,13,68,16,4,23
	.byte	'SRPN',0,1
	.word	759
	.byte	8,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	759
	.byte	2,6,2,35,1,23
	.byte	'SRE',0,1
	.word	759
	.byte	1,5,2,35,1,23
	.byte	'TOS',0,1
	.word	759
	.byte	3,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	759
	.byte	2,0,2,35,1,23
	.byte	'ECC',0,1
	.word	759
	.byte	5,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	759
	.byte	3,0,2,35,2,23
	.byte	'SRR',0,1
	.word	759
	.byte	1,7,2,35,3,23
	.byte	'CLRR',0,1
	.word	759
	.byte	1,6,2,35,3,23
	.byte	'SETR',0,1
	.word	759
	.byte	1,5,2,35,3,23
	.byte	'IOV',0,1
	.word	759
	.byte	1,4,2,35,3,23
	.byte	'IOVCLR',0,1
	.word	759
	.byte	1,3,2,35,3,23
	.byte	'SWS',0,1
	.word	759
	.byte	1,2,2,35,3,23
	.byte	'SWSCLR',0,1
	.word	759
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	759
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SRC_SRCR_Bits',0,13,85,3
	.word	51784
	.byte	24,13,93,9,4,25
	.byte	'U',0
	.word	445
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	396
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	51784
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SRC_SRCR',0,13,98,3
	.word	52100
	.byte	22
	.byte	'_Ifx_SRC_CPU_CPU',0,13,110,25,4,25
	.byte	'SB',0
	.word	52100
	.byte	4,2,35,0,0,13
	.word	52160
	.byte	26
	.byte	'Ifx_SRC_CPU_CPU',0,13,113,3
	.word	52195
	.byte	28,24
	.word	52160
	.byte	29,5,0,13
	.word	52224
	.byte	22
	.byte	'_Ifx_SRC_CPU',0,13,128,1,25,24,25
	.byte	'CPU',0
	.word	52233
	.byte	24,2,35,0,0,13
	.word	52238
	.byte	26
	.byte	'Ifx_SRC_CPU',0,13,131,1,3
	.word	52271
	.byte	22
	.byte	'_Ifx_SRC_AGBT_AGBT',0,13,146,1,25,4,25
	.byte	'SR',0
	.word	52100
	.byte	4,2,35,0,0,13
	.word	52297
	.byte	26
	.byte	'Ifx_SRC_AGBT_AGBT',0,13,149,1,3
	.word	52335
	.byte	28,4
	.word	52297
	.byte	29,0,0,13
	.word	52367
	.byte	22
	.byte	'_Ifx_SRC_AGBT',0,13,164,1,25,4,25
	.byte	'AGBT',0
	.word	52376
	.byte	4,2,35,0,0,13
	.word	52381
	.byte	26
	.byte	'Ifx_SRC_AGBT',0,13,167,1,3
	.word	52416
	.byte	22
	.byte	'_Ifx_SRC_XBAR_XBAR',0,13,182,1,25,4,25
	.byte	'SR',0
	.word	52100
	.byte	4,2,35,0,0,13
	.word	52443
	.byte	26
	.byte	'Ifx_SRC_XBAR_XBAR',0,13,185,1,3
	.word	52481
	.byte	28,12
	.word	52443
	.byte	29,2,0,13
	.word	52513
	.byte	22
	.byte	'_Ifx_SRC_XBAR',0,13,200,1,25,12,25
	.byte	'XBAR',0
	.word	52522
	.byte	12,2,35,0,0,13
	.word	52527
	.byte	26
	.byte	'Ifx_SRC_XBAR',0,13,203,1,3
	.word	52562
	.byte	28,8
	.word	52100
	.byte	29,1,0,22
	.byte	'_Ifx_SRC_CERBERUS_CERBERUS',0,13,218,1,25,8,25
	.byte	'SR',0
	.word	52589
	.byte	8,2,35,0,0,13
	.word	52598
	.byte	26
	.byte	'Ifx_SRC_CERBERUS_CERBERUS',0,13,221,1,3
	.word	52644
	.byte	13
	.word	52598
	.byte	22
	.byte	'_Ifx_SRC_CERBERUS',0,13,236,1,25,8,25
	.byte	'CERBERUS',0
	.word	52684
	.byte	8,2,35,0,0,13
	.word	52689
	.byte	26
	.byte	'Ifx_SRC_CERBERUS',0,13,239,1,3
	.word	52732
	.byte	22
	.byte	'_Ifx_SRC_ASCLIN_ASCLIN',0,13,254,1,25,12,25
	.byte	'TX',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'RX',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,8,0,13
	.word	52763
	.byte	26
	.byte	'Ifx_SRC_ASCLIN_ASCLIN',0,13,131,2,3
	.word	52830
	.byte	28,144,1
	.word	52763
	.byte	29,11,0,13
	.word	52866
	.byte	22
	.byte	'_Ifx_SRC_ASCLIN',0,13,146,2,25,144,1,25
	.byte	'ASCLIN',0
	.word	52876
	.byte	144,1,2,35,0,0,13
	.word	52881
	.byte	26
	.byte	'Ifx_SRC_ASCLIN',0,13,149,2,3
	.word	52922
	.byte	22
	.byte	'_Ifx_SRC_QSPI_QSPI',0,13,164,2,25,20,25
	.byte	'TX',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'RX',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,8,25
	.byte	'PT',0
	.word	52100
	.byte	4,2,35,12,25
	.byte	'U',0
	.word	52100
	.byte	4,2,35,16,0,13
	.word	52951
	.byte	26
	.byte	'Ifx_SRC_QSPI_QSPI',0,13,171,2,3
	.word	53037
	.byte	28,120
	.word	52951
	.byte	29,5,0,13
	.word	53069
	.byte	22
	.byte	'_Ifx_SRC_QSPI',0,13,186,2,25,120,25
	.byte	'QSPI',0
	.word	53078
	.byte	120,2,35,0,0,13
	.word	53083
	.byte	26
	.byte	'Ifx_SRC_QSPI',0,13,189,2,3
	.word	53118
	.byte	22
	.byte	'_Ifx_SRC_HSCT_HSCT',0,13,204,2,25,4,25
	.byte	'SR',0
	.word	52100
	.byte	4,2,35,0,0,13
	.word	53145
	.byte	26
	.byte	'Ifx_SRC_HSCT_HSCT',0,13,207,2,3
	.word	53183
	.byte	28,8
	.word	53145
	.byte	29,1,0,13
	.word	53215
	.byte	22
	.byte	'_Ifx_SRC_HSCT',0,13,222,2,25,8,25
	.byte	'HSCT',0
	.word	53224
	.byte	8,2,35,0,0,13
	.word	53229
	.byte	26
	.byte	'Ifx_SRC_HSCT',0,13,225,2,3
	.word	53264
	.byte	22
	.byte	'_Ifx_SRC_HSSL_HSSL_CH',0,13,240,2,25,16,25
	.byte	'COK',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'RDI',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,8,25
	.byte	'TRG',0
	.word	52100
	.byte	4,2,35,12,0,13
	.word	53291
	.byte	26
	.byte	'Ifx_SRC_HSSL_HSSL_CH',0,13,246,2,3
	.word	53372
	.byte	28,64
	.word	53291
	.byte	29,3,0,13
	.word	53407
	.byte	22
	.byte	'_Ifx_SRC_HSSL_HSSL',0,13,133,3,25,68,25
	.byte	'CH',0
	.word	53416
	.byte	64,2,35,0,25
	.byte	'EXI',0
	.word	52100
	.byte	4,2,35,64,0,13
	.word	53421
	.byte	26
	.byte	'Ifx_SRC_HSSL_HSSL',0,13,137,3,3
	.word	53472
	.byte	28,136,1
	.word	53421
	.byte	29,1,0,13
	.word	53504
	.byte	22
	.byte	'_Ifx_SRC_HSSL',0,13,152,3,25,136,1,25
	.byte	'HSSL',0
	.word	53514
	.byte	136,1,2,35,0,0,13
	.word	53519
	.byte	26
	.byte	'Ifx_SRC_HSSL',0,13,155,3,3
	.word	53556
	.byte	22
	.byte	'_Ifx_SRC_I2C_I2C',0,13,170,3,25,16,25
	.byte	'DTR',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'P',0
	.word	52100
	.byte	4,2,35,8,25
	.byte	'reserved_C',0
	.word	24052
	.byte	4,2,35,12,0,13
	.word	53583
	.byte	26
	.byte	'Ifx_SRC_I2C_I2C',0,13,176,3,3
	.word	53664
	.byte	28,32
	.word	53583
	.byte	29,1,0,13
	.word	53694
	.byte	22
	.byte	'_Ifx_SRC_I2C',0,13,191,3,25,32,25
	.byte	'I2C',0
	.word	53703
	.byte	32,2,35,0,0,13
	.word	53708
	.byte	26
	.byte	'Ifx_SRC_I2C',0,13,194,3,3
	.word	53741
	.byte	22
	.byte	'_Ifx_SRC_SENT_SENT',0,13,209,3,25,4,25
	.byte	'SR',0
	.word	52100
	.byte	4,2,35,0,0,13
	.word	53767
	.byte	26
	.byte	'Ifx_SRC_SENT_SENT',0,13,212,3,3
	.word	53805
	.byte	28,40
	.word	53767
	.byte	29,9,0,13
	.word	53837
	.byte	22
	.byte	'_Ifx_SRC_SENT',0,13,227,3,25,40,25
	.byte	'SENT',0
	.word	53846
	.byte	40,2,35,0,0,13
	.word	53851
	.byte	26
	.byte	'Ifx_SRC_SENT',0,13,230,3,3
	.word	53886
	.byte	28,20
	.word	52100
	.byte	29,4,0,22
	.byte	'_Ifx_SRC_MSC_MSC',0,13,245,3,25,20,25
	.byte	'SR',0
	.word	53913
	.byte	20,2,35,0,0,13
	.word	53922
	.byte	26
	.byte	'Ifx_SRC_MSC_MSC',0,13,248,3,3
	.word	53958
	.byte	28,80
	.word	53922
	.byte	29,3,0,13
	.word	53988
	.byte	22
	.byte	'_Ifx_SRC_MSC',0,13,135,4,25,80,25
	.byte	'MSC',0
	.word	53997
	.byte	80,2,35,0,0,13
	.word	54002
	.byte	26
	.byte	'Ifx_SRC_MSC',0,13,138,4,3
	.word	54035
	.byte	28,16
	.word	52100
	.byte	29,3,0,22
	.byte	'_Ifx_SRC_CCU6_CCU',0,13,153,4,25,16,25
	.byte	'SR',0
	.word	54061
	.byte	16,2,35,0,0,13
	.word	54070
	.byte	26
	.byte	'Ifx_SRC_CCU6_CCU',0,13,156,4,3
	.word	54107
	.byte	28,32
	.word	54070
	.byte	29,1,0,13
	.word	54138
	.byte	22
	.byte	'_Ifx_SRC_CCU6',0,13,171,4,25,32,25
	.byte	'CCU',0
	.word	54147
	.byte	32,2,35,0,0,13
	.word	54152
	.byte	26
	.byte	'Ifx_SRC_CCU6',0,13,174,4,3
	.word	54186
	.byte	22
	.byte	'_Ifx_SRC_GPT12_GPT12',0,13,189,4,25,24,25
	.byte	'CIRQ',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'T2',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'T3',0
	.word	52100
	.byte	4,2,35,8,25
	.byte	'T4',0
	.word	52100
	.byte	4,2,35,12,25
	.byte	'T5',0
	.word	52100
	.byte	4,2,35,16,25
	.byte	'T6',0
	.word	52100
	.byte	4,2,35,20,0,13
	.word	54213
	.byte	26
	.byte	'Ifx_SRC_GPT12_GPT12',0,13,197,4,3
	.word	54315
	.byte	28,24
	.word	54213
	.byte	29,0,0,13
	.word	54349
	.byte	22
	.byte	'_Ifx_SRC_GPT12',0,13,212,4,25,24,25
	.byte	'GPT12',0
	.word	54358
	.byte	24,2,35,0,0,13
	.word	54363
	.byte	26
	.byte	'Ifx_SRC_GPT12',0,13,215,4,3
	.word	54400
	.byte	22
	.byte	'_Ifx_SRC_STM_STM',0,13,230,4,25,8,25
	.byte	'SR',0
	.word	52589
	.byte	8,2,35,0,0,13
	.word	54428
	.byte	26
	.byte	'Ifx_SRC_STM_STM',0,13,233,4,3
	.word	54464
	.byte	28,48
	.word	54428
	.byte	29,5,0,13
	.word	54494
	.byte	22
	.byte	'_Ifx_SRC_STM',0,13,248,4,25,48,25
	.byte	'STM',0
	.word	54503
	.byte	48,2,35,0,0,13
	.word	54508
	.byte	26
	.byte	'Ifx_SRC_STM',0,13,251,4,3
	.word	54541
	.byte	22
	.byte	'_Ifx_SRC_FCE_FCE0',0,13,138,5,25,4,25
	.byte	'SR',0
	.word	52100
	.byte	4,2,35,0,0,13
	.word	54567
	.byte	26
	.byte	'Ifx_SRC_FCE_FCE0',0,13,141,5,3
	.word	54604
	.byte	13
	.word	54567
	.byte	22
	.byte	'_Ifx_SRC_FCE',0,13,156,5,25,4,25
	.byte	'FCE0',0
	.word	54635
	.byte	4,2,35,0,0,13
	.word	54640
	.byte	26
	.byte	'Ifx_SRC_FCE',0,13,159,5,3
	.word	54674
	.byte	28,32
	.word	759
	.byte	29,31,0,28,128,4
	.word	52100
	.byte	29,127,0,22
	.byte	'_Ifx_SRC_DMA_DMA',0,13,174,5,25,176,4,25
	.byte	'ERR',0
	.word	54061
	.byte	16,2,35,0,25
	.byte	'reserved_10',0
	.word	54700
	.byte	32,2,35,16,25
	.byte	'CH',0
	.word	54709
	.byte	128,4,2,35,48,0,13
	.word	54719
	.byte	26
	.byte	'Ifx_SRC_DMA_DMA',0,13,179,5,3
	.word	54791
	.byte	28,176,4
	.word	54719
	.byte	29,0,0,13
	.word	54821
	.byte	22
	.byte	'_Ifx_SRC_DMA',0,13,194,5,25,176,4,25
	.byte	'DMA',0
	.word	54831
	.byte	176,4,2,35,0,0,13
	.word	54836
	.byte	26
	.byte	'Ifx_SRC_DMA',0,13,197,5,3
	.word	54871
	.byte	22
	.byte	'_Ifx_SRC_SDMMC_SDMMC',0,13,212,5,25,8,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'DMA',0
	.word	52100
	.byte	4,2,35,4,0,13
	.word	54897
	.byte	26
	.byte	'Ifx_SRC_SDMMC_SDMMC',0,13,216,5,3
	.word	54951
	.byte	28,8
	.word	54897
	.byte	29,0,0,13
	.word	54985
	.byte	22
	.byte	'_Ifx_SRC_SDMMC',0,13,231,5,25,8,25
	.byte	'SDMMC',0
	.word	54994
	.byte	8,2,35,0,0,13
	.word	54999
	.byte	26
	.byte	'Ifx_SRC_SDMMC',0,13,234,5,3
	.word	55036
	.byte	28,40
	.word	52100
	.byte	29,9,0,22
	.byte	'_Ifx_SRC_GETH_GETH',0,13,249,5,25,40,25
	.byte	'SR',0
	.word	55064
	.byte	40,2,35,0,0,13
	.word	55073
	.byte	26
	.byte	'Ifx_SRC_GETH_GETH',0,13,252,5,3
	.word	55111
	.byte	28,40
	.word	55073
	.byte	29,0,0,13
	.word	55143
	.byte	22
	.byte	'_Ifx_SRC_GETH',0,13,139,6,25,40,25
	.byte	'GETH',0
	.word	55152
	.byte	40,2,35,0,0,13
	.word	55157
	.byte	26
	.byte	'Ifx_SRC_GETH',0,13,142,6,3
	.word	55192
	.byte	28,64
	.word	52100
	.byte	29,15,0,22
	.byte	'_Ifx_SRC_CAN_CAN',0,13,157,6,25,64,25
	.byte	'INT',0
	.word	55219
	.byte	64,2,35,0,0,13
	.word	55228
	.byte	26
	.byte	'Ifx_SRC_CAN_CAN',0,13,160,6,3
	.word	55265
	.byte	28,192,1
	.word	55228
	.byte	29,2,0,13
	.word	55295
	.byte	22
	.byte	'_Ifx_SRC_CAN',0,13,175,6,25,192,1,25
	.byte	'CAN',0
	.word	55305
	.byte	192,1,2,35,0,0,13
	.word	55310
	.byte	26
	.byte	'Ifx_SRC_CAN',0,13,178,6,3
	.word	55345
	.byte	22
	.byte	'_Ifx_SRC_VADC_G',0,13,193,6,25,16,25
	.byte	'SR0',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'SR1',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'SR2',0
	.word	52100
	.byte	4,2,35,8,25
	.byte	'SR3',0
	.word	52100
	.byte	4,2,35,12,0,13
	.word	55371
	.byte	26
	.byte	'Ifx_SRC_VADC_G',0,13,199,6,3
	.word	55446
	.byte	22
	.byte	'_Ifx_SRC_VADC_FC',0,13,214,6,25,4,25
	.byte	'SR0',0
	.word	52100
	.byte	4,2,35,0,0,13
	.word	55475
	.byte	26
	.byte	'Ifx_SRC_VADC_FC',0,13,217,6,3
	.word	55512
	.byte	28,192,1
	.word	55371
	.byte	29,11,0,13
	.word	55542
	.byte	28,32
	.word	55475
	.byte	29,7,0,13
	.word	55557
	.byte	28,32
	.word	55371
	.byte	29,1,0,13
	.word	55571
	.byte	22
	.byte	'_Ifx_SRC_VADC',0,13,233,6,25,128,2,25
	.byte	'G',0
	.word	55552
	.byte	192,1,2,35,0,25
	.byte	'FC',0
	.word	55566
	.byte	32,3,35,192,1,25
	.byte	'CG',0
	.word	55580
	.byte	32,3,35,224,1,0,13
	.word	55585
	.byte	26
	.byte	'Ifx_SRC_VADC',0,13,238,6,3
	.word	55645
	.byte	22
	.byte	'_Ifx_SRC_DSADC_DSADC',0,13,253,6,25,8,25
	.byte	'SRM',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'SRA',0
	.word	52100
	.byte	4,2,35,4,0,13
	.word	55672
	.byte	26
	.byte	'Ifx_SRC_DSADC_DSADC',0,13,129,7,3
	.word	55726
	.byte	28,112
	.word	55672
	.byte	29,13,0,13
	.word	55760
	.byte	22
	.byte	'_Ifx_SRC_DSADC',0,13,144,7,25,112,25
	.byte	'DSADC',0
	.word	55769
	.byte	112,2,35,0,0,13
	.word	55774
	.byte	26
	.byte	'Ifx_SRC_DSADC',0,13,147,7,3
	.word	55811
	.byte	28,8
	.word	759
	.byte	29,7,0,22
	.byte	'_Ifx_SRC_ERAY_ERAY',0,13,162,7,25,48,25
	.byte	'INT0',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'INT1',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'TINT0',0
	.word	52100
	.byte	4,2,35,8,25
	.byte	'TINT1',0
	.word	52100
	.byte	4,2,35,12,25
	.byte	'NDAT0',0
	.word	52100
	.byte	4,2,35,16,25
	.byte	'NDAT1',0
	.word	52100
	.byte	4,2,35,20,25
	.byte	'MBSC0',0
	.word	52100
	.byte	4,2,35,24,25
	.byte	'MBSC1',0
	.word	52100
	.byte	4,2,35,28,25
	.byte	'OBUSY',0
	.word	52100
	.byte	4,2,35,32,25
	.byte	'IBUSY',0
	.word	52100
	.byte	4,2,35,36,25
	.byte	'reserved_28',0
	.word	55839
	.byte	8,2,35,40,0,13
	.word	55848
	.byte	26
	.byte	'Ifx_SRC_ERAY_ERAY',0,13,175,7,3
	.word	56043
	.byte	28,96
	.word	55848
	.byte	29,1,0,13
	.word	56075
	.byte	22
	.byte	'_Ifx_SRC_ERAY',0,13,190,7,25,96,25
	.byte	'ERAY',0
	.word	56084
	.byte	96,2,35,0,0,13
	.word	56089
	.byte	26
	.byte	'Ifx_SRC_ERAY',0,13,193,7,3
	.word	56124
	.byte	22
	.byte	'_Ifx_SRC_HSM_HSM',0,13,208,7,25,8,25
	.byte	'HSM',0
	.word	52589
	.byte	8,2,35,0,0,13
	.word	56151
	.byte	26
	.byte	'Ifx_SRC_HSM_HSM',0,13,211,7,3
	.word	56188
	.byte	28,8
	.word	56151
	.byte	29,0,0,13
	.word	56218
	.byte	22
	.byte	'_Ifx_SRC_HSM',0,13,226,7,25,8,25
	.byte	'HSM',0
	.word	56227
	.byte	8,2,35,0,0,13
	.word	56232
	.byte	26
	.byte	'Ifx_SRC_HSM',0,13,229,7,3
	.word	56265
	.byte	22
	.byte	'_Ifx_SRC_SCU',0,13,244,7,25,16,25
	.byte	'SCUERU',0
	.word	54061
	.byte	16,2,35,0,0,13
	.word	56291
	.byte	26
	.byte	'Ifx_SRC_SCU',0,13,247,7,3
	.word	56327
	.byte	22
	.byte	'_Ifx_SRC_PMS_PMS',0,13,134,8,25,4,25
	.byte	'SR',0
	.word	52100
	.byte	4,2,35,0,0,13
	.word	56353
	.byte	26
	.byte	'Ifx_SRC_PMS_PMS',0,13,137,8,3
	.word	56389
	.byte	28,16
	.word	56353
	.byte	29,3,0,13
	.word	56419
	.byte	22
	.byte	'_Ifx_SRC_PMS',0,13,152,8,25,16,25
	.byte	'PMS',0
	.word	56428
	.byte	16,2,35,0,0,13
	.word	56433
	.byte	26
	.byte	'Ifx_SRC_PMS',0,13,155,8,3
	.word	56466
	.byte	28,12
	.word	52100
	.byte	29,2,0,22
	.byte	'_Ifx_SRC_SMU_SMU',0,13,170,8,25,12,25
	.byte	'SR',0
	.word	56492
	.byte	12,2,35,0,0,13
	.word	56501
	.byte	26
	.byte	'Ifx_SRC_SMU_SMU',0,13,173,8,3
	.word	56537
	.byte	28,12
	.word	56501
	.byte	29,0,0,13
	.word	56567
	.byte	22
	.byte	'_Ifx_SRC_SMU',0,13,188,8,25,12,25
	.byte	'SMU',0
	.word	56576
	.byte	12,2,35,0,0,13
	.word	56581
	.byte	26
	.byte	'Ifx_SRC_SMU',0,13,191,8,3
	.word	56614
	.byte	28,32
	.word	52100
	.byte	29,7,0,22
	.byte	'_Ifx_SRC_PSI5_PSI5',0,13,206,8,25,32,25
	.byte	'SR',0
	.word	56640
	.byte	32,2,35,0,0,13
	.word	56649
	.byte	26
	.byte	'Ifx_SRC_PSI5_PSI5',0,13,209,8,3
	.word	56687
	.byte	28,32
	.word	56649
	.byte	29,0,0,13
	.word	56719
	.byte	22
	.byte	'_Ifx_SRC_PSI5',0,13,224,8,25,32,25
	.byte	'PSI5',0
	.word	56728
	.byte	32,2,35,0,0,13
	.word	56733
	.byte	26
	.byte	'Ifx_SRC_PSI5',0,13,227,8,3
	.word	56768
	.byte	22
	.byte	'_Ifx_SRC_HSPDM_HSPDM0',0,13,242,8,25,12,25
	.byte	'BFR',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'RAMP',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,8,0,13
	.word	56795
	.byte	26
	.byte	'Ifx_SRC_HSPDM_HSPDM0',0,13,247,8,3
	.word	56864
	.byte	13
	.word	56795
	.byte	22
	.byte	'_Ifx_SRC_HSPDM',0,13,134,9,25,12,25
	.byte	'HSPDM0',0
	.word	56899
	.byte	12,2,35,0,0,13
	.word	56904
	.byte	26
	.byte	'Ifx_SRC_HSPDM',0,13,137,9,3
	.word	56942
	.byte	22
	.byte	'_Ifx_SRC_DAM_DAM',0,13,152,9,25,24,25
	.byte	'LI0',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'RI0',0
	.word	52100
	.byte	4,2,35,4,25
	.byte	'LI1',0
	.word	52100
	.byte	4,2,35,8,25
	.byte	'RI1',0
	.word	52100
	.byte	4,2,35,12,25
	.byte	'DR',0
	.word	52100
	.byte	4,2,35,16,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,20,0,13
	.word	56970
	.byte	26
	.byte	'Ifx_SRC_DAM_DAM',0,13,160,9,3
	.word	57071
	.byte	28,48
	.word	56970
	.byte	29,1,0,13
	.word	57101
	.byte	22
	.byte	'_Ifx_SRC_DAM',0,13,175,9,25,48,25
	.byte	'DAM',0
	.word	57110
	.byte	48,2,35,0,0,13
	.word	57115
	.byte	26
	.byte	'Ifx_SRC_DAM',0,13,178,9,3
	.word	57148
	.byte	22
	.byte	'_Ifx_SRC_PSI5S_PSI5S',0,13,193,9,25,32,25
	.byte	'SR',0
	.word	56640
	.byte	32,2,35,0,0,13
	.word	57174
	.byte	26
	.byte	'Ifx_SRC_PSI5S_PSI5S',0,13,196,9,3
	.word	57214
	.byte	28,32
	.word	57174
	.byte	29,0,0,13
	.word	57248
	.byte	22
	.byte	'_Ifx_SRC_PSI5S',0,13,211,9,25,32,25
	.byte	'PSI5S',0
	.word	57257
	.byte	32,2,35,0,0,13
	.word	57262
	.byte	26
	.byte	'Ifx_SRC_PSI5S',0,13,214,9,3
	.word	57299
	.byte	22
	.byte	'_Ifx_SRC_RIF_RIF',0,13,229,9,25,8,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'INT',0
	.word	52100
	.byte	4,2,35,4,0,13
	.word	57327
	.byte	26
	.byte	'Ifx_SRC_RIF_RIF',0,13,233,9,3
	.word	57377
	.byte	28,16
	.word	57327
	.byte	29,1,0,13
	.word	57407
	.byte	22
	.byte	'_Ifx_SRC_RIF',0,13,248,9,25,16,25
	.byte	'RIF',0
	.word	57416
	.byte	16,2,35,0,0,13
	.word	57421
	.byte	26
	.byte	'Ifx_SRC_RIF',0,13,251,9,3
	.word	57454
	.byte	22
	.byte	'_Ifx_SRC_SPU_SPU',0,13,138,10,25,8,25
	.byte	'INT',0
	.word	52100
	.byte	4,2,35,0,25
	.byte	'ERR',0
	.word	52100
	.byte	4,2,35,4,0,13
	.word	57480
	.byte	26
	.byte	'Ifx_SRC_SPU_SPU',0,13,142,10,3
	.word	57530
	.byte	28,16
	.word	57480
	.byte	29,1,0,13
	.word	57560
	.byte	22
	.byte	'_Ifx_SRC_SPU',0,13,157,10,25,16,25
	.byte	'SPU',0
	.word	57569
	.byte	16,2,35,0,0,13
	.word	57574
	.byte	26
	.byte	'Ifx_SRC_SPU',0,13,160,10,3
	.word	57607
	.byte	22
	.byte	'_Ifx_SRC_GPSR_GPSR',0,13,175,10,25,32,25
	.byte	'SR',0
	.word	56640
	.byte	32,2,35,0,0,13
	.word	57633
	.byte	26
	.byte	'Ifx_SRC_GPSR_GPSR',0,13,178,10,3
	.word	57671
	.byte	28,192,1
	.word	57633
	.byte	29,5,0,13
	.word	57703
	.byte	22
	.byte	'_Ifx_SRC_GPSR',0,13,193,10,25,192,1,25
	.byte	'GPSR',0
	.word	57713
	.byte	192,1,2,35,0,0,13
	.word	57718
	.byte	26
	.byte	'Ifx_SRC_GPSR',0,13,196,10,3
	.word	57755
	.byte	26
	.byte	'IfxSmu_FspMode',0,5,99,3
	.word	13058
	.byte	26
	.byte	'IfxSmu_InternalAlarmAction',0,5,134,1,3
	.word	12537
	.byte	26
	.byte	'IfxSmu_InterruptGenerationConfiguration',0,5,143,1,3
	.word	13171
	.byte	26
	.byte	'IfxSmu_InterruptRequest',0,5,152,1,3
	.word	13310
	.byte	20,5,156,1,9,1,21
	.byte	'IfxSmu_PortControlHwDir_fsp0AndFsp1Input',0,0,21
	.byte	'IfxSmu_PortControlHwDir_fsp0OutputAndFsp1Input',0,1,21
	.byte	'IfxSmu_PortControlHwDir_fsp0AndFsp1Output',0,3,0,26
	.byte	'IfxSmu_PortControlHwDir',0,5,161,1,3
	.word	57923
	.byte	20,5,165,1,9,1,21
	.byte	'IfxSmu_PortControlHwEnable_fsp0AndFsp1Disabled',0,0,21
	.byte	'IfxSmu_PortControlHwEnable_fsp0EnabledAndFsp1Disabled',0,1,21
	.byte	'IfxSmu_PortControlHwEnable_fsp0AndFsp1Enabled',0,3,0,26
	.byte	'IfxSmu_PortControlHwEnable',0,5,170,1,3
	.word	58099
	.byte	26
	.byte	'IfxSmu_SmuState',0,5,180,1,3
	.word	12818
	.byte	20,5,184,1,9,1,21
	.byte	'IfxSmu_SuspendMode_none',0,0,21
	.byte	'IfxSmu_SuspendMode_hard',0,1,21
	.byte	'IfxSmu_SuspendMode_soft',0,2,0,26
	.byte	'IfxSmu_SuspendMode',0,5,189,1,3
	.word	58320
	.byte	20,5,195,1,9,1,21
	.byte	'IfxSmu_AlarmExecutionStatus_irq0',0,0,21
	.byte	'IfxSmu_AlarmExecutionStatus_irq1',0,1,21
	.byte	'IfxSmu_AlarmExecutionStatus_irq2',0,2,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst0',0,3,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst1',0,4,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst2',0,5,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst3',0,6,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst4',0,7,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst5',0,8,21
	.byte	'IfxSmu_AlarmExecutionStatus_nmi',0,9,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst',0,10,21
	.byte	'IfxSmu_AlarmExecutionStatus_ems',0,11,21
	.byte	'IfxSmu_AlarmExecutionStatus_irq0aem',0,16,21
	.byte	'IfxSmu_AlarmExecutionStatus_irq1aem',0,17,21
	.byte	'IfxSmu_AlarmExecutionStatus_irq2aem',0,18,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst0aem',0,19,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst1aem',0,20,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst2aem',0,21,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst3aem',0,22,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst4aem',0,23,21
	.byte	'IfxSmu_AlarmExecutionStatus_rst5aem',0,24,21
	.byte	'IfxSmu_AlarmExecutionStatus_nmiaem',0,25,21
	.byte	'IfxSmu_AlarmExecutionStatus_rstaem',0,26,21
	.byte	'IfxSmu_AlarmExecutionStatus_emsaem',0,27,0,26
	.byte	'IfxSmu_AlarmExecutionStatus',0,5,221,1,3
	.word	58433
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L73:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,38,0,73,19,0,0,11,46
	.byte	1,3,8,54,15,39,12,63,12,60,12,0,0,12,5,0,73,19,0,0,13,53,0,73,19,0,0,14,46,1,3,8,73,19,54,15,39,12,63
	.byte	12,60,12,0,0,15,5,0,3,8,73,19,0,0,16,46,1,49,19,0,0,17,5,0,49,19,0,0,18,46,1,3,8,58,15,59,15,57,15,54
	.byte	15,39,12,63,12,60,12,0,0,19,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,20,4,1,58,15
	.byte	59,15,57,15,11,15,0,0,21,40,0,3,8,28,13,0,0,22,19,1,3,8,58,15,59,15,57,15,11,15,0,0,23,13,0,3,8,11,15
	.byte	73,19,13,15,12,15,56,9,0,0,24,23,1,58,15,59,15,57,15,11,15,0,0,25,13,0,3,8,73,19,11,15,56,9,0,0,26,22
	.byte	0,3,8,58,15,59,15,57,15,73,19,0,0,27,21,0,54,15,0,0,28,1,1,11,15,73,19,0,0,29,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L74:
	.word	.L358-.L357
.L357:
	.half	3
	.word	.L360-.L359
.L359:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxScuWdt.h',0,2,0,0
	.byte	'IfxSmu_cfg.h',0,3,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.h',0,0,0,0
	.byte	'IfxSmu_regdef.h',0,4,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'Ifx_TypesReg.h',0,4,0,0
	.byte	'IfxScu_cfg.h',0,3,0,0
	.byte	'IfxScu_regdef.h',0,4,0,0
	.byte	'IfxSrc_regdef.h',0,4,0,0,0
.L360:
.L358:
	.sdecl	'.debug_info',debug,cluster('IfxSmu_activateFSP')
	.sect	'.debug_info'
.L75:
	.word	218
	.half	3
	.word	.L76
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L78,.L77
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_activateFSP',0,1,52,9
	.word	.L195
	.byte	1,1,1
	.word	.L24,.L196,.L23
	.byte	4
	.word	.L197
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_activateFSP')
	.sect	'.debug_abbrev'
.L76:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_activateFSP')
	.sect	'.debug_line'
.L77:
	.word	.L362-.L361
.L361:
	.half	3
	.word	.L364-.L363
.L363:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L364:
	.byte	5,24,7,0,5,2
	.word	.L24
	.byte	3,54,1,5,22,9
	.half	.L365-.L24
	.byte	1,5,1,9
	.half	.L366-.L365
	.byte	3,6,1,7,9
	.half	.L79-.L366
	.byte	0,1,1
.L362:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_activateFSP')
	.sect	'.debug_ranges'
.L78:
	.word	-1,.L24,0,.L79-.L24,0,0
.L197:
	.word	-1,.L24,0,.L196-.L24,-1,.L26,0,.L179-.L26,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_activateRunState')
	.sect	'.debug_info'
.L80:
	.word	227
	.half	3
	.word	.L81
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L83,.L82
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_activateRunState',0,1,64,9
	.word	.L195
	.byte	1,1,1
	.word	.L28,.L198,.L27
	.byte	4
	.word	.L28,.L198
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_activateRunState')
	.sect	'.debug_abbrev'
.L81:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_activateRunState')
	.sect	'.debug_line'
.L82:
	.word	.L368-.L367
.L367:
	.half	3
	.word	.L370-.L369
.L369:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L370:
	.byte	5,24,7,0,5,2
	.word	.L28
	.byte	3,196,0,1,5,22,9
	.half	.L371-.L28
	.byte	1,5,1,9
	.half	.L372-.L371
	.byte	3,3,1,7,9
	.half	.L84-.L372
	.byte	0,1,1
.L368:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_activateRunState')
	.sect	'.debug_ranges'
.L83:
	.word	-1,.L28,0,.L84-.L28,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_clearAlarmStatus')
	.sect	'.debug_info'
.L85:
	.word	261
	.half	3
	.word	.L86
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L88,.L87
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_clearAlarmStatus',0,1,75,9
	.word	.L195
	.byte	1,1,1
	.word	.L30,.L199,.L29
	.byte	4
	.byte	'alarm',0,1,75,46
	.word	.L200,.L201
	.byte	5
	.word	.L202
	.byte	6
	.byte	'passwd',0,1,77,12
	.word	.L203,.L204
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_clearAlarmStatus')
	.sect	'.debug_abbrev'
.L86:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0
	.byte	3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_clearAlarmStatus')
	.sect	'.debug_line'
.L87:
	.word	.L374-.L373
.L373:
	.half	3
	.word	.L376-.L375
.L375:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L376:
	.byte	5,9,7,0,5,2
	.word	.L30
	.byte	3,202,0,1,5,60,3,2,1,5,23,9
	.half	.L277-.L30
	.byte	1,5,24,9
	.half	.L280-.L277
	.byte	3,5,1,5,22,1,5,34,9
	.half	.L377-.L280
	.byte	3,3,1,5,15,9
	.half	.L279-.L377
	.byte	3,3,1,5,32,9
	.half	.L378-.L279
	.byte	3,4,1,5,15,9
	.half	.L281-.L378
	.byte	3,124,1,5,38,9
	.half	.L379-.L281
	.byte	3,118,1,5,36,9
	.half	.L380-.L379
	.byte	1,9
	.half	.L381-.L380
	.byte	3,1,1,5,18,9
	.half	.L382-.L381
	.byte	3,9,1,9
	.half	.L383-.L382
	.byte	3,1,1,5,31,9
	.half	.L384-.L383
	.byte	1,5,33,3,127,1,5,32,9
	.half	.L385-.L384
	.byte	3,4,1,5,28,9
	.half	.L386-.L385
	.byte	3,2,1,5,1,9
	.half	.L278-.L386
	.byte	3,1,1,7,9
	.half	.L89-.L278
	.byte	0,1,1
.L374:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_clearAlarmStatus')
	.sect	'.debug_ranges'
.L88:
	.word	-1,.L30,0,.L89-.L30,0,0
.L202:
	.word	-1,.L30,0,.L199-.L30,-1,.L32,0,.L184-.L32,-1,.L34,0,.L194-.L34,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_configAlarmActionPES')
	.sect	'.debug_info'
.L90:
	.word	269
	.half	3
	.word	.L91
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L93,.L92
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_configAlarmActionPES',0,1,98,6,1,1,1
	.word	.L36,.L205,.L35
	.byte	4
	.byte	'pesAction',0,1,98,40
	.word	.L195,.L206
	.byte	5
	.word	.L36,.L205
	.byte	6
	.byte	'passwd',0,1,100,12
	.word	.L203,.L207
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_configAlarmActionPES')
	.sect	'.debug_abbrev'
.L91:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_configAlarmActionPES')
	.sect	'.debug_line'
.L92:
	.word	.L388-.L387
.L387:
	.half	3
	.word	.L390-.L389
.L389:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L390:
	.byte	5,6,7,0,5,2
	.word	.L36
	.byte	3,225,0,1,5,53,3,5,1,5,16,9
	.half	.L283-.L36
	.byte	1,5,38,9
	.half	.L286-.L283
	.byte	3,2,1,5,25,9
	.half	.L284-.L286
	.byte	3,14,1,5,36,9
	.half	.L391-.L284
	.byte	3,3,1,5,25,9
	.half	.L287-.L391
	.byte	3,125,1,5,30,9
	.half	.L392-.L287
	.byte	1,5,36,9
	.half	.L285-.L392
	.byte	3,3,1,5,1,7,9
	.half	.L94-.L285
	.byte	3,2,0,1,1
.L388:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_configAlarmActionPES')
	.sect	'.debug_ranges'
.L93:
	.word	-1,.L36,0,.L94-.L36,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_enableFaultToRunState')
	.sect	'.debug_info'
.L95:
	.word	268
	.half	3
	.word	.L96
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L98,.L97
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_enableFaultToRunState',0,1,127,6,1,1,1
	.word	.L38,.L208,.L37
	.byte	4
	.byte	'enable',0,1,127,43
	.word	.L195,.L209
	.byte	5
	.word	.L38,.L208
	.byte	6
	.byte	'passwd',0,1,129,1,12
	.word	.L203,.L210
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_enableFaultToRunState')
	.sect	'.debug_abbrev'
.L96:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_enableFaultToRunState')
	.sect	'.debug_line'
.L97:
	.word	.L394-.L393
.L393:
	.half	3
	.word	.L396-.L395
.L395:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L396:
	.byte	5,6,7,0,5,2
	.word	.L38
	.byte	3,254,0,1,5,53,3,5,1,5,16,9
	.half	.L288-.L38
	.byte	1,5,38,9
	.half	.L291-.L288
	.byte	3,2,1,5,25,9
	.half	.L290-.L291
	.byte	3,3,1,5,36,9
	.half	.L397-.L290
	.byte	3,3,1,5,25,9
	.half	.L292-.L397
	.byte	3,125,1,5,32,9
	.half	.L398-.L292
	.byte	1,5,36,9
	.half	.L289-.L398
	.byte	3,3,1,5,1,7,9
	.half	.L99-.L289
	.byte	3,2,0,1,1
.L394:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_enableFaultToRunState')
	.sect	'.debug_ranges'
.L98:
	.word	-1,.L38,0,.L99-.L38,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_enablePortEmergencyStop')
	.sect	'.debug_info'
.L100:
	.word	272
	.half	3
	.word	.L101
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L103,.L102
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_enablePortEmergencyStop',0,1,145,1,6,1,1,1
	.word	.L40,.L211,.L39
	.byte	4
	.byte	'enable',0,1,145,1,45
	.word	.L195,.L212
	.byte	5
	.word	.L40,.L211
	.byte	6
	.byte	'passwd',0,1,147,1,12
	.word	.L203,.L213
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_enablePortEmergencyStop')
	.sect	'.debug_abbrev'
.L101:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_enablePortEmergencyStop')
	.sect	'.debug_line'
.L102:
	.word	.L400-.L399
.L399:
	.half	3
	.word	.L402-.L401
.L401:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L402:
	.byte	5,6,7,0,5,2
	.word	.L40
	.byte	3,144,1,1,5,53,3,5,1,5,16,9
	.half	.L293-.L40
	.byte	1,5,38,9
	.half	.L296-.L293
	.byte	3,2,1,5,25,9
	.half	.L295-.L296
	.byte	3,3,1,5,36,9
	.half	.L403-.L295
	.byte	3,3,1,5,25,9
	.half	.L297-.L403
	.byte	3,125,1,5,30,9
	.half	.L404-.L297
	.byte	1,5,36,9
	.half	.L294-.L404
	.byte	3,3,1,5,1,7,9
	.half	.L104-.L294
	.byte	3,2,0,1,1
.L400:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_enablePortEmergencyStop')
	.sect	'.debug_ranges'
.L103:
	.word	-1,.L40,0,.L104-.L40,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_getAlarmAction')
	.sect	'.debug_info'
.L105:
	.word	344
	.half	3
	.word	.L106
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L108,.L107
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_getAlarmAction',0,1,163,1,9
	.word	.L195
	.byte	1,1,1
	.word	.L42,.L214,.L41
	.byte	4
	.byte	'alarm',0,1,163,1,44
	.word	.L200,.L215
	.byte	4
	.byte	'intAlarmAction',0,1,163,1,79
	.word	.L216,.L217
	.byte	5
	.word	.L218
	.byte	6
	.byte	'alarmGroup',0,1,165,1,13
	.word	.L203,.L219
	.byte	6
	.byte	'alarmPos',0,1,166,1,13
	.word	.L195,.L220
	.byte	6
	.byte	'alarmFSPAction',0,1,167,1,13
	.word	.L195,.L221
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_getAlarmAction')
	.sect	'.debug_abbrev'
.L106:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0
	.byte	3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_getAlarmAction')
	.sect	'.debug_line'
.L107:
	.word	.L406-.L405
.L405:
	.half	3
	.word	.L408-.L407
.L407:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L408:
	.byte	5,39,7,0,5,2
	.word	.L42
	.byte	3,164,1,1,5,37,9
	.half	.L409-.L42
	.byte	1,9
	.half	.L298-.L409
	.byte	3,1,1,5,67,9
	.half	.L299-.L298
	.byte	3,7,1,5,82,9
	.half	.L410-.L299
	.byte	3,126,1,9
	.half	.L411-.L410
	.byte	3,1,1,5,85,9
	.half	.L412-.L411
	.byte	1,9
	.half	.L413-.L412
	.byte	3,127,1,5,82,3,2,1,5,85,9
	.half	.L414-.L413
	.byte	1,5,90,9
	.half	.L415-.L414
	.byte	3,127,1,5,21,3,127,1,5,33,9
	.half	.L416-.L415
	.byte	3,5,1,5,39,9
	.half	.L417-.L416
	.byte	1,5,51,9
	.half	.L418-.L417
	.byte	1,5,54,9
	.half	.L419-.L418
	.byte	1,5,1,9
	.half	.L420-.L419
	.byte	3,2,1,7,9
	.half	.L109-.L420
	.byte	0,1,1
.L406:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_getAlarmAction')
	.sect	'.debug_ranges'
.L108:
	.word	-1,.L42,0,.L109-.L42,0,0
.L218:
	.word	-1,.L42,0,.L214-.L42,-1,.L44,0,.L189-.L44,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_getAlarmGroupDebugStatus')
	.sect	'.debug_info'
.L110:
	.word	286
	.half	3
	.word	.L111
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L113,.L112
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_getAlarmGroupDebugStatus',0,1,181,1,8
	.word	.L222
	.byte	1,1,1
	.word	.L46,.L223,.L45
	.byte	4
	.byte	'alarmGroup',0,1,181,1,46
	.word	.L195,.L224
	.byte	5
	.word	.L46,.L223
	.byte	6
	.byte	'alarmStatus',0,1,183,1,12
	.word	.L222,.L225
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_getAlarmGroupDebugStatus')
	.sect	'.debug_abbrev'
.L111:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_getAlarmGroupDebugStatus')
	.sect	'.debug_line'
.L112:
	.word	.L422-.L421
.L421:
	.half	3
	.word	.L424-.L423
.L423:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L424:
	.byte	5,29,7,0,5,2
	.word	.L46
	.byte	3,186,1,1,5,32,9
	.half	.L425-.L46
	.byte	1,5,44,9
	.half	.L426-.L425
	.byte	1,5,1,9
	.half	.L300-.L426
	.byte	3,2,1,7,9
	.half	.L114-.L300
	.byte	0,1,1
.L422:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_getAlarmGroupDebugStatus')
	.sect	'.debug_ranges'
.L113:
	.word	-1,.L46,0,.L114-.L46,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_getAlarmStatus')
	.sect	'.debug_info'
.L115:
	.word	317
	.half	3
	.word	.L116
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L118,.L117
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_getAlarmStatus',0,1,192,1,9
	.word	.L195
	.byte	1,1,1
	.word	.L48,.L226,.L47
	.byte	4
	.byte	'alarm',0,1,192,1,44
	.word	.L200,.L227
	.byte	5
	.word	.L48,.L226
	.byte	6
	.byte	'alarmGroup',0,1,194,1,13
	.word	.L203,.L228
	.byte	6
	.byte	'alarmPos',0,1,195,1,13
	.word	.L195,.L229
	.byte	6
	.byte	'alarmStatus',0,1,197,1,13
	.word	.L195,.L230
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_getAlarmStatus')
	.sect	'.debug_abbrev'
.L116:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_getAlarmStatus')
	.sect	'.debug_line'
.L117:
	.word	.L428-.L427
.L427:
	.half	3
	.word	.L430-.L429
.L429:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L430:
	.byte	5,40,7,0,5,2
	.word	.L48
	.byte	3,193,1,1,5,38,9
	.half	.L431-.L48
	.byte	1,9
	.half	.L301-.L431
	.byte	3,1,1,5,48,3,2,1,5,51,9
	.half	.L432-.L301
	.byte	1,5,63,9
	.half	.L433-.L432
	.byte	1,5,66,9
	.half	.L302-.L433
	.byte	1,5,79,9
	.half	.L434-.L302
	.byte	1,5,1,3,3,1,7,9
	.half	.L119-.L434
	.byte	0,1,1
.L428:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_getAlarmStatus')
	.sect	'.debug_ranges'
.L118:
	.word	-1,.L48,0,.L119-.L48,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_getRTMissedEvent')
	.sect	'.debug_info'
.L120:
	.word	279
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L123,.L122
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_getRTMissedEvent',0,1,203,1,9
	.word	.L195
	.byte	1,1,1
	.word	.L50,.L231,.L49
	.byte	4
	.byte	'timerNum',0,1,203,1,39
	.word	.L195,.L232
	.byte	5
	.word	.L50,.L231
	.byte	6
	.byte	'timerMissEvent',0,1,205,1,13
	.word	.L195,.L233
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_getRTMissedEvent')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_getRTMissedEvent')
	.sect	'.debug_line'
.L122:
	.word	.L436-.L435
.L435:
	.half	3
	.word	.L438-.L437
.L437:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L438:
	.byte	5,28,7,0,5,2
	.word	.L50
	.byte	3,204,1,1,5,10,9
	.half	.L304-.L50
	.byte	3,4,1,7,9
	.half	.L439-.L304
	.byte	3,3,1,5,1,7,9
	.half	.L440-.L439
	.byte	3,9,1,5,42,7,9
	.half	.L8-.L440
	.byte	3,117,1,5,1,9
	.half	.L441-.L8
	.byte	3,11,1,5,42,7,9
	.half	.L9-.L441
	.byte	3,120,1,5,1,9
	.half	.L305-.L9
	.byte	3,8,1,7,9
	.half	.L124-.L305
	.byte	0,1,1
.L436:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_getRTMissedEvent')
	.sect	'.debug_ranges'
.L123:
	.word	-1,.L50,0,.L124-.L50,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_getSmuState')
	.sect	'.debug_info'
.L125:
	.word	223
	.half	3
	.word	.L126
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L128,.L127
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_getSmuState',0,1,224,1,17
	.word	.L234
	.byte	1,1,1
	.word	.L52,.L235,.L51
	.byte	4
	.word	.L52,.L235
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_getSmuState')
	.sect	'.debug_abbrev'
.L126:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_getSmuState')
	.sect	'.debug_line'
.L127:
	.word	.L443-.L442
.L442:
	.half	3
	.word	.L445-.L444
.L444:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L445:
	.byte	5,46,7,0,5,2
	.word	.L52
	.byte	3,226,1,1,5,1,9
	.half	.L446-.L52
	.byte	3,1,1,7,9
	.half	.L129-.L446
	.byte	0,1,1
.L443:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_getSmuState')
	.sect	'.debug_ranges'
.L128:
	.word	-1,.L52,0,.L129-.L52,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_lockConfigRegisters')
	.sect	'.debug_info'
.L130:
	.word	248
	.half	3
	.word	.L131
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L133,.L132
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_lockConfigRegisters',0,1,231,1,6,1,1,1
	.word	.L54,.L236,.L53
	.byte	4
	.word	.L54,.L236
	.byte	5
	.byte	'passwd',0,1,233,1,12
	.word	.L203,.L237
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_lockConfigRegisters')
	.sect	'.debug_abbrev'
.L131:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_lockConfigRegisters')
	.sect	'.debug_line'
.L132:
	.word	.L448-.L447
.L447:
	.half	3
	.word	.L450-.L449
.L449:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L450:
	.byte	5,26,7,0,5,2
	.word	.L54
	.byte	3,235,1,1,5,37,9
	.half	.L451-.L54
	.byte	1,5,5,9
	.half	.L452-.L451
	.byte	1,5,53,7,9
	.half	.L453-.L452
	.byte	3,2,1,5,16,9
	.half	.L306-.L453
	.byte	1,5,38,9
	.half	.L308-.L306
	.byte	3,2,1,5,36,9
	.half	.L307-.L308
	.byte	3,6,1,5,26,3,125,1,5,34,9
	.half	.L309-.L307
	.byte	1,5,36,9
	.half	.L454-.L309
	.byte	3,3,1,5,1,7,9
	.half	.L14-.L454
	.byte	3,2,1,7,9
	.half	.L134-.L14
	.byte	0,1,1
.L448:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_lockConfigRegisters')
	.sect	'.debug_ranges'
.L133:
	.word	-1,.L54,0,.L134-.L54,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_releaseFSP')
	.sect	'.debug_info'
.L135:
	.word	222
	.half	3
	.word	.L136
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L138,.L137
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_releaseFSP',0,1,251,1,9
	.word	.L195
	.byte	1,1,1
	.word	.L56,.L238,.L55
	.byte	4
	.word	.L56,.L238
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_releaseFSP')
	.sect	'.debug_abbrev'
.L136:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_releaseFSP')
	.sect	'.debug_line'
.L137:
	.word	.L456-.L455
.L455:
	.half	3
	.word	.L458-.L457
.L457:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L458:
	.byte	5,24,7,0,5,2
	.word	.L56
	.byte	3,129,2,1,5,22,9
	.half	.L459-.L56
	.byte	1,5,1,9
	.half	.L460-.L459
	.byte	3,7,1,7,9
	.half	.L139-.L460
	.byte	0,1,1
.L456:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_releaseFSP')
	.sect	'.debug_ranges'
.L138:
	.word	-1,.L56,0,.L139-.L56,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_setAlarmAction')
	.sect	'.debug_info'
.L140:
	.word	366
	.half	3
	.word	.L141
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L143,.L142
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_setAlarmAction',0,1,140,2,6,1,1,1
	.word	.L58,.L239,.L57
	.byte	4
	.byte	'alarm',0,1,140,2,41
	.word	.L200,.L240
	.byte	4
	.byte	'intAlarmAction',0,1,140,2,75
	.word	.L241,.L242
	.byte	5
	.word	.L58,.L239
	.byte	6
	.byte	'alarmGroupCFMask',0,1,145,2,12
	.word	.L222,.L243
	.byte	6
	.byte	'alarmGroup',0,1,146,2,12
	.word	.L203,.L244
	.byte	6
	.byte	'alarmPos',0,1,147,2,12
	.word	.L195,.L245
	.byte	6
	.byte	'passwd',0,1,148,2,12
	.word	.L203,.L246
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_setAlarmAction')
	.sect	'.debug_abbrev'
.L141:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_setAlarmAction')
	.sect	'.debug_line'
.L142:
	.word	.L462-.L461
.L461:
	.half	3
	.word	.L464-.L463
.L463:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L464:
	.byte	5,38,7,0,5,2
	.word	.L58
	.byte	3,145,2,1,5,36,9
	.half	.L465-.L58
	.byte	1,5,6,9
	.half	.L466-.L465
	.byte	3,122,1,5,36,9
	.half	.L314-.L466
	.byte	3,6,1,9
	.half	.L312-.L314
	.byte	3,1,1,5,60,3,1,1,5,23,9
	.half	.L310-.L312
	.byte	1,5,26,9
	.half	.L315-.L310
	.byte	3,7,1,5,39,9
	.half	.L467-.L315
	.byte	1,5,24,9
	.half	.L468-.L467
	.byte	1,5,34,9
	.half	.L313-.L468
	.byte	3,10,1,5,20,9
	.half	.L311-.L313
	.byte	3,3,1,5,25,9
	.half	.L469-.L311
	.byte	1,5,23,9
	.half	.L470-.L469
	.byte	1,5,56,9
	.half	.L471-.L470
	.byte	3,5,1,5,37,9
	.half	.L472-.L471
	.byte	3,115,1,5,71,3,13,1,5,45,9
	.half	.L473-.L472
	.byte	3,115,1,5,68,3,14,1,5,74,9
	.half	.L474-.L473
	.byte	3,127,1,5,94,9
	.half	.L475-.L474
	.byte	1,5,38,1,5,44,9
	.half	.L476-.L475
	.byte	3,116,1,5,71,9
	.half	.L477-.L476
	.byte	3,13,1,5,32,9
	.half	.L478-.L477
	.byte	3,6,1,5,74,9
	.half	.L316-.L478
	.byte	3,122,1,5,52,9
	.half	.L479-.L316
	.byte	3,115,1,5,94,9
	.half	.L480-.L479
	.byte	3,13,1,5,38,1,5,44,9
	.half	.L481-.L480
	.byte	3,116,1,5,71,9
	.half	.L482-.L481
	.byte	3,13,1,5,74,9
	.half	.L483-.L482
	.byte	1,5,52,9
	.half	.L484-.L483
	.byte	3,115,1,5,94,9
	.half	.L485-.L484
	.byte	3,13,1,5,38,1,5,40,9
	.half	.L486-.L485
	.byte	3,2,1,5,38,1,5,32,9
	.half	.L487-.L486
	.byte	3,3,1,5,1,7,9
	.half	.L144-.L487
	.byte	3,1,0,1,1
.L462:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_setAlarmAction')
	.sect	'.debug_ranges'
.L143:
	.word	-1,.L58,0,.L144-.L58,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_setAlarmStatus')
	.sect	'.debug_info'
.L145:
	.word	384
	.half	3
	.word	.L146
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L148,.L147
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_setAlarmStatus',0,1,184,2,9
	.word	.L195
	.byte	1,1,1
	.word	.L60,.L247,.L59
	.byte	4
	.byte	'alarm',0,1,184,2,44
	.word	.L200,.L248
	.byte	5
	.word	.L60,.L247
	.byte	6
	.byte	'passwd',0,1,186,2,21
	.word	.L203,.L249
	.byte	6
	.byte	'alarmGroup',0,1,187,2,21
	.word	.L203,.L250
	.byte	6
	.byte	'alarmPos',0,1,188,2,21
	.word	.L195,.L251
	.byte	6
	.byte	'smuState',0,1,189,2,21
	.word	.L234,.L252
	.byte	6
	.byte	'status',0,1,190,2,21
	.word	.L195,.L253
	.byte	5
	.word	.L16,.L17
	.byte	6
	.byte	'cmdSfr',0,1,213,2,21
	.word	.L254,.L255
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_setAlarmStatus')
	.sect	'.debug_abbrev'
.L146:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_setAlarmStatus')
	.sect	'.debug_line'
.L147:
	.word	.L489-.L488
.L488:
	.half	3
	.word	.L491-.L490
.L490:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L491:
	.byte	5,9,7,0,5,2
	.word	.L60
	.byte	3,183,2,1,5,69,3,2,1,5,47,9
	.half	.L317-.L60
	.byte	3,1,1,5,50,3,6,1,5,45,9
	.half	.L492-.L317
	.byte	3,122,1,5,50,3,6,1,5,32,9
	.half	.L493-.L492
	.byte	3,121,1,5,50,9
	.half	.L320-.L493
	.byte	3,7,1,5,45,9
	.half	.L494-.L320
	.byte	3,122,1,9
	.half	.L323-.L494
	.byte	3,1,1,5,32,9
	.half	.L324-.L323
	.byte	3,2,1,5,5,9
	.half	.L318-.L324
	.byte	3,5,1,5,38,7,9
	.half	.L495-.L318
	.byte	3,6,1,5,19,9
	.half	.L319-.L495
	.byte	3,3,1,5,14,9
	.half	.L496-.L319
	.byte	3,1,1,5,19,9
	.half	.L322-.L496
	.byte	3,127,1,5,27,9
	.half	.L497-.L322
	.byte	3,1,1,5,22,9
	.half	.L498-.L497
	.byte	3,127,1,5,36,9
	.half	.L499-.L498
	.byte	3,3,1,5,37,9
	.half	.L325-.L499
	.byte	3,125,1,5,36,9
	.half	.L500-.L325
	.byte	3,3,1,5,45,9
	.half	.L326-.L500
	.byte	3,122,1,5,42,9
	.half	.L16-.L326
	.byte	3,13,1,5,26,9
	.half	.L328-.L16
	.byte	3,1,1,9
	.half	.L329-.L328
	.byte	3,1,1,3,1,1,5,44,9
	.half	.L321-.L329
	.byte	3,1,1,5,5,9
	.half	.L17-.L321
	.byte	3,3,1,5,1,3,1,1,7,9
	.half	.L149-.L17
	.byte	0,1,1
.L489:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_setAlarmStatus')
	.sect	'.debug_ranges'
.L148:
	.word	-1,.L60,0,.L149-.L60,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_setFspMode')
	.sect	'.debug_info'
.L150:
	.word	257
	.half	3
	.word	.L151
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L153,.L152
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_setFspMode',0,1,225,2,6,1,1,1
	.word	.L62,.L256,.L61
	.byte	4
	.byte	'mode',0,1,225,2,39
	.word	.L257,.L258
	.byte	5
	.word	.L62,.L256
	.byte	6
	.byte	'passwd',0,1,227,2,12
	.word	.L203,.L259
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_setFspMode')
	.sect	'.debug_abbrev'
.L151:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_setFspMode')
	.sect	'.debug_line'
.L152:
	.word	.L502-.L501
.L501:
	.half	3
	.word	.L504-.L503
.L503:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L504:
	.byte	5,6,7,0,5,2
	.word	.L62
	.byte	3,224,2,1,5,53,3,4,1,5,16,9
	.half	.L331-.L62
	.byte	1,5,38,9
	.half	.L334-.L331
	.byte	3,2,1,5,25,9
	.half	.L333-.L334
	.byte	3,3,1,5,36,9
	.half	.L505-.L333
	.byte	3,3,1,5,25,9
	.half	.L335-.L505
	.byte	3,125,1,5,31,9
	.half	.L506-.L335
	.byte	1,5,36,9
	.half	.L332-.L506
	.byte	3,3,1,5,1,7,9
	.half	.L154-.L332
	.byte	3,2,0,1,1
.L502:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_setFspMode')
	.sect	'.debug_ranges'
.L153:
	.word	-1,.L62,0,.L154-.L62,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_stopRT')
	.sect	'.debug_info'
.L155:
	.word	261
	.half	3
	.word	.L156
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L158,.L157
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_stopRT',0,1,242,2,9
	.word	.L195
	.byte	1,1,1
	.word	.L64,.L260,.L63
	.byte	4
	.byte	'timerNum',0,1,242,2,29
	.word	.L195,.L261
	.byte	5
	.word	.L64,.L260
	.byte	6
	.byte	'cmdSfr',0,1,245,2,17
	.word	.L254,.L262
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_stopRT')
	.sect	'.debug_abbrev'
.L156:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_stopRT')
	.sect	'.debug_line'
.L157:
	.word	.L508-.L507
.L507:
	.half	3
	.word	.L510-.L509
.L509:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L510:
	.byte	5,38,7,0,5,2
	.word	.L64
	.byte	3,245,2,1,5,22,9
	.half	.L337-.L64
	.byte	3,1,1,9
	.half	.L338-.L337
	.byte	3,1,1,3,1,1,5,28,9
	.half	.L336-.L338
	.byte	3,2,1,5,1,9
	.half	.L339-.L336
	.byte	3,1,1,7,9
	.half	.L159-.L339
	.byte	0,1,1
.L508:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_stopRT')
	.sect	'.debug_ranges'
.L158:
	.word	-1,.L64,0,.L159-.L64,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_unlockConfigRegisters')
	.sect	'.debug_info'
.L160:
	.word	274
	.half	3
	.word	.L161
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L163,.L162
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_unlockConfigRegisters',0,1,255,2,9
	.word	.L195
	.byte	1,1,1
	.word	.L66,.L263,.L65
	.byte	4
	.word	.L66,.L263
	.byte	5
	.byte	'passwd',0,1,129,3,13
	.word	.L203,.L264
	.byte	5
	.byte	'status',0,1,130,3,13
	.word	.L195,.L265
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_unlockConfigRegisters')
	.sect	'.debug_abbrev'
.L161:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_unlockConfigRegisters')
	.sect	'.debug_line'
.L162:
	.word	.L512-.L511
.L511:
	.half	3
	.word	.L514-.L513
.L513:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L514:
	.byte	5,26,7,0,5,2
	.word	.L66
	.byte	3,132,3,1,5,20,9
	.half	.L515-.L66
	.byte	3,125,1,5,26,9
	.half	.L340-.L515
	.byte	3,3,1,5,37,9
	.half	.L516-.L340
	.byte	1,5,5,9
	.half	.L517-.L516
	.byte	1,5,53,7,9
	.half	.L518-.L517
	.byte	3,2,1,5,16,9
	.half	.L341-.L518
	.byte	1,5,38,9
	.half	.L343-.L341
	.byte	3,2,1,5,29,9
	.half	.L342-.L343
	.byte	3,3,1,5,27,1,5,36,9
	.half	.L519-.L342
	.byte	3,3,1,5,55,9
	.half	.L520-.L519
	.byte	3,120,1,5,16,9
	.half	.L20-.L520
	.byte	3,13,1,5,5,9
	.half	.L21-.L20
	.byte	3,3,1,5,1,3,1,1,7,9
	.half	.L164-.L21
	.byte	0,1,1
.L512:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_unlockConfigRegisters')
	.sect	'.debug_ranges'
.L163:
	.word	-1,.L66,0,.L164-.L66,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_ConfigureInterruptGeneration')
	.sect	'.debug_info'
.L165:
	.word	337
	.half	3
	.word	.L166
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L168,.L167
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_ConfigureInterruptGeneration',0,1,155,3,6,1,1,1
	.word	.L68,.L266,.L67
	.byte	4
	.byte	'config',0,1,155,3,82
	.word	.L267,.L268
	.byte	4
	.byte	'intRequest',0,1,155,3,114
	.word	.L269,.L270
	.byte	5
	.word	.L68,.L266
	.byte	6
	.byte	'passwd',0,1,157,3,17
	.word	.L203,.L271
	.byte	6
	.byte	'shift',0,1,158,3,17
	.word	.L195,.L272
	.byte	6
	.byte	'agc',0,1,160,3,17
	.word	.L273,.L274
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_ConfigureInterruptGeneration')
	.sect	'.debug_abbrev'
.L166:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_ConfigureInterruptGeneration')
	.sect	'.debug_line'
.L167:
	.word	.L522-.L521
.L521:
	.half	3
	.word	.L524-.L523
.L523:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L524:
	.byte	5,28,7,0,5,2
	.word	.L68
	.byte	3,161,3,1,5,22,9
	.half	.L525-.L68
	.byte	3,1,1,5,28,9
	.half	.L344-.L525
	.byte	3,127,1,5,6,9
	.half	.L526-.L344
	.byte	3,121,1,5,28,9
	.half	.L346-.L526
	.byte	3,7,1,5,22,9
	.half	.L347-.L346
	.byte	3,1,1,5,49,3,4,1,5,12,9
	.half	.L345-.L347
	.byte	1,5,34,9
	.half	.L350-.L345
	.byte	3,3,1,5,20,9
	.half	.L349-.L350
	.byte	3,3,1,5,14,9
	.half	.L527-.L349
	.byte	3,120,1,5,20,9
	.half	.L528-.L527
	.byte	3,8,1,5,25,9
	.half	.L529-.L528
	.byte	1,5,23,9
	.half	.L530-.L529
	.byte	1,5,16,9
	.half	.L531-.L530
	.byte	3,120,1,5,18,9
	.half	.L532-.L531
	.byte	1,5,14,9
	.half	.L533-.L532
	.byte	1,5,11,9
	.half	.L534-.L533
	.byte	3,11,1,5,15,9
	.half	.L348-.L534
	.byte	3,116,1,5,17,9
	.half	.L535-.L348
	.byte	1,5,32,9
	.half	.L536-.L535
	.byte	3,22,1,5,34,9
	.half	.L351-.L536
	.byte	3,121,1,5,22,9
	.half	.L352-.L351
	.byte	1,5,23,3,2,1,5,25,9
	.half	.L537-.L352
	.byte	3,2,1,5,23,9
	.half	.L538-.L537
	.byte	1,5,32,9
	.half	.L539-.L538
	.byte	3,3,1,5,1,7,9
	.half	.L169-.L539
	.byte	3,1,0,1,1
.L522:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_ConfigureInterruptGeneration')
	.sect	'.debug_ranges'
.L168:
	.word	-1,.L68,0,.L169-.L68,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmu_temporaryLockConfigRegisters')
	.sect	'.debug_info'
.L170:
	.word	257
	.half	3
	.word	.L171
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L173,.L172
	.byte	2
	.word	.L71
	.byte	3
	.byte	'IfxSmu_temporaryLockConfigRegisters',0,1,190,3,6,1,1,1
	.word	.L70,.L275,.L69
	.byte	4
	.word	.L70,.L275
	.byte	5
	.byte	'passwd',0,1,192,3,12
	.word	.L203,.L276
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmu_temporaryLockConfigRegisters')
	.sect	'.debug_abbrev'
.L171:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmu_temporaryLockConfigRegisters')
	.sect	'.debug_line'
.L172:
	.word	.L541-.L540
.L540:
	.half	3
	.word	.L543-.L542
.L542:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L543:
	.byte	5,53,7,0,5,2
	.word	.L70
	.byte	3,194,3,1,5,16,9
	.half	.L353-.L70
	.byte	1,5,38,9
	.half	.L355-.L353
	.byte	3,2,1,5,36,9
	.half	.L354-.L355
	.byte	3,6,1,5,27,3,125,1,5,29,9
	.half	.L356-.L354
	.byte	1,5,27,1,5,36,9
	.half	.L544-.L356
	.byte	3,3,1,5,1,7,9
	.half	.L174-.L544
	.byte	3,2,0,1,1
.L541:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmu_temporaryLockConfigRegisters')
	.sect	'.debug_ranges'
.L173:
	.word	-1,.L70,0,.L174-.L70,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_8')
	.sect	'.debug_info'
.L175:
	.word	198
	.half	3
	.word	.L176
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L178,.L177
	.byte	2
	.word	.L71
	.byte	3
	.byte	'.cocofun_8',0,1,52,9,1
	.word	.L26,.L179,.L25
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_8')
	.sect	'.debug_abbrev'
.L176:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_8')
	.sect	'.debug_line'
.L177:
	.word	.L546-.L545
.L545:
	.half	3
	.word	.L548-.L547
.L547:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L548:
	.byte	5,22,7,0,5,2
	.word	.L26
	.byte	3,54,1,5,28,9
	.half	.L549-.L26
	.byte	3,5,1,9
	.half	.L179-.L549
	.byte	0,1,1,5,22,0,5,2
	.word	.L26
	.byte	3,196,0,1,5,28,9
	.half	.L549-.L26
	.byte	3,2,1,9
	.half	.L550-.L549
	.byte	3,117,1,7,9
	.half	.L179-.L550
	.byte	0,1,1,5,22,0,5,2
	.word	.L26
	.byte	3,129,2,1,5,28,9
	.half	.L549-.L26
	.byte	3,6,1,9
	.half	.L550-.L549
	.byte	3,180,126,1,7,9
	.half	.L179-.L550
	.byte	0,1,1
.L546:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_8')
	.sect	'.debug_ranges'
.L178:
	.word	-1,.L26,0,.L179-.L26,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_9')
	.sect	'.debug_info'
.L180:
	.word	198
	.half	3
	.word	.L181
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L183,.L182
	.byte	2
	.word	.L71
	.byte	3
	.byte	'.cocofun_9',0,1,75,9,1
	.word	.L32,.L184,.L31
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_9')
	.sect	'.debug_abbrev'
.L181:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_9')
	.sect	'.debug_line'
.L182:
	.word	.L552-.L551
.L551:
	.half	3
	.word	.L554-.L553
.L553:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L554:
	.byte	5,28,7,0,5,2
	.word	.L32
	.byte	3,221,0,1,9
	.half	.L184-.L32
	.byte	0,1,1,5,28,0,5,2
	.word	.L32
	.byte	3,221,0,1,9
	.half	.L282-.L32
	.byte	3,157,2,1,3,227,125,1,7,9
	.half	.L184-.L282
	.byte	0,1,1
.L552:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_9')
	.sect	'.debug_ranges'
.L183:
	.word	-1,.L32,0,.L184-.L32,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_10')
	.sect	'.debug_info'
.L185:
	.word	200
	.half	3
	.word	.L186
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L188,.L187
	.byte	2
	.word	.L71
	.byte	3
	.byte	'.cocofun_10',0,1,163,1,9,1
	.word	.L44,.L189,.L43
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_10')
	.sect	'.debug_abbrev'
.L186:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_10')
	.sect	'.debug_line'
.L187:
	.word	.L556-.L555
.L555:
	.half	3
	.word	.L558-.L557
.L557:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L558:
	.byte	5,67,7,0,5,2
	.word	.L44
	.byte	3,172,1,1,9
	.half	.L189-.L44
	.byte	0,1,1,5,56,0,5,2
	.word	.L44
	.byte	3,172,2,1,5,67,9
	.half	.L559-.L44
	.byte	3,128,127,1,7,9
	.half	.L189-.L559
	.byte	0,1,1
.L556:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_10')
	.sect	'.debug_ranges'
.L188:
	.word	-1,.L44,0,.L189-.L44,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_11')
	.sect	'.debug_info'
.L190:
	.word	199
	.half	3
	.word	.L191
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L193,.L192
	.byte	2
	.word	.L71
	.byte	3
	.byte	'.cocofun_11',0,1,75,9,1
	.word	.L34,.L194,.L33
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_11')
	.sect	'.debug_abbrev'
.L191:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_11')
	.sect	'.debug_line'
.L192:
	.word	.L561-.L560
.L560:
	.half	3
	.word	.L563-.L562
.L562:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmu.c',0,0,0,0,0
.L563:
	.byte	5,28,7,0,5,2
	.word	.L34
	.byte	3,221,0,1,9
	.half	.L194-.L34
	.byte	0,1,1,5,28,0,5,2
	.word	.L34
	.byte	3,250,2,1,9
	.half	.L564-.L34
	.byte	3,227,125,1,7,9
	.half	.L194-.L564
	.byte	0,1,1,5,42,0,5,2
	.word	.L34
	.byte	3,209,1,1,5,28,9
	.half	.L564-.L34
	.byte	3,140,127,1,7,9
	.half	.L194-.L564
	.byte	0,1,1,5,42,0,5,2
	.word	.L34
	.byte	3,212,1,1,5,28,9
	.half	.L564-.L34
	.byte	3,137,127,1,7,9
	.half	.L194-.L564
	.byte	0,1,1,5,44,0,5,2
	.word	.L34
	.byte	3,217,2,1,5,28,9
	.half	.L564-.L34
	.byte	3,132,126,1,7,9
	.half	.L194-.L564
	.byte	0,1,1
.L561:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_11')
	.sect	'.debug_ranges'
.L193:
	.word	-1,.L34,0,.L194-.L34,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_10')
	.sect	'.debug_loc'
.L43:
	.word	-1,.L44,0,.L189-.L44
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_11')
	.sect	'.debug_loc'
.L33:
	.word	-1,.L34,0,.L194-.L34
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_8')
	.sect	'.debug_loc'
.L25:
	.word	-1,.L26,0,.L179-.L26
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_9')
	.sect	'.debug_loc'
.L31:
	.word	-1,.L32,0,.L184-.L32
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_ConfigureInterruptGeneration')
	.sect	'.debug_loc'
.L67:
	.word	-1,.L68,0,.L266-.L68
	.half	2
	.byte	138,0
	.word	0,0
.L274:
	.word	-1,.L68,.L347-.L68,.L348-.L68
	.half	1
	.byte	89
	.word	.L352-.L68,.L266-.L68
	.half	1
	.byte	89
	.word	0,0
.L268:
	.word	-1,.L68,0,.L344-.L68
	.half	1
	.byte	84
	.word	0,0
.L270:
	.word	-1,.L68,0,.L345-.L68
	.half	1
	.byte	85
	.word	.L346-.L68,.L266-.L68
	.half	1
	.byte	90
	.word	0,0
.L271:
	.word	-1,.L68,.L345-.L68,.L349-.L68
	.half	1
	.byte	82
	.word	.L350-.L68,.L266-.L68
	.half	1
	.byte	91
	.word	.L351-.L68,.L266-.L68
	.half	1
	.byte	84
	.word	0,0
.L272:
	.word	-1,.L68,.L345-.L68,.L266-.L68
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_activateFSP')
	.sect	'.debug_loc'
.L23:
	.word	-1,.L24,0,.L196-.L24
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_activateRunState')
	.sect	'.debug_loc'
.L27:
	.word	-1,.L28,0,.L198-.L28
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_clearAlarmStatus')
	.sect	'.debug_loc'
.L29:
	.word	-1,.L30,0,.L199-.L30
	.half	2
	.byte	138,0
	.word	0,0
.L201:
	.word	-1,.L30,0,.L277-.L30
	.half	1
	.byte	84
	.word	.L277-.L30,.L278-.L30
	.half	1
	.byte	88
	.word	.L34-.L30,.L194-.L30
	.half	1
	.byte	88
	.word	.L282-.L30,.L184-.L30
	.half	1
	.byte	88
	.word	0,0
.L204:
	.word	-1,.L30,.L277-.L30,.L279-.L30
	.half	1
	.byte	82
	.word	.L280-.L30,.L278-.L30
	.half	1
	.byte	89
	.word	.L281-.L30,.L278-.L30
	.half	1
	.byte	84
	.word	.L34-.L30,.L194-.L30
	.half	1
	.byte	89
	.word	.L282-.L30,.L184-.L30
	.half	1
	.byte	89
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_configAlarmActionPES')
	.sect	'.debug_loc'
.L35:
	.word	-1,.L36,0,.L205-.L36
	.half	2
	.byte	138,0
	.word	0,0
.L207:
	.word	-1,.L36,.L283-.L36,.L284-.L36
	.half	1
	.byte	82
	.word	.L286-.L36,.L205-.L36
	.half	1
	.byte	88
	.word	.L287-.L36,.L205-.L36
	.half	1
	.byte	84
	.word	0,0
.L206:
	.word	-1,.L36,0,.L283-.L36
	.half	1
	.byte	84
	.word	.L283-.L36,.L285-.L36
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_enableFaultToRunState')
	.sect	'.debug_loc'
.L37:
	.word	-1,.L38,0,.L208-.L38
	.half	2
	.byte	138,0
	.word	0,0
.L209:
	.word	-1,.L38,0,.L288-.L38
	.half	1
	.byte	84
	.word	.L288-.L38,.L289-.L38
	.half	1
	.byte	95
	.word	0,0
.L210:
	.word	-1,.L38,.L288-.L38,.L290-.L38
	.half	1
	.byte	82
	.word	.L291-.L38,.L208-.L38
	.half	1
	.byte	88
	.word	.L292-.L38,.L208-.L38
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_enablePortEmergencyStop')
	.sect	'.debug_loc'
.L39:
	.word	-1,.L40,0,.L211-.L40
	.half	2
	.byte	138,0
	.word	0,0
.L212:
	.word	-1,.L40,0,.L293-.L40
	.half	1
	.byte	84
	.word	.L293-.L40,.L294-.L40
	.half	1
	.byte	95
	.word	0,0
.L213:
	.word	-1,.L40,.L293-.L40,.L295-.L40
	.half	1
	.byte	82
	.word	.L296-.L40,.L211-.L40
	.half	1
	.byte	88
	.word	.L297-.L40,.L211-.L40
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_getAlarmAction')
	.sect	'.debug_loc'
.L41:
	.word	-1,.L42,0,.L214-.L42
	.half	2
	.byte	138,0
	.word	0,0
.L215:
	.word	-1,.L42,.L44-.L42,.L189-.L42
	.half	1
	.byte	84
	.word	0,.L214-.L42
	.half	1
	.byte	84
	.word	0,0
.L221:
	.word	0,0
.L219:
	.word	-1,.L42,.L44-.L42,.L189-.L42
	.half	1
	.byte	82
	.word	.L298-.L42,.L214-.L42
	.half	1
	.byte	82
	.word	0,0
.L220:
	.word	-1,.L42,.L44-.L42,.L189-.L42
	.half	5
	.byte	144,32,157,32,0
	.word	.L299-.L42,.L214-.L42
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L217:
	.word	-1,.L42,.L44-.L42,.L189-.L42
	.half	1
	.byte	100
	.word	0,.L214-.L42
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_getAlarmGroupDebugStatus')
	.sect	'.debug_loc'
.L45:
	.word	-1,.L46,0,.L223-.L46
	.half	2
	.byte	138,0
	.word	0,0
.L224:
	.word	-1,.L46,0,.L223-.L46
	.half	1
	.byte	84
	.word	0,0
.L225:
	.word	-1,.L46,.L300-.L46,.L223-.L46
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_getAlarmStatus')
	.sect	'.debug_loc'
.L47:
	.word	-1,.L48,0,.L226-.L48
	.half	2
	.byte	138,0
	.word	0,0
.L227:
	.word	-1,.L48,0,.L226-.L48
	.half	1
	.byte	84
	.word	0,0
.L228:
	.word	-1,.L48,.L301-.L48,.L302-.L48
	.half	1
	.byte	95
	.word	0,0
.L229:
	.word	-1,.L48,.L303-.L48,.L226-.L48
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L230:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_getRTMissedEvent')
	.sect	'.debug_loc'
.L49:
	.word	-1,.L50,0,.L231-.L50
	.half	2
	.byte	138,0
	.word	0,0
.L233:
	.word	-1,.L50,.L34-.L50,.L194-.L50
	.half	1
	.byte	82
	.word	.L304-.L50,.L9-.L50
	.half	1
	.byte	82
	.word	.L305-.L50,.L231-.L50
	.half	1
	.byte	82
	.word	0,0
.L232:
	.word	-1,.L50,.L34-.L50,.L194-.L50
	.half	1
	.byte	84
	.word	0,.L9-.L50
	.half	1
	.byte	84
	.word	.L305-.L50,.L231-.L50
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_getSmuState')
	.sect	'.debug_loc'
.L51:
	.word	-1,.L52,0,.L235-.L52
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_lockConfigRegisters')
	.sect	'.debug_loc'
.L53:
	.word	-1,.L54,0,.L236-.L54
	.half	2
	.byte	138,0
	.word	0,0
.L237:
	.word	-1,.L54,.L306-.L54,.L307-.L54
	.half	1
	.byte	82
	.word	.L308-.L54,.L14-.L54
	.half	1
	.byte	88
	.word	.L309-.L54,.L14-.L54
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_releaseFSP')
	.sect	'.debug_loc'
.L55:
	.word	-1,.L56,0,.L238-.L56
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_setAlarmAction')
	.sect	'.debug_loc'
.L57:
	.word	-1,.L58,0,.L239-.L58
	.half	2
	.byte	138,0
	.word	0,0
.L240:
	.word	-1,.L58,0,.L310-.L58
	.half	1
	.byte	84
	.word	0,0
.L244:
	.word	-1,.L58,.L44-.L58,.L189-.L58
	.half	1
	.byte	89
	.word	.L312-.L58,.L239-.L58
	.half	1
	.byte	89
	.word	0,0
.L243:
	.word	-1,.L58,.L44-.L58,.L189-.L58
	.half	1
	.byte	92
	.word	.L313-.L58,.L239-.L58
	.half	1
	.byte	92
	.word	0,0
.L245:
	.word	-1,.L58,.L44-.L58,.L189-.L58
	.half	1
	.byte	90
	.word	.L310-.L58,.L239-.L58
	.half	1
	.byte	90
	.word	0,0
.L242:
	.word	-1,.L58,0,.L310-.L58
	.half	1
	.byte	85
	.word	.L44-.L58,.L189-.L58
	.half	1
	.byte	88
	.word	.L314-.L58,.L239-.L58
	.half	1
	.byte	88
	.word	0,0
.L246:
	.word	-1,.L58,.L310-.L58,.L311-.L58
	.half	1
	.byte	82
	.word	.L44-.L58,.L189-.L58
	.half	1
	.byte	91
	.word	.L315-.L58,.L239-.L58
	.half	1
	.byte	91
	.word	.L316-.L58,.L239-.L58
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_setAlarmStatus')
	.sect	'.debug_loc'
.L59:
	.word	-1,.L60,0,.L247-.L60
	.half	2
	.byte	138,0
	.word	0,0
.L248:
	.word	-1,.L60,0,.L317-.L60
	.half	1
	.byte	84
	.word	.L317-.L60,.L318-.L60
	.half	1
	.byte	88
	.word	0,0
.L250:
	.word	-1,.L60,.L323-.L60,.L321-.L60
	.half	1
	.byte	90
	.word	.L34-.L60,.L194-.L60
	.half	1
	.byte	90
	.word	.L330-.L60,.L247-.L60
	.half	1
	.byte	90
	.word	0,0
.L251:
	.word	-1,.L60,.L324-.L60,.L321-.L60
	.half	1
	.byte	91
	.word	.L34-.L60,.L194-.L60
	.half	1
	.byte	91
	.word	.L330-.L60,.L247-.L60
	.half	1
	.byte	91
	.word	0,0
.L255:
	.word	-1,.L60,.L328-.L60,.L329-.L60
	.half	1
	.byte	95
	.word	.L34-.L60,.L194-.L60
	.half	1
	.byte	95
	.word	0,0
.L249:
	.word	-1,.L60,.L317-.L60,.L319-.L60
	.half	1
	.byte	82
	.word	.L320-.L60,.L321-.L60
	.half	1
	.byte	89
	.word	.L325-.L60,.L326-.L60
	.half	1
	.byte	84
	.word	.L16-.L60,.L321-.L60
	.half	1
	.byte	82
	.word	.L34-.L60,.L194-.L60
	.half	1
	.byte	89
	.word	.L34-.L60,.L194-.L60
	.half	1
	.byte	82
	.word	.L330-.L60,.L247-.L60
	.half	1
	.byte	89
	.word	.L330-.L60,.L17-.L60
	.half	1
	.byte	82
	.word	0,0
.L252:
	.word	-1,.L60,.L320-.L60,.L322-.L60
	.half	1
	.byte	95
	.word	.L16-.L60,.L327-.L60
	.half	1
	.byte	95
	.word	0,0
.L253:
	.word	-1,.L60,.L318-.L60,.L321-.L60
	.half	1
	.byte	88
	.word	.L34-.L60,.L194-.L60
	.half	1
	.byte	88
	.word	.L330-.L60,.L247-.L60
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_setFspMode')
	.sect	'.debug_loc'
.L61:
	.word	-1,.L62,0,.L256-.L62
	.half	2
	.byte	138,0
	.word	0,0
.L258:
	.word	-1,.L62,0,.L331-.L62
	.half	1
	.byte	84
	.word	.L331-.L62,.L332-.L62
	.half	1
	.byte	95
	.word	0,0
.L259:
	.word	-1,.L62,.L331-.L62,.L333-.L62
	.half	1
	.byte	82
	.word	.L334-.L62,.L256-.L62
	.half	1
	.byte	88
	.word	.L335-.L62,.L256-.L62
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_stopRT')
	.sect	'.debug_loc'
.L63:
	.word	-1,.L64,0,.L260-.L64
	.half	2
	.byte	138,0
	.word	0,0
.L262:
	.word	-1,.L64,.L337-.L64,.L338-.L64
	.half	1
	.byte	95
	.word	.L34-.L64,.L194-.L64
	.half	1
	.byte	95
	.word	0,0
.L261:
	.word	-1,.L64,0,.L336-.L64
	.half	1
	.byte	84
	.word	.L34-.L64,.L194-.L64
	.half	1
	.byte	84
	.word	.L282-.L64,.L184-.L64
	.half	1
	.byte	84
	.word	.L339-.L64,.L260-.L64
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_temporaryLockConfigRegisters')
	.sect	'.debug_loc'
.L69:
	.word	-1,.L70,0,.L275-.L70
	.half	2
	.byte	138,0
	.word	0,0
.L276:
	.word	-1,.L70,.L353-.L70,.L354-.L70
	.half	1
	.byte	82
	.word	.L355-.L70,.L275-.L70
	.half	1
	.byte	95
	.word	.L356-.L70,.L275-.L70
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmu_unlockConfigRegisters')
	.sect	'.debug_loc'
.L65:
	.word	-1,.L66,0,.L263-.L66
	.half	2
	.byte	138,0
	.word	0,0
.L264:
	.word	-1,.L66,.L341-.L66,.L342-.L66
	.half	1
	.byte	82
	.word	.L343-.L66,.L20-.L66
	.half	1
	.byte	89
	.word	0,0
.L265:
	.word	-1,.L66,.L340-.L66,.L263-.L66
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L565:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_activateFSP')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L24,.L196-.L24
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_activateRunState')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L28,.L198-.L28
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_clearAlarmStatus')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L30,.L199-.L30
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_configAlarmActionPES')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L36,.L205-.L36
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_enableFaultToRunState')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L38,.L208-.L38
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_enablePortEmergencyStop')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L40,.L211-.L40
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_getAlarmAction')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L42,.L214-.L42
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_getAlarmGroupDebugStatus')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L46,.L223-.L46
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_getAlarmStatus')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L48,.L226-.L48
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_getRTMissedEvent')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L50,.L231-.L50
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_getSmuState')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L52,.L235-.L52
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_lockConfigRegisters')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L54,.L236-.L54
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_releaseFSP')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L56,.L238-.L56
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_setAlarmAction')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L58,.L239-.L58
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_setAlarmStatus')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L60,.L247-.L60
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_setFspMode')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L62,.L256-.L62
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_stopRT')
	.sect	'.debug_frame'
	.word	24
	.word	.L565,.L64,.L260-.L64
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_unlockConfigRegisters')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L66,.L263-.L66
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_ConfigureInterruptGeneration')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L68,.L266-.L68
	.sdecl	'.debug_frame',debug,cluster('IfxSmu_temporaryLockConfigRegisters')
	.sect	'.debug_frame'
	.word	12
	.word	.L565,.L70,.L275-.L70
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L566:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_8')
	.sect	'.debug_frame'
	.word	24
	.word	.L566,.L26,.L179-.L26
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_9')
	.sect	'.debug_frame'
	.word	24
	.word	.L566,.L32,.L184-.L32
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_11')
	.sect	'.debug_frame'
	.word	24
	.word	.L566,.L34,.L194-.L34
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_10')
	.sect	'.debug_frame'
	.word	24
	.word	.L566,.L44,.L189-.L44
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   460      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmu.c	   461  }

	; Module end
