
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020280  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001628  080203c0  080203c0  000213c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  080219e8  080219e8  000229e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08021ac0  08021ac0  00023324  2**0
                  CONTENTS
  5 .ARM          00000008  08021ac0  08021ac0  00022ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08021ac8  08021ac8  00023324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08021ac8  08021ac8  00022ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08021acc  08021acc  00022acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000324  20000000  08021ad0  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000025bc  20000324  08021df4  00023324  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200028e0  08021df4  000238e0  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00023324  2**0
                  CONTENTS, READONLY
 13 .debug_info   00041fe1  00000000  00000000  0002334e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a5c8  00000000  00000000  0006532f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000033f0  00000000  00000000  0006f8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000278c  00000000  00000000  00072ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029c68  00000000  00000000  00075474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00041564  00000000  00000000  0009f0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdc40  00000000  00000000  000e0640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001ae280  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e640  00000000  00000000  001ae2c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  001bc904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000324 	.word	0x20000324
 800015c:	00000000 	.word	0x00000000
 8000160:	080203a8 	.word	0x080203a8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000328 	.word	0x20000328
 800017c:	080203a8 	.word	0x080203a8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_d2iz>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae4:	d215      	bcs.n	8000b12 <__aeabi_d2iz+0x36>
 8000ae6:	d511      	bpl.n	8000b0c <__aeabi_d2iz+0x30>
 8000ae8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af0:	d912      	bls.n	8000b18 <__aeabi_d2iz+0x3c>
 8000af2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b16:	d105      	bne.n	8000b24 <__aeabi_d2iz+0x48>
 8000b18:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	bf08      	it	eq
 8000b1e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_frsub>:
 8000c0c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c10:	e002      	b.n	8000c18 <__addsf3>
 8000c12:	bf00      	nop

08000c14 <__aeabi_fsub>:
 8000c14:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c18 <__addsf3>:
 8000c18:	0042      	lsls	r2, r0, #1
 8000c1a:	bf1f      	itttt	ne
 8000c1c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c20:	ea92 0f03 	teqne	r2, r3
 8000c24:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c28:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2c:	d06a      	beq.n	8000d04 <__addsf3+0xec>
 8000c2e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c32:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c36:	bfc1      	itttt	gt
 8000c38:	18d2      	addgt	r2, r2, r3
 8000c3a:	4041      	eorgt	r1, r0
 8000c3c:	4048      	eorgt	r0, r1
 8000c3e:	4041      	eorgt	r1, r0
 8000c40:	bfb8      	it	lt
 8000c42:	425b      	neglt	r3, r3
 8000c44:	2b19      	cmp	r3, #25
 8000c46:	bf88      	it	hi
 8000c48:	4770      	bxhi	lr
 8000c4a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c52:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c56:	bf18      	it	ne
 8000c58:	4240      	negne	r0, r0
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c62:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c66:	bf18      	it	ne
 8000c68:	4249      	negne	r1, r1
 8000c6a:	ea92 0f03 	teq	r2, r3
 8000c6e:	d03f      	beq.n	8000cf0 <__addsf3+0xd8>
 8000c70:	f1a2 0201 	sub.w	r2, r2, #1
 8000c74:	fa41 fc03 	asr.w	ip, r1, r3
 8000c78:	eb10 000c 	adds.w	r0, r0, ip
 8000c7c:	f1c3 0320 	rsb	r3, r3, #32
 8000c80:	fa01 f103 	lsl.w	r1, r1, r3
 8000c84:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c88:	d502      	bpl.n	8000c90 <__addsf3+0x78>
 8000c8a:	4249      	negs	r1, r1
 8000c8c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c90:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c94:	d313      	bcc.n	8000cbe <__addsf3+0xa6>
 8000c96:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c9a:	d306      	bcc.n	8000caa <__addsf3+0x92>
 8000c9c:	0840      	lsrs	r0, r0, #1
 8000c9e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ca2:	f102 0201 	add.w	r2, r2, #1
 8000ca6:	2afe      	cmp	r2, #254	@ 0xfe
 8000ca8:	d251      	bcs.n	8000d4e <__addsf3+0x136>
 8000caa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cb2:	bf08      	it	eq
 8000cb4:	f020 0001 	biceq.w	r0, r0, #1
 8000cb8:	ea40 0003 	orr.w	r0, r0, r3
 8000cbc:	4770      	bx	lr
 8000cbe:	0049      	lsls	r1, r1, #1
 8000cc0:	eb40 0000 	adc.w	r0, r0, r0
 8000cc4:	3a01      	subs	r2, #1
 8000cc6:	bf28      	it	cs
 8000cc8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ccc:	d2ed      	bcs.n	8000caa <__addsf3+0x92>
 8000cce:	fab0 fc80 	clz	ip, r0
 8000cd2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cd6:	ebb2 020c 	subs.w	r2, r2, ip
 8000cda:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cde:	bfaa      	itet	ge
 8000ce0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ce4:	4252      	neglt	r2, r2
 8000ce6:	4318      	orrge	r0, r3
 8000ce8:	bfbc      	itt	lt
 8000cea:	40d0      	lsrlt	r0, r2
 8000cec:	4318      	orrlt	r0, r3
 8000cee:	4770      	bx	lr
 8000cf0:	f092 0f00 	teq	r2, #0
 8000cf4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cf8:	bf06      	itte	eq
 8000cfa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cfe:	3201      	addeq	r2, #1
 8000d00:	3b01      	subne	r3, #1
 8000d02:	e7b5      	b.n	8000c70 <__addsf3+0x58>
 8000d04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d0c:	bf18      	it	ne
 8000d0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d12:	d021      	beq.n	8000d58 <__addsf3+0x140>
 8000d14:	ea92 0f03 	teq	r2, r3
 8000d18:	d004      	beq.n	8000d24 <__addsf3+0x10c>
 8000d1a:	f092 0f00 	teq	r2, #0
 8000d1e:	bf08      	it	eq
 8000d20:	4608      	moveq	r0, r1
 8000d22:	4770      	bx	lr
 8000d24:	ea90 0f01 	teq	r0, r1
 8000d28:	bf1c      	itt	ne
 8000d2a:	2000      	movne	r0, #0
 8000d2c:	4770      	bxne	lr
 8000d2e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d32:	d104      	bne.n	8000d3e <__addsf3+0x126>
 8000d34:	0040      	lsls	r0, r0, #1
 8000d36:	bf28      	it	cs
 8000d38:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d3c:	4770      	bx	lr
 8000d3e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d42:	bf3c      	itt	cc
 8000d44:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d48:	4770      	bxcc	lr
 8000d4a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d56:	4770      	bx	lr
 8000d58:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d5c:	bf16      	itet	ne
 8000d5e:	4608      	movne	r0, r1
 8000d60:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d64:	4601      	movne	r1, r0
 8000d66:	0242      	lsls	r2, r0, #9
 8000d68:	bf06      	itte	eq
 8000d6a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d6e:	ea90 0f01 	teqeq	r0, r1
 8000d72:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_ui2f>:
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e004      	b.n	8000d88 <__aeabi_i2f+0x8>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_i2f>:
 8000d80:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d84:	bf48      	it	mi
 8000d86:	4240      	negmi	r0, r0
 8000d88:	ea5f 0c00 	movs.w	ip, r0
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d94:	4601      	mov	r1, r0
 8000d96:	f04f 0000 	mov.w	r0, #0
 8000d9a:	e01c      	b.n	8000dd6 <__aeabi_l2f+0x2a>

08000d9c <__aeabi_ul2f>:
 8000d9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000da0:	bf08      	it	eq
 8000da2:	4770      	bxeq	lr
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e00a      	b.n	8000dc0 <__aeabi_l2f+0x14>
 8000daa:	bf00      	nop

08000dac <__aeabi_l2f>:
 8000dac:	ea50 0201 	orrs.w	r2, r0, r1
 8000db0:	bf08      	it	eq
 8000db2:	4770      	bxeq	lr
 8000db4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000db8:	d502      	bpl.n	8000dc0 <__aeabi_l2f+0x14>
 8000dba:	4240      	negs	r0, r0
 8000dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc0:	ea5f 0c01 	movs.w	ip, r1
 8000dc4:	bf02      	ittt	eq
 8000dc6:	4684      	moveq	ip, r0
 8000dc8:	4601      	moveq	r1, r0
 8000dca:	2000      	moveq	r0, #0
 8000dcc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dd0:	bf08      	it	eq
 8000dd2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dd6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dda:	fabc f28c 	clz	r2, ip
 8000dde:	3a08      	subs	r2, #8
 8000de0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000de4:	db10      	blt.n	8000e08 <__aeabi_l2f+0x5c>
 8000de6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dea:	4463      	add	r3, ip
 8000dec:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df0:	f1c2 0220 	rsb	r2, r2, #32
 8000df4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000df8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dfc:	eb43 0002 	adc.w	r0, r3, r2
 8000e00:	bf08      	it	eq
 8000e02:	f020 0001 	biceq.w	r0, r0, #1
 8000e06:	4770      	bx	lr
 8000e08:	f102 0220 	add.w	r2, r2, #32
 8000e0c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e10:	f1c2 0220 	rsb	r2, r2, #32
 8000e14:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e18:	fa21 f202 	lsr.w	r2, r1, r2
 8000e1c:	eb43 0002 	adc.w	r0, r3, r2
 8000e20:	bf08      	it	eq
 8000e22:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e26:	4770      	bx	lr

08000e28 <__gesf2>:
 8000e28:	f04f 3cff 	mov.w	ip, #4294967295
 8000e2c:	e006      	b.n	8000e3c <__cmpsf2+0x4>
 8000e2e:	bf00      	nop

08000e30 <__lesf2>:
 8000e30:	f04f 0c01 	mov.w	ip, #1
 8000e34:	e002      	b.n	8000e3c <__cmpsf2+0x4>
 8000e36:	bf00      	nop

08000e38 <__cmpsf2>:
 8000e38:	f04f 0c01 	mov.w	ip, #1
 8000e3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e4c:	bf18      	it	ne
 8000e4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e52:	d011      	beq.n	8000e78 <__cmpsf2+0x40>
 8000e54:	b001      	add	sp, #4
 8000e56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e5a:	bf18      	it	ne
 8000e5c:	ea90 0f01 	teqne	r0, r1
 8000e60:	bf58      	it	pl
 8000e62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e66:	bf88      	it	hi
 8000e68:	17c8      	asrhi	r0, r1, #31
 8000e6a:	bf38      	it	cc
 8000e6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e70:	bf18      	it	ne
 8000e72:	f040 0001 	orrne.w	r0, r0, #1
 8000e76:	4770      	bx	lr
 8000e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e7c:	d102      	bne.n	8000e84 <__cmpsf2+0x4c>
 8000e7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e82:	d105      	bne.n	8000e90 <__cmpsf2+0x58>
 8000e84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e88:	d1e4      	bne.n	8000e54 <__cmpsf2+0x1c>
 8000e8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e8e:	d0e1      	beq.n	8000e54 <__cmpsf2+0x1c>
 8000e90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <__aeabi_cfrcmple>:
 8000e98:	4684      	mov	ip, r0
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	4661      	mov	r1, ip
 8000e9e:	e7ff      	b.n	8000ea0 <__aeabi_cfcmpeq>

08000ea0 <__aeabi_cfcmpeq>:
 8000ea0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ea2:	f7ff ffc9 	bl	8000e38 <__cmpsf2>
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	bf48      	it	mi
 8000eaa:	f110 0f00 	cmnmi.w	r0, #0
 8000eae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000eb0 <__aeabi_fcmpeq>:
 8000eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb4:	f7ff fff4 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000eb8:	bf0c      	ite	eq
 8000eba:	2001      	moveq	r0, #1
 8000ebc:	2000      	movne	r0, #0
 8000ebe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_fcmplt>:
 8000ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec8:	f7ff ffea 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ecc:	bf34      	ite	cc
 8000ece:	2001      	movcc	r0, #1
 8000ed0:	2000      	movcs	r0, #0
 8000ed2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed6:	bf00      	nop

08000ed8 <__aeabi_fcmple>:
 8000ed8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000edc:	f7ff ffe0 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ee0:	bf94      	ite	ls
 8000ee2:	2001      	movls	r0, #1
 8000ee4:	2000      	movhi	r0, #0
 8000ee6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eea:	bf00      	nop

08000eec <__aeabi_fcmpge>:
 8000eec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef0:	f7ff ffd2 	bl	8000e98 <__aeabi_cfrcmple>
 8000ef4:	bf94      	ite	ls
 8000ef6:	2001      	movls	r0, #1
 8000ef8:	2000      	movhi	r0, #0
 8000efa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efe:	bf00      	nop

08000f00 <__aeabi_fcmpgt>:
 8000f00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f04:	f7ff ffc8 	bl	8000e98 <__aeabi_cfrcmple>
 8000f08:	bf34      	ite	cc
 8000f0a:	2001      	movcc	r0, #1
 8000f0c:	2000      	movcs	r0, #0
 8000f0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f12:	bf00      	nop

08000f14 <__aeabi_f2iz>:
 8000f14:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f18:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f1c:	d30f      	bcc.n	8000f3e <__aeabi_f2iz+0x2a>
 8000f1e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f22:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f26:	d90d      	bls.n	8000f44 <__aeabi_f2iz+0x30>
 8000f28:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f30:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f34:	fa23 f002 	lsr.w	r0, r3, r2
 8000f38:	bf18      	it	ne
 8000f3a:	4240      	negne	r0, r0
 8000f3c:	4770      	bx	lr
 8000f3e:	f04f 0000 	mov.w	r0, #0
 8000f42:	4770      	bx	lr
 8000f44:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f48:	d101      	bne.n	8000f4e <__aeabi_f2iz+0x3a>
 8000f4a:	0242      	lsls	r2, r0, #9
 8000f4c:	d105      	bne.n	8000f5a <__aeabi_f2iz+0x46>
 8000f4e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f52:	bf08      	it	eq
 8000f54:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0000 	mov.w	r0, #0
 8000f5e:	4770      	bx	lr

08000f60 <__aeabi_f2uiz>:
 8000f60:	0042      	lsls	r2, r0, #1
 8000f62:	d20e      	bcs.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f64:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f68:	d30b      	bcc.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f6a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f72:	d409      	bmi.n	8000f88 <__aeabi_f2uiz+0x28>
 8000f74:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f7c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f80:	4770      	bx	lr
 8000f82:	f04f 0000 	mov.w	r0, #0
 8000f86:	4770      	bx	lr
 8000f88:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_f2uiz+0x32>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d102      	bne.n	8000f98 <__aeabi_f2uiz+0x38>
 8000f92:	f04f 30ff 	mov.w	r0, #4294967295
 8000f96:	4770      	bx	lr
 8000f98:	f04f 0000 	mov.w	r0, #0
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_uldivmod>:
 8000fa0:	b953      	cbnz	r3, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa2:	b94a      	cbnz	r2, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	bf08      	it	eq
 8000fa8:	2800      	cmpeq	r0, #0
 8000faa:	bf1c      	itt	ne
 8000fac:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb4:	f000 b9be 	b.w	8001334 <__aeabi_idiv0>
 8000fb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc0:	f000 f83c 	bl	800103c <__udivmoddi4>
 8000fc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fcc:	b004      	add	sp, #16
 8000fce:	4770      	bx	lr

08000fd0 <__aeabi_d2lz>:
 8000fd0:	b538      	push	{r3, r4, r5, lr}
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	460d      	mov	r5, r1
 8000fda:	f7ff fd57 	bl	8000a8c <__aeabi_dcmplt>
 8000fde:	b928      	cbnz	r0, 8000fec <__aeabi_d2lz+0x1c>
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	4629      	mov	r1, r5
 8000fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fe8:	f000 b80a 	b.w	8001000 <__aeabi_d2ulz>
 8000fec:	4620      	mov	r0, r4
 8000fee:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff2:	f000 f805 	bl	8001000 <__aeabi_d2ulz>
 8000ff6:	4240      	negs	r0, r0
 8000ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ffc:	bd38      	pop	{r3, r4, r5, pc}
 8000ffe:	bf00      	nop

08001000 <__aeabi_d2ulz>:
 8001000:	b5d0      	push	{r4, r6, r7, lr}
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <__aeabi_d2ulz+0x34>)
 8001004:	2200      	movs	r2, #0
 8001006:	4606      	mov	r6, r0
 8001008:	460f      	mov	r7, r1
 800100a:	f7ff facd 	bl	80005a8 <__aeabi_dmul>
 800100e:	f7ff fd8d 	bl	8000b2c <__aeabi_d2uiz>
 8001012:	4604      	mov	r4, r0
 8001014:	f7ff fa4e 	bl	80004b4 <__aeabi_ui2d>
 8001018:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <__aeabi_d2ulz+0x38>)
 800101a:	2200      	movs	r2, #0
 800101c:	f7ff fac4 	bl	80005a8 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4630      	mov	r0, r6
 8001026:	4639      	mov	r1, r7
 8001028:	f7ff f906 	bl	8000238 <__aeabi_dsub>
 800102c:	f7ff fd7e 	bl	8000b2c <__aeabi_d2uiz>
 8001030:	4621      	mov	r1, r4
 8001032:	bdd0      	pop	{r4, r6, r7, pc}
 8001034:	3df00000 	.word	0x3df00000
 8001038:	41f00000 	.word	0x41f00000

0800103c <__udivmoddi4>:
 800103c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001040:	9d08      	ldr	r5, [sp, #32]
 8001042:	468e      	mov	lr, r1
 8001044:	4604      	mov	r4, r0
 8001046:	4688      	mov	r8, r1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d14a      	bne.n	80010e2 <__udivmoddi4+0xa6>
 800104c:	428a      	cmp	r2, r1
 800104e:	4617      	mov	r7, r2
 8001050:	d962      	bls.n	8001118 <__udivmoddi4+0xdc>
 8001052:	fab2 f682 	clz	r6, r2
 8001056:	b14e      	cbz	r6, 800106c <__udivmoddi4+0x30>
 8001058:	f1c6 0320 	rsb	r3, r6, #32
 800105c:	fa01 f806 	lsl.w	r8, r1, r6
 8001060:	fa20 f303 	lsr.w	r3, r0, r3
 8001064:	40b7      	lsls	r7, r6
 8001066:	ea43 0808 	orr.w	r8, r3, r8
 800106a:	40b4      	lsls	r4, r6
 800106c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001070:	fa1f fc87 	uxth.w	ip, r7
 8001074:	fbb8 f1fe 	udiv	r1, r8, lr
 8001078:	0c23      	lsrs	r3, r4, #16
 800107a:	fb0e 8811 	mls	r8, lr, r1, r8
 800107e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001082:	fb01 f20c 	mul.w	r2, r1, ip
 8001086:	429a      	cmp	r2, r3
 8001088:	d909      	bls.n	800109e <__udivmoddi4+0x62>
 800108a:	18fb      	adds	r3, r7, r3
 800108c:	f101 30ff 	add.w	r0, r1, #4294967295
 8001090:	f080 80ea 	bcs.w	8001268 <__udivmoddi4+0x22c>
 8001094:	429a      	cmp	r2, r3
 8001096:	f240 80e7 	bls.w	8001268 <__udivmoddi4+0x22c>
 800109a:	3902      	subs	r1, #2
 800109c:	443b      	add	r3, r7
 800109e:	1a9a      	subs	r2, r3, r2
 80010a0:	b2a3      	uxth	r3, r4
 80010a2:	fbb2 f0fe 	udiv	r0, r2, lr
 80010a6:	fb0e 2210 	mls	r2, lr, r0, r2
 80010aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010ae:	fb00 fc0c 	mul.w	ip, r0, ip
 80010b2:	459c      	cmp	ip, r3
 80010b4:	d909      	bls.n	80010ca <__udivmoddi4+0x8e>
 80010b6:	18fb      	adds	r3, r7, r3
 80010b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80010bc:	f080 80d6 	bcs.w	800126c <__udivmoddi4+0x230>
 80010c0:	459c      	cmp	ip, r3
 80010c2:	f240 80d3 	bls.w	800126c <__udivmoddi4+0x230>
 80010c6:	443b      	add	r3, r7
 80010c8:	3802      	subs	r0, #2
 80010ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010ce:	eba3 030c 	sub.w	r3, r3, ip
 80010d2:	2100      	movs	r1, #0
 80010d4:	b11d      	cbz	r5, 80010de <__udivmoddi4+0xa2>
 80010d6:	40f3      	lsrs	r3, r6
 80010d8:	2200      	movs	r2, #0
 80010da:	e9c5 3200 	strd	r3, r2, [r5]
 80010de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e2:	428b      	cmp	r3, r1
 80010e4:	d905      	bls.n	80010f2 <__udivmoddi4+0xb6>
 80010e6:	b10d      	cbz	r5, 80010ec <__udivmoddi4+0xb0>
 80010e8:	e9c5 0100 	strd	r0, r1, [r5]
 80010ec:	2100      	movs	r1, #0
 80010ee:	4608      	mov	r0, r1
 80010f0:	e7f5      	b.n	80010de <__udivmoddi4+0xa2>
 80010f2:	fab3 f183 	clz	r1, r3
 80010f6:	2900      	cmp	r1, #0
 80010f8:	d146      	bne.n	8001188 <__udivmoddi4+0x14c>
 80010fa:	4573      	cmp	r3, lr
 80010fc:	d302      	bcc.n	8001104 <__udivmoddi4+0xc8>
 80010fe:	4282      	cmp	r2, r0
 8001100:	f200 8105 	bhi.w	800130e <__udivmoddi4+0x2d2>
 8001104:	1a84      	subs	r4, r0, r2
 8001106:	eb6e 0203 	sbc.w	r2, lr, r3
 800110a:	2001      	movs	r0, #1
 800110c:	4690      	mov	r8, r2
 800110e:	2d00      	cmp	r5, #0
 8001110:	d0e5      	beq.n	80010de <__udivmoddi4+0xa2>
 8001112:	e9c5 4800 	strd	r4, r8, [r5]
 8001116:	e7e2      	b.n	80010de <__udivmoddi4+0xa2>
 8001118:	2a00      	cmp	r2, #0
 800111a:	f000 8090 	beq.w	800123e <__udivmoddi4+0x202>
 800111e:	fab2 f682 	clz	r6, r2
 8001122:	2e00      	cmp	r6, #0
 8001124:	f040 80a4 	bne.w	8001270 <__udivmoddi4+0x234>
 8001128:	1a8a      	subs	r2, r1, r2
 800112a:	0c03      	lsrs	r3, r0, #16
 800112c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001130:	b280      	uxth	r0, r0
 8001132:	b2bc      	uxth	r4, r7
 8001134:	2101      	movs	r1, #1
 8001136:	fbb2 fcfe 	udiv	ip, r2, lr
 800113a:	fb0e 221c 	mls	r2, lr, ip, r2
 800113e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001142:	fb04 f20c 	mul.w	r2, r4, ip
 8001146:	429a      	cmp	r2, r3
 8001148:	d907      	bls.n	800115a <__udivmoddi4+0x11e>
 800114a:	18fb      	adds	r3, r7, r3
 800114c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001150:	d202      	bcs.n	8001158 <__udivmoddi4+0x11c>
 8001152:	429a      	cmp	r2, r3
 8001154:	f200 80e0 	bhi.w	8001318 <__udivmoddi4+0x2dc>
 8001158:	46c4      	mov	ip, r8
 800115a:	1a9b      	subs	r3, r3, r2
 800115c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001160:	fb0e 3312 	mls	r3, lr, r2, r3
 8001164:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001168:	fb02 f404 	mul.w	r4, r2, r4
 800116c:	429c      	cmp	r4, r3
 800116e:	d907      	bls.n	8001180 <__udivmoddi4+0x144>
 8001170:	18fb      	adds	r3, r7, r3
 8001172:	f102 30ff 	add.w	r0, r2, #4294967295
 8001176:	d202      	bcs.n	800117e <__udivmoddi4+0x142>
 8001178:	429c      	cmp	r4, r3
 800117a:	f200 80ca 	bhi.w	8001312 <__udivmoddi4+0x2d6>
 800117e:	4602      	mov	r2, r0
 8001180:	1b1b      	subs	r3, r3, r4
 8001182:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001186:	e7a5      	b.n	80010d4 <__udivmoddi4+0x98>
 8001188:	f1c1 0620 	rsb	r6, r1, #32
 800118c:	408b      	lsls	r3, r1
 800118e:	fa22 f706 	lsr.w	r7, r2, r6
 8001192:	431f      	orrs	r7, r3
 8001194:	fa0e f401 	lsl.w	r4, lr, r1
 8001198:	fa20 f306 	lsr.w	r3, r0, r6
 800119c:	fa2e fe06 	lsr.w	lr, lr, r6
 80011a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011a4:	4323      	orrs	r3, r4
 80011a6:	fa00 f801 	lsl.w	r8, r0, r1
 80011aa:	fa1f fc87 	uxth.w	ip, r7
 80011ae:	fbbe f0f9 	udiv	r0, lr, r9
 80011b2:	0c1c      	lsrs	r4, r3, #16
 80011b4:	fb09 ee10 	mls	lr, r9, r0, lr
 80011b8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011bc:	fb00 fe0c 	mul.w	lr, r0, ip
 80011c0:	45a6      	cmp	lr, r4
 80011c2:	fa02 f201 	lsl.w	r2, r2, r1
 80011c6:	d909      	bls.n	80011dc <__udivmoddi4+0x1a0>
 80011c8:	193c      	adds	r4, r7, r4
 80011ca:	f100 3aff 	add.w	sl, r0, #4294967295
 80011ce:	f080 809c 	bcs.w	800130a <__udivmoddi4+0x2ce>
 80011d2:	45a6      	cmp	lr, r4
 80011d4:	f240 8099 	bls.w	800130a <__udivmoddi4+0x2ce>
 80011d8:	3802      	subs	r0, #2
 80011da:	443c      	add	r4, r7
 80011dc:	eba4 040e 	sub.w	r4, r4, lr
 80011e0:	fa1f fe83 	uxth.w	lr, r3
 80011e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80011e8:	fb09 4413 	mls	r4, r9, r3, r4
 80011ec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011f0:	fb03 fc0c 	mul.w	ip, r3, ip
 80011f4:	45a4      	cmp	ip, r4
 80011f6:	d908      	bls.n	800120a <__udivmoddi4+0x1ce>
 80011f8:	193c      	adds	r4, r7, r4
 80011fa:	f103 3eff 	add.w	lr, r3, #4294967295
 80011fe:	f080 8082 	bcs.w	8001306 <__udivmoddi4+0x2ca>
 8001202:	45a4      	cmp	ip, r4
 8001204:	d97f      	bls.n	8001306 <__udivmoddi4+0x2ca>
 8001206:	3b02      	subs	r3, #2
 8001208:	443c      	add	r4, r7
 800120a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800120e:	eba4 040c 	sub.w	r4, r4, ip
 8001212:	fba0 ec02 	umull	lr, ip, r0, r2
 8001216:	4564      	cmp	r4, ip
 8001218:	4673      	mov	r3, lr
 800121a:	46e1      	mov	r9, ip
 800121c:	d362      	bcc.n	80012e4 <__udivmoddi4+0x2a8>
 800121e:	d05f      	beq.n	80012e0 <__udivmoddi4+0x2a4>
 8001220:	b15d      	cbz	r5, 800123a <__udivmoddi4+0x1fe>
 8001222:	ebb8 0203 	subs.w	r2, r8, r3
 8001226:	eb64 0409 	sbc.w	r4, r4, r9
 800122a:	fa04 f606 	lsl.w	r6, r4, r6
 800122e:	fa22 f301 	lsr.w	r3, r2, r1
 8001232:	431e      	orrs	r6, r3
 8001234:	40cc      	lsrs	r4, r1
 8001236:	e9c5 6400 	strd	r6, r4, [r5]
 800123a:	2100      	movs	r1, #0
 800123c:	e74f      	b.n	80010de <__udivmoddi4+0xa2>
 800123e:	fbb1 fcf2 	udiv	ip, r1, r2
 8001242:	0c01      	lsrs	r1, r0, #16
 8001244:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001248:	b280      	uxth	r0, r0
 800124a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800124e:	463b      	mov	r3, r7
 8001250:	4638      	mov	r0, r7
 8001252:	463c      	mov	r4, r7
 8001254:	46b8      	mov	r8, r7
 8001256:	46be      	mov	lr, r7
 8001258:	2620      	movs	r6, #32
 800125a:	fbb1 f1f7 	udiv	r1, r1, r7
 800125e:	eba2 0208 	sub.w	r2, r2, r8
 8001262:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001266:	e766      	b.n	8001136 <__udivmoddi4+0xfa>
 8001268:	4601      	mov	r1, r0
 800126a:	e718      	b.n	800109e <__udivmoddi4+0x62>
 800126c:	4610      	mov	r0, r2
 800126e:	e72c      	b.n	80010ca <__udivmoddi4+0x8e>
 8001270:	f1c6 0220 	rsb	r2, r6, #32
 8001274:	fa2e f302 	lsr.w	r3, lr, r2
 8001278:	40b7      	lsls	r7, r6
 800127a:	40b1      	lsls	r1, r6
 800127c:	fa20 f202 	lsr.w	r2, r0, r2
 8001280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001284:	430a      	orrs	r2, r1
 8001286:	fbb3 f8fe 	udiv	r8, r3, lr
 800128a:	b2bc      	uxth	r4, r7
 800128c:	fb0e 3318 	mls	r3, lr, r8, r3
 8001290:	0c11      	lsrs	r1, r2, #16
 8001292:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001296:	fb08 f904 	mul.w	r9, r8, r4
 800129a:	40b0      	lsls	r0, r6
 800129c:	4589      	cmp	r9, r1
 800129e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012a2:	b280      	uxth	r0, r0
 80012a4:	d93e      	bls.n	8001324 <__udivmoddi4+0x2e8>
 80012a6:	1879      	adds	r1, r7, r1
 80012a8:	f108 3cff 	add.w	ip, r8, #4294967295
 80012ac:	d201      	bcs.n	80012b2 <__udivmoddi4+0x276>
 80012ae:	4589      	cmp	r9, r1
 80012b0:	d81f      	bhi.n	80012f2 <__udivmoddi4+0x2b6>
 80012b2:	eba1 0109 	sub.w	r1, r1, r9
 80012b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80012ba:	fb09 f804 	mul.w	r8, r9, r4
 80012be:	fb0e 1119 	mls	r1, lr, r9, r1
 80012c2:	b292      	uxth	r2, r2
 80012c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012c8:	4542      	cmp	r2, r8
 80012ca:	d229      	bcs.n	8001320 <__udivmoddi4+0x2e4>
 80012cc:	18ba      	adds	r2, r7, r2
 80012ce:	f109 31ff 	add.w	r1, r9, #4294967295
 80012d2:	d2c4      	bcs.n	800125e <__udivmoddi4+0x222>
 80012d4:	4542      	cmp	r2, r8
 80012d6:	d2c2      	bcs.n	800125e <__udivmoddi4+0x222>
 80012d8:	f1a9 0102 	sub.w	r1, r9, #2
 80012dc:	443a      	add	r2, r7
 80012de:	e7be      	b.n	800125e <__udivmoddi4+0x222>
 80012e0:	45f0      	cmp	r8, lr
 80012e2:	d29d      	bcs.n	8001220 <__udivmoddi4+0x1e4>
 80012e4:	ebbe 0302 	subs.w	r3, lr, r2
 80012e8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012ec:	3801      	subs	r0, #1
 80012ee:	46e1      	mov	r9, ip
 80012f0:	e796      	b.n	8001220 <__udivmoddi4+0x1e4>
 80012f2:	eba7 0909 	sub.w	r9, r7, r9
 80012f6:	4449      	add	r1, r9
 80012f8:	f1a8 0c02 	sub.w	ip, r8, #2
 80012fc:	fbb1 f9fe 	udiv	r9, r1, lr
 8001300:	fb09 f804 	mul.w	r8, r9, r4
 8001304:	e7db      	b.n	80012be <__udivmoddi4+0x282>
 8001306:	4673      	mov	r3, lr
 8001308:	e77f      	b.n	800120a <__udivmoddi4+0x1ce>
 800130a:	4650      	mov	r0, sl
 800130c:	e766      	b.n	80011dc <__udivmoddi4+0x1a0>
 800130e:	4608      	mov	r0, r1
 8001310:	e6fd      	b.n	800110e <__udivmoddi4+0xd2>
 8001312:	443b      	add	r3, r7
 8001314:	3a02      	subs	r2, #2
 8001316:	e733      	b.n	8001180 <__udivmoddi4+0x144>
 8001318:	f1ac 0c02 	sub.w	ip, ip, #2
 800131c:	443b      	add	r3, r7
 800131e:	e71c      	b.n	800115a <__udivmoddi4+0x11e>
 8001320:	4649      	mov	r1, r9
 8001322:	e79c      	b.n	800125e <__udivmoddi4+0x222>
 8001324:	eba1 0109 	sub.w	r1, r1, r9
 8001328:	46c4      	mov	ip, r8
 800132a:	fbb1 f9fe 	udiv	r9, r1, lr
 800132e:	fb09 f804 	mul.w	r8, r9, r4
 8001332:	e7c4      	b.n	80012be <__udivmoddi4+0x282>

08001334 <__aeabi_idiv0>:
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop

08001338 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001344:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001346:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4313      	orrs	r3, r2
 800134e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001354:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4013      	ands	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001370:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001374:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001376:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4313      	orrs	r3, r2
 800137e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001384:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4013      	ands	r3, r2
 800138a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800138c:	68fb      	ldr	r3, [r7, #12]
}
 800138e:	bf00      	nop
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80013a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	43db      	mvns	r3, r3
 80013aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013ae:	4013      	ands	r3, r2
 80013b0:	660b      	str	r3, [r1, #96]	@ 0x60
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr

080013bc <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80013c0:	4b23      	ldr	r3, [pc, #140]	@ (8001450 <MX_ADC_Init+0x94>)
 80013c2:	4a24      	ldr	r2, [pc, #144]	@ (8001454 <MX_ADC_Init+0x98>)
 80013c4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013c6:	4b22      	ldr	r3, [pc, #136]	@ (8001450 <MX_ADC_Init+0x94>)
 80013c8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80013cc:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80013ce:	4b20      	ldr	r3, [pc, #128]	@ (8001450 <MX_ADC_Init+0x94>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <MX_ADC_Init+0x94>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013da:	4b1d      	ldr	r3, [pc, #116]	@ (8001450 <MX_ADC_Init+0x94>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <MX_ADC_Init+0x94>)
 80013e2:	2204      	movs	r2, #4
 80013e4:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <MX_ADC_Init+0x94>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80013ec:	4b18      	ldr	r3, [pc, #96]	@ (8001450 <MX_ADC_Init+0x94>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80013f2:	4b17      	ldr	r3, [pc, #92]	@ (8001450 <MX_ADC_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 80013f8:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <MX_ADC_Init+0x94>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80013fe:	4b14      	ldr	r3, [pc, #80]	@ (8001450 <MX_ADC_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <MX_ADC_Init+0x94>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800140c:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <MX_ADC_Init+0x94>)
 800140e:	2200      	movs	r2, #0
 8001410:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001412:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <MX_ADC_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800141a:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <MX_ADC_Init+0x94>)
 800141c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001420:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001422:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <MX_ADC_Init+0x94>)
 8001424:	2207      	movs	r2, #7
 8001426:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001428:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <MX_ADC_Init+0x94>)
 800142a:	2207      	movs	r2, #7
 800142c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 800142e:	4b08      	ldr	r3, [pc, #32]	@ (8001450 <MX_ADC_Init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <MX_ADC_Init+0x94>)
 8001438:	2200      	movs	r2, #0
 800143a:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800143c:	4804      	ldr	r0, [pc, #16]	@ (8001450 <MX_ADC_Init+0x94>)
 800143e:	f002 fb61 	bl	8003b04 <HAL_ADC_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001448:	f000 fd2f 	bl	8001eaa <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000340 	.word	0x20000340
 8001454:	40012400 	.word	0x40012400

08001458 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <HAL_ADC_MspInit+0x50>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d112      	bne.n	80014a0 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800147a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800147e:	f7ff ff73 	bl	8001368 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	2002      	movs	r0, #2
 8001484:	f7ff ff58 	bl	8001338 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = Bateria_Pin;
 8001488:	2310      	movs	r3, #16
 800148a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800148c:	2303      	movs	r3, #3
 800148e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Bateria_GPIO_Port, &GPIO_InitStruct);
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	4619      	mov	r1, r3
 800149a:	4804      	ldr	r0, [pc, #16]	@ (80014ac <HAL_ADC_MspInit+0x54>)
 800149c:	f004 f972 	bl	8005784 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80014a0:	bf00      	nop
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40012400 	.word	0x40012400
 80014ac:	48000400 	.word	0x48000400

080014b0 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a07      	ldr	r2, [pc, #28]	@ (80014dc <HAL_ADC_MspDeInit+0x2c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d107      	bne.n	80014d2 <HAL_ADC_MspDeInit+0x22>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80014c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014c6:	f7ff ff67 	bl	8001398 <LL_APB2_GRP1_DisableClock>

    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(Bateria_GPIO_Port, Bateria_Pin);
 80014ca:	2110      	movs	r1, #16
 80014cc:	4804      	ldr	r0, [pc, #16]	@ (80014e0 <HAL_ADC_MspDeInit+0x30>)
 80014ce:	f004 fab9 	bl	8005a44 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40012400 	.word	0x40012400
 80014e0:	48000400 	.word	0x48000400

080014e4 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80014e8:	4b03      	ldr	r3, [pc, #12]	@ (80014f8 <SYS_InitMeasurement+0x14>)
 80014ea:	4a04      	ldr	r2, [pc, #16]	@ (80014fc <SYS_InitMeasurement+0x18>)
 80014ec:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000340 	.word	0x20000340
 80014fc:	40012400 	.word	0x40012400

08001500 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08c      	sub	sp, #48	@ 0x30
 8001504:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  uint16_t userbatteryLevelmV = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	817b      	strh	r3, [r7, #10]
  uint32_t measVref = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
  uint32_t vdd_mV = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  uint32_t raw_pin = 0;
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
  uint32_t pin_mV = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]

  /* Measure internal VREFINT to compute Vdd (in mV) */
  measVref = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800151a:	482a      	ldr	r0, [pc, #168]	@ (80015c4 <SYS_GetBatteryLevel+0xc4>)
 800151c:	f000 f860 	bl	80015e0 <ADC_ReadChannels>
 8001520:	6078      	str	r0, [r7, #4]

  if (measVref == 0)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <SYS_GetBatteryLevel+0x2c>
  {
    return 0; /* no measurement available */
 8001528:	2300      	movs	r3, #0
 800152a:	e047      	b.n	80015bc <SYS_GetBatteryLevel+0xbc>
  }

  if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800152c:	4b26      	ldr	r3, [pc, #152]	@ (80015c8 <SYS_GetBatteryLevel+0xc8>)
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001534:	4293      	cmp	r3, r2
 8001536:	d00b      	beq.n	8001550 <SYS_GetBatteryLevel+0x50>
  {
    /* Device with Reference voltage calibrated in production: use device optimized parameters */
    vdd_mV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measVref, ADC_RESOLUTION_12B);
 8001538:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <SYS_GetBatteryLevel+0xc8>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001542:	fb03 f202 	mul.w	r2, r3, r2
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	fbb2 f3f3 	udiv	r3, r2, r3
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	e004      	b.n	800155a <SYS_GetBatteryLevel+0x5a>
  }
  else
  {
    /* Device with Reference voltage not calibrated in production: use generic parameters */
    vdd_mV = (VREFINT_CAL_VREF * 1510) / measVref;
 8001550:	4a1e      	ldr	r2, [pc, #120]	@ (80015cc <SYS_GetBatteryLevel+0xcc>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	fbb2 f3f3 	udiv	r3, r2, r3
 8001558:	617b      	str	r3, [r7, #20]
  }

  /* Read the external battery sense pin on ADC_IN3 (PB4) */
  raw_pin = ADC_ReadChannels(ADC_CHANNEL_3);
 800155a:	481d      	ldr	r0, [pc, #116]	@ (80015d0 <SYS_GetBatteryLevel+0xd0>)
 800155c:	f000 f840 	bl	80015e0 <ADC_ReadChannels>
 8001560:	6138      	str	r0, [r7, #16]

  if (raw_pin == 0)
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d102      	bne.n	800156e <SYS_GetBatteryLevel+0x6e>
  {
    pin_mV = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	e00b      	b.n	8001586 <SYS_GetBatteryLevel+0x86>
  }
  else
  {
    /* Convert ADC counts to mV using measured Vdd. ADC resolution is 12-bit (0..4095) */
    pin_mV = (raw_pin * vdd_mV) / 4095U;
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	697a      	ldr	r2, [r7, #20]
 8001572:	fb03 f202 	mul.w	r2, r3, r2
 8001576:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <SYS_GetBatteryLevel+0xd4>)
 8001578:	fba3 1302 	umull	r1, r3, r3, r2
 800157c:	1ad2      	subs	r2, r2, r3
 800157e:	0852      	lsrs	r2, r2, #1
 8001580:	4413      	add	r3, r2
 8001582:	0adb      	lsrs	r3, r3, #11
 8001584:	60fb      	str	r3, [r7, #12]
  }

  /* The hardware uses a resistor divider so that the ADC sees ~0.28 * Vbattery.
     To reconstruct the real battery voltage (mV) we multiply by the inverse (4.03 ~= 403/100).
     Use integer math to avoid floats. */
  userbatteryLevelmV = (uint16_t)((pin_mV * 403U) / 100U);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f240 1293 	movw	r2, #403	@ 0x193
 800158c:	fb02 f303 	mul.w	r3, r2, r3
 8001590:	4a11      	ldr	r2, [pc, #68]	@ (80015d8 <SYS_GetBatteryLevel+0xd8>)
 8001592:	fba2 2303 	umull	r2, r3, r2, r3
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	817b      	strh	r3, [r7, #10]

  /* Debug: print ADC internals to help diagnose first-uplink anomalies */
  /* Note: use %u and cast to unsigned int to avoid unsupported long specifiers */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: SYS_GetBatteryLevel: measVref=%u vdd_mV=%u raw_pin=%u pin_mV=%u batt_mV=%u\r\n",
 800159a:	897b      	ldrh	r3, [r7, #10]
 800159c:	9304      	str	r3, [sp, #16]
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	9303      	str	r3, [sp, #12]
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	9301      	str	r3, [sp, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <SYS_GetBatteryLevel+0xdc>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	2100      	movs	r1, #0
 80015b4:	2002      	movs	r0, #2
 80015b6:	f01b fd7f 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    (unsigned int)measVref, (unsigned int)vdd_mV, (unsigned int)raw_pin, (unsigned int)pin_mV, (unsigned int)userbatteryLevelmV);

  return userbatteryLevelmV;
 80015ba:	897b      	ldrh	r3, [r7, #10]

  return batteryLevelmV;
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	b4002000 	.word	0xb4002000
 80015c8:	1fff75aa 	.word	0x1fff75aa
 80015cc:	004c08d8 	.word	0x004c08d8
 80015d0:	0c000008 	.word	0x0c000008
 80015d4:	00100101 	.word	0x00100101
 80015d8:	51eb851f 	.word	0x51eb851f
 80015dc:	080203c0 	.word	0x080203c0

080015e0 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80015ec:	f107 0308 	add.w	r3, r7, #8
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80015f8:	f7ff fee0 	bl	80013bc <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80015fc:	481a      	ldr	r0, [pc, #104]	@ (8001668 <ADC_ReadChannels+0x88>)
 80015fe:	f003 f8bb 	bl	8004778 <HAL_ADCEx_Calibration_Start>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001608:	f000 fc4f 	bl	8001eaa <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001614:	2300      	movs	r3, #0
 8001616:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001618:	f107 0308 	add.w	r3, r7, #8
 800161c:	4619      	mov	r1, r3
 800161e:	4812      	ldr	r0, [pc, #72]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001620:	f002 fdac 	bl	800417c <HAL_ADC_ConfigChannel>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 800162a:	f000 fc3e 	bl	8001eaa <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 800162e:	480e      	ldr	r0, [pc, #56]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001630:	f002 fc88 	bl	8003f44 <HAL_ADC_Start>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800163a:	f000 fc36 	bl	8001eaa <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800163e:	f04f 31ff 	mov.w	r1, #4294967295
 8001642:	4809      	ldr	r0, [pc, #36]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001644:	f002 fcf6 	bl	8004034 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001648:	4807      	ldr	r0, [pc, #28]	@ (8001668 <ADC_ReadChannels+0x88>)
 800164a:	f002 fcc1 	bl	8003fd0 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800164e:	4806      	ldr	r0, [pc, #24]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001650:	f002 fd87 	bl	8004162 <HAL_ADC_GetValue>
 8001654:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8001656:	4804      	ldr	r0, [pc, #16]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001658:	f002 fbe8 	bl	8003e2c <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 800165c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000340 	.word	0x20000340

0800166c <LL_AHB1_GRP1_EnableClock>:
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001678:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800167a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4313      	orrs	r3, r2
 8001682:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001688:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4013      	ands	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001690:	68fb      	ldr	r3, [r7, #12]
}
 8001692:	bf00      	nop
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016a0:	2004      	movs	r0, #4
 80016a2:	f7ff ffe3 	bl	800166c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016a6:	2001      	movs	r0, #1
 80016a8:	f7ff ffe0 	bl	800166c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	200b      	movs	r0, #11
 80016b2:	f003 fa2a 	bl	8004b0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016b6:	200b      	movs	r0, #11
 80016b8:	f003 fa41 	bl	8004b3e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2100      	movs	r1, #0
 80016c0:	200c      	movs	r0, #12
 80016c2:	f003 fa22 	bl	8004b0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016c6:	200c      	movs	r0, #12
 80016c8:	f003 fa39 	bl	8004b3e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2100      	movs	r1, #0
 80016d0:	200d      	movs	r0, #13
 80016d2:	f003 fa1a 	bl	8004b0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80016d6:	200d      	movs	r0, #13
 80016d8:	f003 fa31 	bl	8004b3e <HAL_NVIC_EnableIRQ>

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80016ec:	23ff      	movs	r3, #255	@ 0xff
 80016ee:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80016f6:	d311      	bcc.n	800171c <FLASH_IF_Write+0x3c>
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <FLASH_IF_Write+0x48>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	029a      	lsls	r2, r3, #10
 80016fe:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <FLASH_IF_Write+0x4c>)
 8001700:	4013      	ands	r3, r2
 8001702:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001706:	3b01      	subs	r3, #1
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	4293      	cmp	r3, r2
 800170c:	d306      	bcc.n	800171c <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	68b9      	ldr	r1, [r7, #8]
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f000 f834 	bl	8001780 <FLASH_IF_INT_Write>
 8001718:	4603      	mov	r3, r0
 800171a:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 800171c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	1fff75e0 	.word	0x1fff75e0
 800172c:	03fffc00 	.word	0x03fffc00

08001730 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800173c:	23ff      	movs	r3, #255	@ 0xff
 800173e:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001746:	d311      	bcc.n	800176c <FLASH_IF_Read+0x3c>
 8001748:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <FLASH_IF_Read+0x48>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	029a      	lsls	r2, r3, #10
 800174e:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <FLASH_IF_Read+0x4c>)
 8001750:	4013      	ands	r3, r2
 8001752:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001756:	3b01      	subs	r3, #1
 8001758:	68ba      	ldr	r2, [r7, #8]
 800175a:	4293      	cmp	r3, r2
 800175c:	d306      	bcc.n	800176c <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f944 	bl	80019f0 <FLASH_IF_INT_Read>
 8001768:	4603      	mov	r3, r0
 800176a:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 800176c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	1fff75e0 	.word	0x1fff75e0
 800177c:	03fffc00 	.word	0x03fffc00

08001780 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001784:	b098      	sub	sp, #96	@ 0x60
 8001786:	af00      	add	r7, sp, #0
 8001788:	6278      	str	r0, [r7, #36]	@ 0x24
 800178a:	6239      	str	r1, [r7, #32]
 800178c:	61fa      	str	r2, [r7, #28]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800178e:	2300      	movs	r3, #0
 8001790:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 8001794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001796:	65bb      	str	r3, [r7, #88]	@ 0x58
  uint32_t uSource = (uint32_t)pSource;
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t length = uLength;
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t page_address;
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;
  volatile uint64_t data = 0;
 80017a0:	f04f 0200 	mov.w	r2, #0
 80017a4:	f04f 0300 	mov.w	r3, #0
 80017a8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 80017ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d00c      	beq.n	80017cc <FLASH_IF_INT_Write+0x4c>
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d009      	beq.n	80017cc <FLASH_IF_INT_Write+0x4c>
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d104      	bne.n	80017cc <FLASH_IF_INT_Write+0x4c>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <FLASH_IF_INT_Write+0x52>
  {
    return FLASH_IF_PARAM_ERROR;
 80017cc:	f06f 0305 	mvn.w	r3, #5
 80017d0:	e103      	b.n	80019da <FLASH_IF_INT_Write+0x25a>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 80017d2:	f000 f995 	bl	8001b00 <FLASH_IF_INT_Clear_Error>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (ret_status == FLASH_IF_OK)
 80017dc:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f040 80f8 	bne.w	80019d6 <FLASH_IF_INT_Write+0x256>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 80017e6:	f003 fdf5 	bl	80053d4 <HAL_FLASH_Unlock>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	f040 80ef 	bne.w	80019d0 <FLASH_IF_INT_Write+0x250>
    {
      start_page_index = PAGE_INDEX(uDest);
 80017f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017f4:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80017f8:	4b7a      	ldr	r3, [pc, #488]	@ (80019e4 <FLASH_IF_INT_Write+0x264>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	029a      	lsls	r2, r3, #10
 80017fe:	4b7a      	ldr	r3, [pc, #488]	@ (80019e8 <FLASH_IF_INT_Write+0x268>)
 8001800:	4013      	ands	r3, r2
 8001802:	fbb1 f2f3 	udiv	r2, r1, r3
 8001806:	fb02 f303 	mul.w	r3, r2, r3
 800180a:	1acb      	subs	r3, r1, r3
 800180c:	0adb      	lsrs	r3, r3, #11
 800180e:	643b      	str	r3, [r7, #64]	@ 0x40
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	4413      	add	r3, r2
 8001816:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 800181a:	3901      	subs	r1, #1
 800181c:	4b71      	ldr	r3, [pc, #452]	@ (80019e4 <FLASH_IF_INT_Write+0x264>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	029a      	lsls	r2, r3, #10
 8001822:	4b71      	ldr	r3, [pc, #452]	@ (80019e8 <FLASH_IF_INT_Write+0x268>)
 8001824:	4013      	ands	r3, r2
 8001826:	fbb1 f2f3 	udiv	r2, r1, r3
 800182a:	fb02 f303 	mul.w	r3, r2, r3
 800182e:	1acb      	subs	r3, r1, r3
 8001830:	0ada      	lsrs	r2, r3, #11
 8001832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	3301      	adds	r3, #1
 8001838:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if (number_pages > 1)
 800183a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800183c:	2b01      	cmp	r3, #1
 800183e:	d905      	bls.n	800184c <FLASH_IF_INT_Write+0xcc>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 8001840:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001842:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001846:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800184a:	653b      	str	r3, [r7, #80]	@ 0x50
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800184c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800184e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001850:	e0b2      	b.n	80019b8 <FLASH_IF_INT_Write+0x238>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 8001852:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001854:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001858:	02db      	lsls	r3, r3, #11
 800185a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (pAllocatedBuffer == NULL)
 800185c:	4b63      	ldr	r3, [pc, #396]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d103      	bne.n	800186c <FLASH_IF_INT_Write+0xec>
        {
          ret_status = FLASH_IF_PARAM_ERROR;
 8001864:	23fa      	movs	r3, #250	@ 0xfa
 8001866:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break; /* exit for loop */
 800186a:	e0ae      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
        }

        /* backup initial Flash page data in RAM area */
        FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 800186c:	4b5f      	ldr	r3, [pc, #380]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800186e:	6818      	ldr	r0, [r3, #0]
 8001870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001872:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001876:	4619      	mov	r1, r3
 8001878:	f000 f8ba 	bl	80019f0 <FLASH_IF_INT_Read>
        /* copy fragment into RAM area */
        UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 800187c:	4b5b      	ldr	r3, [pc, #364]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001882:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001886:	18d0      	adds	r0, r2, r3
 8001888:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800188a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800188c:	b29b      	uxth	r3, r3
 800188e:	461a      	mov	r2, r3
 8001890:	f01a fc2e 	bl	801c0f0 <UTIL_MEM_cpy_8>

        /*  erase the Flash sector, to avoid writing twice in RAM */
        if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 8001894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001896:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f8c6 	bl	8001a2c <FLASH_IF_INT_Erase>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <FLASH_IF_INT_Write+0x12e>
        {
          ret_status = FLASH_IF_ERASE_ERROR;
 80018a6:	23fe      	movs	r3, #254	@ 0xfe
 80018a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break; /* exit for loop */
 80018ac:	e08d      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
        }

        /* copy the whole flash sector including fragment from RAM to Flash */
        current_dest = page_address;
 80018ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018b0:	647b      	str	r3, [r7, #68]	@ 0x44
        current_source = (uint32_t)pAllocatedBuffer;
 80018b2:	4b4e      	ldr	r3, [pc, #312]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
        current_length = FLASH_PAGE_SIZE;
 80018b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018bc:	633b      	str	r3, [r7, #48]	@ 0x30

          /* Unlock back the Flash */
        if (HAL_OK != HAL_FLASH_Unlock())
 80018be:	f003 fd89 	bl	80053d4 <HAL_FLASH_Unlock>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d002      	beq.n	80018ce <FLASH_IF_INT_Write+0x14e>
        {
          ret_status = FLASH_IF_LOCK_ERROR;
 80018c8:	23fb      	movs	r3, #251	@ 0xfb
 80018ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 80018ce:	2300      	movs	r3, #0
 80018d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80018d2:	e055      	b.n	8001980 <FLASH_IF_INT_Write+0x200>
        {
          data = (uint64_t)(*(uint32_t*)(current_source + address_offset));
 80018d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018d8:	4413      	add	r3, r2
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2200      	movs	r2, #0
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	617a      	str	r2, [r7, #20]
 80018e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018e6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
          data |= ((uint64_t)(*(uint32_t*)(current_source + sizeof(current_source) + address_offset)) << 32U);
 80018ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018ee:	4413      	add	r3, r2
 80018f0:	3304      	adds	r3, #4
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2200      	movs	r2, #0
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	60fa      	str	r2, [r7, #12]
 80018fa:	f04f 0000 	mov.w	r0, #0
 80018fe:	f04f 0100 	mov.w	r1, #0
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	0019      	movs	r1, r3
 8001906:	2000      	movs	r0, #0
 8001908:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800190c:	ea40 0a02 	orr.w	sl, r0, r2
 8001910:	ea41 0b03 	orr.w	fp, r1, r3
 8001914:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest, data) == HAL_OK)
 8001918:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800191c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800191e:	2001      	movs	r0, #1
 8001920:	f003 fd14 	bl	800534c <HAL_FLASH_Program>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d123      	bne.n	8001972 <FLASH_IF_INT_Write+0x1f2>
          {
            /* Check the written value */
            if ( ((uint64_t)(*(uint32_t*)(current_dest)) | ((uint64_t)(*(uint32_t*)(current_dest + sizeof(current_dest))) << 32U)) != data)
 800192a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2200      	movs	r2, #0
 8001930:	4698      	mov	r8, r3
 8001932:	4691      	mov	r9, r2
 8001934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001936:	3304      	adds	r3, #4
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2200      	movs	r2, #0
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	607a      	str	r2, [r7, #4]
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	f04f 0300 	mov.w	r3, #0
 8001948:	6839      	ldr	r1, [r7, #0]
 800194a:	000b      	movs	r3, r1
 800194c:	2200      	movs	r2, #0
 800194e:	ea48 0402 	orr.w	r4, r8, r2
 8001952:	ea49 0503 	orr.w	r5, r9, r3
 8001956:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800195a:	429d      	cmp	r5, r3
 800195c:	bf08      	it	eq
 800195e:	4294      	cmpeq	r4, r2
 8001960:	d003      	beq.n	800196a <FLASH_IF_INT_Write+0x1ea>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001962:	23fc      	movs	r3, #252	@ 0xfc
 8001964:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
              break;
 8001968:	e00e      	b.n	8001988 <FLASH_IF_INT_Write+0x208>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 800196a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800196c:	3308      	adds	r3, #8
 800196e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001970:	e003      	b.n	800197a <FLASH_IF_INT_Write+0x1fa>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 8001972:	23fc      	movs	r3, #252	@ 0xfc
 8001974:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            break;
 8001978:	e006      	b.n	8001988 <FLASH_IF_INT_Write+0x208>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800197a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800197c:	3308      	adds	r3, #8
 800197e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001980:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001984:	429a      	cmp	r2, r3
 8001986:	d3a5      	bcc.n	80018d4 <FLASH_IF_INT_Write+0x154>
          }
        }

        if (ret_status != FLASH_IF_OK)
 8001988:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800198c:	2b00      	cmp	r3, #0
 800198e:	d11b      	bne.n	80019c8 <FLASH_IF_INT_Write+0x248>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 8001990:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001994:	4413      	add	r3, r2
 8001996:	65bb      	str	r3, [r7, #88]	@ 0x58
        uSource += length;
 8001998:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800199a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800199c:	4413      	add	r3, r2
 800199e:	657b      	str	r3, [r7, #84]	@ 0x54
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 80019a0:	69fa      	ldr	r2, [r7, #28]
 80019a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019aa:	bf28      	it	cs
 80019ac:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 80019b0:	653b      	str	r3, [r7, #80]	@ 0x50
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80019b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019b4:	3301      	adds	r3, #1
 80019b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80019ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019bc:	4413      	add	r3, r2
 80019be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80019c0:	429a      	cmp	r2, r3
 80019c2:	f4ff af46 	bcc.w	8001852 <FLASH_IF_INT_Write+0xd2>
 80019c6:	e000      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
          break;
 80019c8:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80019ca:	f003 fd25 	bl	8005418 <HAL_FLASH_Lock>
 80019ce:	e002      	b.n	80019d6 <FLASH_IF_INT_Write+0x256>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80019d0:	23fb      	movs	r3, #251	@ 0xfb
 80019d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 80019d6:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3760      	adds	r7, #96	@ 0x60
 80019de:	46bd      	mov	sp, r7
 80019e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019e4:	1fff75e0 	.word	0x1fff75e0
 80019e8:	03fffc00 	.word	0x03fffc00
 80019ec:	200003a4 	.word	0x200003a4

080019f0 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <FLASH_IF_INT_Read+0x1c>
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a0c:	f06f 0305 	mvn.w	r3, #5
 8001a10:	e008      	b.n	8001a24 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	461a      	mov	r2, r3
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	68f8      	ldr	r0, [r7, #12]
 8001a1c:	f01a fb68 	bl	801c0f0 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001a20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001a36:	2300      	movs	r3, #0
 8001a38:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a4c:	f06f 0305 	mvn.w	r3, #5
 8001a50:	e04e      	b.n	8001af0 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001a52:	f000 f855 	bl	8001b00 <FLASH_IF_INT_Clear_Error>
 8001a56:	4603      	mov	r3, r0
 8001a58:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 8001a5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d144      	bne.n	8001aec <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001a62:	f003 fcb7 	bl	80053d4 <HAL_FLASH_Unlock>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d13d      	bne.n	8001ae8 <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8001a76:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <FLASH_IF_INT_Erase+0xcc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	0299      	lsls	r1, r3, #10
 8001a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001afc <FLASH_IF_INT_Erase+0xd0>)
 8001a7e:	400b      	ands	r3, r1
 8001a80:	fbb2 f1f3 	udiv	r1, r2, r3
 8001a84:	fb01 f303 	mul.w	r3, r1, r3
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	0adb      	lsrs	r3, r3, #11
 8001a8c:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	4a17      	ldr	r2, [pc, #92]	@ (8001af8 <FLASH_IF_INT_Erase+0xcc>)
 8001a9c:	6812      	ldr	r2, [r2, #0]
 8001a9e:	0291      	lsls	r1, r2, #10
 8001aa0:	4a16      	ldr	r2, [pc, #88]	@ (8001afc <FLASH_IF_INT_Erase+0xd0>)
 8001aa2:	400a      	ands	r2, r1
 8001aa4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001aa8:	fb01 f202 	mul.w	r2, r1, r2
 8001aac:	1a9b      	subs	r3, r3, r2
 8001aae:	0ada      	lsrs	r2, r3, #11
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001ab8:	f107 0214 	add.w	r2, r7, #20
 8001abc:	f107 0308 	add.w	r3, r7, #8
 8001ac0:	4611      	mov	r1, r2
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f003 fd88 	bl	80055d8 <HAL_FLASHEx_Erase>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 8001acc:	7fbb      	ldrb	r3, [r7, #30]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d007      	beq.n	8001ae2 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001ad2:	7fbb      	ldrb	r3, [r7, #30]
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d101      	bne.n	8001adc <FLASH_IF_INT_Erase+0xb0>
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e001      	b.n	8001ae0 <FLASH_IF_INT_Erase+0xb4>
 8001adc:	f06f 0301 	mvn.w	r3, #1
 8001ae0:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 8001ae2:	f003 fc99 	bl	8005418 <HAL_FLASH_Lock>
 8001ae6:	e001      	b.n	8001aec <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001ae8:	23fb      	movs	r3, #251	@ 0xfb
 8001aea:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001aec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3720      	adds	r7, #32
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	1fff75e0 	.word	0x1fff75e0
 8001afc:	03fffc00 	.word	0x03fffc00

08001b00 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001b06:	23fb      	movs	r3, #251	@ 0xfb
 8001b08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8001b0a:	f003 fc63 	bl	80053d4 <HAL_FLASH_Unlock>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d110      	bne.n	8001b36 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b1a:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001b1e:	6193      	str	r3, [r2, #24]
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b22:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001b26:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001b28:	f003 fc76 	bl	8005418 <HAL_FLASH_Lock>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	58004000 	.word	0x58004000

08001b48 <LL_AHB2_GRP1_EnableClock>:
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
}
 8001b6e:	bf00      	nop
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <MX_GPIO_Init>:
/** Configure pins
     PA15   ------> I2C2_SDA
     PB15   ------> I2C2_SCL
*/
void MX_GPIO_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7e:	1d3b      	adds	r3, r7, #4
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	f7ff ffdb 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	2002      	movs	r0, #2
 8001b94:	f7ff ffd8 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b98:	2004      	movs	r0, #4
 8001b9a:	f7ff ffd5 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG3_GPIO_Port, DBG3_Pin, GPIO_PIN_RESET);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2108      	movs	r1, #8
 8001ba2:	4840      	ldr	r0, [pc, #256]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001ba4:	f004 f833 	bl	8005c0e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	2120      	movs	r1, #32
 8001bac:	483d      	ldr	r0, [pc, #244]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001bae:	f004 f82e 	bl	8005c0e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|LED_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f240 2131 	movw	r1, #561	@ 0x231
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bbc:	f004 f827 	bl	8005c0e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDA_Pin */
  GPIO_InitStruct.Pin = SDA_Pin;
 8001bc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bc6:	2312      	movs	r3, #18
 8001bc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001bd6:	1d3b      	adds	r3, r7, #4
 8001bd8:	4619      	mov	r1, r3
 8001bda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bde:	f003 fdd1 	bl	8005784 <HAL_GPIO_Init>

  /*Configure GPIO pin : SCL_Pin */
  GPIO_InitStruct.Pin = SCL_Pin;
 8001be2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001be6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be8:	2312      	movs	r3, #18
 8001bea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4829      	ldr	r0, [pc, #164]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001bfe:	f003 fdc1 	bl	8005784 <HAL_GPIO_Init>

  /*Configure GPIO pins : DBG3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = DBG3_Pin|LED2_Pin;
 8001c02:	2328      	movs	r3, #40	@ 0x28
 8001c04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c06:	2301      	movs	r3, #1
 8001c08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	4619      	mov	r1, r3
 8001c16:	4823      	ldr	r0, [pc, #140]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c18:	f003 fdb4 	bl	8005784 <HAL_GPIO_Init>

  /*Configure GPIO pins : DBG1_Pin RF_CTRL1_Pin RF_CTRL2_Pin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001c1c:	2331      	movs	r3, #49	@ 0x31
 8001c1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c20:	2301      	movs	r3, #1
 8001c22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c34:	f003 fda6 	bl	8005784 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUT1_Pin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001c38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c3e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4815      	ldr	r0, [pc, #84]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c4e:	f003 fd99 	bl	8005784 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001c52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c60:	2300      	movs	r3, #0
 8001c62:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	4619      	mov	r1, r3
 8001c68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c6c:	f003 fd8a 	bl	8005784 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pulsador_Pin */
  GPIO_InitStruct.Pin = Pulsador_Pin;
 8001c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c76:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Pulsador_GPIO_Port, &GPIO_InitStruct);
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4807      	ldr	r0, [pc, #28]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c86:	f003 fd7d 	bl	8005784 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2029      	movs	r0, #41	@ 0x29
 8001c90:	f002 ff3b 	bl	8004b0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c94:	2029      	movs	r0, #41	@ 0x29
 8001c96:	f002 ff52 	bl	8004b3e <HAL_NVIC_EnableIRQ>

}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	48000400 	.word	0x48000400

08001ca8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb8:	f023 0218 	bic.w	r2, r3, #24
 8001cbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr
	...

08001cd4 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001cdc:	1d39      	adds	r1, r7, #4
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	4803      	ldr	r0, [pc, #12]	@ (8001cf4 <__io_putchar+0x20>)
 8001ce6:	f006 fc1e 	bl	8008526 <HAL_UART_Transmit>
  return ch;
 8001cea:	687b      	ldr	r3, [r7, #4]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	200004ac 	.word	0x200004ac

08001cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cfe:	f001 fd13 	bl	8003728 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d02:	f000 f869 	bl	8001dd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d06:	f7ff ff37 	bl	8001b78 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001d0a:	f008 fe75 	bl	800a9f8 <MX_LoRaWAN_Init>
  MX_LPUART1_UART_Init();
 8001d0e:	f001 f8b7 	bl	8002e80 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8001d12:	f001 f901 	bl	8002f18 <MX_USART1_UART_Init>
  // ? CONFIGURAR WAKEUP PARA USART1
  UART_WakeUpTypeDef WakeUpSelection;
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001d16:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d1a:	603b      	str	r3, [r7, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8001d1c:	463b      	mov	r3, r7
 8001d1e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001d22:	4825      	ldr	r0, [pc, #148]	@ (8001db8 <main+0xc0>)
 8001d24:	f008 fcb9 	bl	800a69a <HAL_UARTEx_StopModeWakeUpSourceConfig>
  // Asegurar que UART est listo
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8001d28:	bf00      	nop
 8001d2a:	4b23      	ldr	r3, [pc, #140]	@ (8001db8 <main+0xc0>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d38:	d0f7      	beq.n	8001d2a <main+0x32>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8001d3a:	bf00      	nop
 8001d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001db8 <main+0xc0>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d4a:	d1f7      	bne.n	8001d3c <main+0x44>

  // Habilitar interrupcin de wakeup
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001db8 <main+0xc0>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	4b19      	ldr	r3, [pc, #100]	@ (8001db8 <main+0xc0>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001d5a:	609a      	str	r2, [r3, #8]

  // Crear timer para LED (1 segundo)
  UTIL_TIMER_Create(&LedTimer, 1000, UTIL_TIMER_ONESHOT, OnLedTimerEvent, NULL);
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <main+0xc4>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d68:	4815      	ldr	r0, [pc, #84]	@ (8001dc0 <main+0xc8>)
 8001d6a:	f01a fef7 	bl	801cb5c <UTIL_TIMER_Create>
  // Habilitar modo STOP
  HAL_UARTEx_EnableStopMode(&huart1);
 8001d6e:	4812      	ldr	r0, [pc, #72]	@ (8001db8 <main+0xc0>)
 8001d70:	f008 fcee 	bl	800a750 <HAL_UARTEx_EnableStopMode>
  // Registrar tarea UART en el scheduler
  HAL_UART_Transmit(&huart1, (uint8_t*)iniciouart1, strlen(iniciouart1), HAL_MAX_DELAY);
 8001d74:	4813      	ldr	r0, [pc, #76]	@ (8001dc4 <main+0xcc>)
 8001d76:	f7fe fa03 	bl	8000180 <strlen>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d82:	4910      	ldr	r1, [pc, #64]	@ (8001dc4 <main+0xcc>)
 8001d84:	480c      	ldr	r0, [pc, #48]	@ (8001db8 <main+0xc0>)
 8001d86:	f006 fbce 	bl	8008526 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	490e      	ldr	r1, [pc, #56]	@ (8001dc8 <main+0xd0>)
 8001d8e:	480a      	ldr	r0, [pc, #40]	@ (8001db8 <main+0xc0>)
 8001d90:	f006 fc62 	bl	8008658 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while (1)
{
  // Procesar datos UART del medidor
  if (uart_rx_complete) {
 8001d94:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <main+0xd4>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d008      	beq.n	8001db0 <main+0xb8>
    // Copiar datos a buffer permanente si es necesario
    // (uart_rx_buffer ya tiene los datos)
    
    // Activar flag para LoRaWAN
    meter_data_ready = 1;
 8001d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <main+0xd8>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	701a      	strb	r2, [r3, #0]
    
    // Resetear flag de recepcin
    uart_rx_complete = 0;
 8001da4:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <main+0xd4>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
    
    // Reiniciar ndice para prxima recepcin
    uart_rx_index = 0;
 8001daa:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <main+0xdc>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	801a      	strh	r2, [r3, #0]
  }
  
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001db0:	f008 fe2a 	bl	800aa08 <MX_LoRaWAN_Process>
  if (uart_rx_complete) {
 8001db4:	e7ee      	b.n	8001d94 <main+0x9c>
 8001db6:	bf00      	nop
 8001db8:	200004ac 	.word	0x200004ac
 8001dbc:	08001e8d 	.word	0x08001e8d
 8001dc0:	200003ac 	.word	0x200003ac
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	2000066c 	.word	0x2000066c
 8001dcc:	20000872 	.word	0x20000872
 8001dd0:	200003a8 	.word	0x200003a8
 8001dd4:	20000870 	.word	0x20000870

08001dd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b09a      	sub	sp, #104	@ 0x68
 8001ddc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dde:	f107 0320 	add.w	r3, r7, #32
 8001de2:	2248      	movs	r2, #72	@ 0x48
 8001de4:	2100      	movs	r1, #0
 8001de6:	4618      	mov	r0, r3
 8001de8:	f01c fb6f 	bl	801e4ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dec:	f107 0308 	add.w	r3, r7, #8
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
 8001dfc:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001dfe:	f003 ff35 	bl	8005c6c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff ff50 	bl	8001ca8 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e08:	4b1f      	ldr	r3, [pc, #124]	@ (8001e88 <SystemClock_Config+0xb0>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e10:	4a1d      	ldr	r2, [pc, #116]	@ (8001e88 <SystemClock_Config+0xb0>)
 8001e12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	4b1b      	ldr	r3, [pc, #108]	@ (8001e88 <SystemClock_Config+0xb0>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e20:	607b      	str	r3, [r7, #4]
 8001e22:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001e24:	2324      	movs	r3, #36	@ 0x24
 8001e26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e28:	2381      	movs	r3, #129	@ 0x81
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001e30:	2300      	movs	r3, #0
 8001e32:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001e34:	23b0      	movs	r3, #176	@ 0xb0
 8001e36:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e3c:	f107 0320 	add.w	r3, r7, #32
 8001e40:	4618      	mov	r0, r3
 8001e42:	f004 fa5f 	bl	8006304 <HAL_RCC_OscConfig>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001e4c:	f000 f82d 	bl	8001eaa <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001e50:	234f      	movs	r3, #79	@ 0x4f
 8001e52:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001e64:	2300      	movs	r3, #0
 8001e66:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e68:	f107 0308 	add.w	r3, r7, #8
 8001e6c:	2102      	movs	r1, #2
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f004 fdca 	bl	8006a08 <HAL_RCC_ClockConfig>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001e7a:	f000 f816 	bl	8001eaa <Error_Handler>
  }
}
 8001e7e:	bf00      	nop
 8001e80:	3768      	adds	r7, #104	@ 0x68
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	58000400 	.word	0x58000400

08001e8c <OnLedTimerEvent>:
/* USER CODE BEGIN 4 */
/**
 * @brief Callback del timer del LED - apaga el LED despus de 1 segundo
 */
static void OnLedTimerEvent(void *context)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e94:	2200      	movs	r2, #0
 8001e96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e9e:	f003 feb6 	bl	8005c0e <HAL_GPIO_WritePin>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eae:	b672      	cpsid	i
}
 8001eb0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eb2:	bf00      	nop
 8001eb4:	e7fd      	b.n	8001eb2 <Error_Handler+0x8>

08001eb6 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001eba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ec2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ec6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001eca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001ece:	bf00      	nop
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <LL_APB1_GRP1_EnableClock>:
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b085      	sub	sp, #20
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ede:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ee2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ee4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001eee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ef2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001efa:	68fb      	ldr	r3, [r7, #12]
}
 8001efc:	bf00      	nop
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bc80      	pop	{r7}
 8001f04:	4770      	bx	lr
	...

08001f08 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08c      	sub	sp, #48	@ 0x30
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001f0e:	1d3b      	adds	r3, r7, #4
 8001f10:	222c      	movs	r2, #44	@ 0x2c
 8001f12:	2100      	movs	r1, #0
 8001f14:	4618      	mov	r0, r3
 8001f16:	f01c fad8 	bl	801e4ca <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f1a:	4b22      	ldr	r3, [pc, #136]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f1c:	4a22      	ldr	r2, [pc, #136]	@ (8001fa8 <MX_RTC_Init+0xa0>)
 8001f1e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001f20:	4b20      	ldr	r3, [pc, #128]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f22:	221f      	movs	r2, #31
 8001f24:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f26:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f32:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f38:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f3e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001f40:	4b18      	ldr	r3, [pc, #96]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001f46:	4b17      	ldr	r3, [pc, #92]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f4c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f4e:	4815      	ldr	r0, [pc, #84]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f50:	f005 fa16 	bl	8007380 <HAL_RTC_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001f5a:	f7ff ffa6 	bl	8001eaa <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001f5e:	4811      	ldr	r0, [pc, #68]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f60:	f005 fd16 	bl	8007990 <HAL_RTCEx_SetSSRU_IT>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001f6a:	f7ff ff9e 	bl	8001eaa <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001f7a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001f7e:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001f80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001f86:	1d3b      	adds	r3, r7, #4
 8001f88:	2200      	movs	r2, #0
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4805      	ldr	r0, [pc, #20]	@ (8001fa4 <MX_RTC_Init+0x9c>)
 8001f8e:	f005 fa83 	bl	8007498 <HAL_RTC_SetAlarm_IT>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001f98:	f7ff ff87 	bl	8001eaa <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001f9c:	bf00      	nop
 8001f9e:	3730      	adds	r7, #48	@ 0x30
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	200003c4 	.word	0x200003c4
 8001fa8:	40002800 	.word	0x40002800

08001fac <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b090      	sub	sp, #64	@ 0x40
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fb4:	f107 0308 	add.w	r3, r7, #8
 8001fb8:	2238      	movs	r2, #56	@ 0x38
 8001fba:	2100      	movs	r1, #0
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f01c fa84 	bl	801e4ca <memset>
  if(rtcHandle->Instance==RTC)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a16      	ldr	r2, [pc, #88]	@ (8002020 <HAL_RTC_MspInit+0x74>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d125      	bne.n	8002018 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fd0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001fd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fd8:	f107 0308 	add.w	r3, r7, #8
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f005 f8b5 	bl	800714c <HAL_RCCEx_PeriphCLKConfig>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001fe8:	f7ff ff5f 	bl	8001eaa <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001fec:	f7ff ff63 	bl	8001eb6 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001ff0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001ff4:	f7ff ff6f 	bl	8001ed6 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	2002      	movs	r0, #2
 8001ffe:	f002 fd84 	bl	8004b0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8002002:	2002      	movs	r0, #2
 8002004:	f002 fd9b 	bl	8004b3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002008:	2200      	movs	r2, #0
 800200a:	2100      	movs	r1, #0
 800200c:	202a      	movs	r0, #42	@ 0x2a
 800200e:	f002 fd7c 	bl	8004b0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002012:	202a      	movs	r0, #42	@ 0x2a
 8002014:	f002 fd93 	bl	8004b3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002018:	bf00      	nop
 800201a:	3740      	adds	r7, #64	@ 0x40
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40002800 	.word	0x40002800

08002024 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8002028:	4b03      	ldr	r3, [pc, #12]	@ (8002038 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 800202a:	2201      	movs	r2, #1
 800202c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr
 8002038:	58000400 	.word	0x58000400

0800203c <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr

08002048 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr

08002054 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8002058:	f001 fb86 	bl	8003768 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 800205c:	f7ff ffe2 	bl	8002024 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8002060:	2001      	movs	r0, #1
 8002062:	f003 fe95 	bl	8005d90 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}

0800206a <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 800206e:	f001 fb89 	bl	8003784 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8002072:	f001 f9b1 	bl	80033d8 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}

0800207a <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 800207e:	f001 fb73 	bl	8003768 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8002082:	2101      	movs	r1, #1
 8002084:	2000      	movs	r0, #0
 8002086:	f003 fdff 	bl	8005c88 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}

0800208e <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 800208e:	b580      	push	{r7, lr}
 8002090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8002092:	f001 fb77 	bl	8003784 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a6:	b480      	push	{r7}
 80020a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020aa:	bf00      	nop
 80020ac:	e7fd      	b.n	80020aa <NMI_Handler+0x4>

080020ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ae:	b480      	push	{r7}
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b2:	bf00      	nop
 80020b4:	e7fd      	b.n	80020b2 <HardFault_Handler+0x4>

080020b6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b6:	b480      	push	{r7}
 80020b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020ba:	bf00      	nop
 80020bc:	e7fd      	b.n	80020ba <MemManage_Handler+0x4>

080020be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020be:	b480      	push	{r7}
 80020c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020c2:	bf00      	nop
 80020c4:	e7fd      	b.n	80020c2 <BusFault_Handler+0x4>

080020c6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c6:	b480      	push	{r7}
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ca:	bf00      	nop
 80020cc:	e7fd      	b.n	80020ca <UsageFault_Handler+0x4>

080020ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020d2:	bf00      	nop
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr

080020e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr

080020f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr
	...

08002100 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8002104:	4802      	ldr	r0, [pc, #8]	@ (8002110 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8002106:	f005 fc7f 	bl	8007a08 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	200003c4 	.word	0x200003c4

08002114 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002118:	4802      	ldr	r0, [pc, #8]	@ (8002124 <DMA1_Channel1_IRQHandler+0x10>)
 800211a:	f002 ffa7 	bl	800506c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000540 	.word	0x20000540

08002128 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800212c:	4802      	ldr	r0, [pc, #8]	@ (8002138 <DMA1_Channel2_IRQHandler+0x10>)
 800212e:	f002 ff9d 	bl	800506c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200005a0 	.word	0x200005a0

0800213c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 3 Interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <DMA1_Channel3_IRQHandler+0x10>)
 8002142:	f002 ff93 	bl	800506c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000600 	.word	0x20000600

08002150 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002154:	4802      	ldr	r0, [pc, #8]	@ (8002160 <USART1_IRQHandler+0x10>)
 8002156:	f006 fb4b 	bl	80087f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	200004ac 	.word	0x200004ac

08002164 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002168:	4802      	ldr	r0, [pc, #8]	@ (8002174 <LPUART1_IRQHandler+0x10>)
 800216a:	f006 fb41 	bl	80087f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000418 	.word	0x20000418

08002178 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pulsador_Pin);
 800217c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002180:	f003 fd5c 	bl	8005c3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8002184:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002188:	f003 fd58 	bl	8005c3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800218c:	bf00      	nop
 800218e:	bd80      	pop	{r7, pc}

08002190 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002194:	4802      	ldr	r0, [pc, #8]	@ (80021a0 <RTC_Alarm_IRQHandler+0x10>)
 8002196:	f005 fae7 	bl	8007768 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	200003c4 	.word	0x200003c4

080021a4 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80021a8:	4802      	ldr	r0, [pc, #8]	@ (80021b4 <SUBGHZ_Radio_IRQHandler+0x10>)
 80021aa:	f005 ff9b 	bl	80080e4 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	200003fc 	.word	0x200003fc

080021b8 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80021c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021c4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80021c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80021d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4013      	ands	r3, r2
 80021da:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021dc:	68fb      	ldr	r3, [r7, #12]
}
 80021de:	bf00      	nop
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr

080021e8 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80021ec:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <MX_SUBGHZ_Init+0x20>)
 80021ee:	2208      	movs	r2, #8
 80021f0:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80021f2:	4805      	ldr	r0, [pc, #20]	@ (8002208 <MX_SUBGHZ_Init+0x20>)
 80021f4:	f005 fcf4 	bl	8007be0 <HAL_SUBGHZ_Init>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80021fe:	f7ff fe54 	bl	8001eaa <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	200003fc 	.word	0x200003fc

0800220c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8002214:	2001      	movs	r0, #1
 8002216:	f7ff ffcf 	bl	80021b8 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2100      	movs	r1, #0
 800221e:	2032      	movs	r0, #50	@ 0x32
 8002220:	f002 fc73 	bl	8004b0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8002224:	2032      	movs	r0, #50	@ 0x32
 8002226:	f002 fc8a 	bl	8004b3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800223a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002244:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4313      	orrs	r3, r2
 800224c:	608b      	str	r3, [r1, #8]
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr

08002258 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 800225c:	4b02      	ldr	r3, [pc, #8]	@ (8002268 <LL_FLASH_GetUDN+0x10>)
 800225e:	681b      	ldr	r3, [r3, #0]
}
 8002260:	4618      	mov	r0, r3
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr
 8002268:	1fff7580 	.word	0x1fff7580

0800226c <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8002270:	4b03      	ldr	r3, [pc, #12]	@ (8002280 <LL_FLASH_GetDeviceID+0x14>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	b2db      	uxtb	r3, r3
}
 8002276:	4618      	mov	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	1fff7584 	.word	0x1fff7584

08002284 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8002288:	4b03      	ldr	r3, [pc, #12]	@ (8002298 <LL_FLASH_GetSTCompanyID+0x14>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	0a1b      	lsrs	r3, r3, #8
}
 800228e:	4618      	mov	r0, r3
 8002290:	46bd      	mov	sp, r7
 8002292:	bc80      	pop	{r7}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	1fff7584 	.word	0x1fff7584

0800229c <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80022a0:	2000      	movs	r0, #0
 80022a2:	f7ff ffc6 	bl	8002232 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 80022a6:	f01a fc49 	bl	801cb3c <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 80022aa:	4b10      	ldr	r3, [pc, #64]	@ (80022ec <SystemApp_Init+0x50>)
 80022ac:	2201      	movs	r2, #1
 80022ae:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 80022b0:	f000 fa36 	bl	8002720 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80022b4:	f01a fed2 	bl	801d05c <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80022b8:	480d      	ldr	r0, [pc, #52]	@ (80022f0 <SystemApp_Init+0x54>)
 80022ba:	f01a ff7d 	bl	801d1b8 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80022be:	4b0d      	ldr	r3, [pc, #52]	@ (80022f4 <SystemApp_Init+0x58>)
 80022c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80022c4:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80022c6:	2002      	movs	r0, #2
 80022c8:	f01a ff84 	bl	801d1d4 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 80022cc:	f7ff f90a 	bl	80014e4 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 80022d0:	f000 fa5a 	bl	8002788 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80022d4:	f019 fe66 	bl	801bfa4 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80022d8:	2101      	movs	r1, #1
 80022da:	2001      	movs	r0, #1
 80022dc:	f019 fea2 	bl	801c024 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80022e0:	2101      	movs	r1, #1
 80022e2:	2001      	movs	r0, #1
 80022e4:	f019 fe6e 	bl	801bfc4 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	20000408 	.word	0x20000408
 80022f0:	08002641 	.word	0x08002641
 80022f4:	58004000 	.word	0x58004000

080022f8 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 80022fc:	f019 fec2 	bl	801c084 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}

08002304 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002304:	b5b0      	push	{r4, r5, r7, lr}
 8002306:	b094      	sub	sp, #80	@ 0x50
 8002308:	af04      	add	r7, sp, #16
  uint8_t batteryLevel = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint16_t batteryLevelmV;

  /* USER CODE BEGIN GetBatteryLevel_0 */
  uint8_t pct = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8002316:	f7ff f8f3 	bl	8001500 <SYS_GetBatteryLevel>
 800231a:	4603      	mov	r3, r0
 800231c:	867b      	strh	r3, [r7, #50]	@ 0x32

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 800231e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002320:	f241 0268 	movw	r2, #4200	@ 0x1068
 8002324:	4293      	cmp	r3, r2
 8002326:	d903      	bls.n	8002330 <GetBatteryLevel+0x2c>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8002328:	23fe      	movs	r3, #254	@ 0xfe
 800232a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800232e:	e017      	b.n	8002360 <GetBatteryLevel+0x5c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8002330:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002332:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8002336:	4293      	cmp	r3, r2
 8002338:	d803      	bhi.n	8002342 <GetBatteryLevel+0x3e>
  {
    batteryLevel = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002340:	e00e      	b.n	8002360 <GetBatteryLevel+0x5c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8002342:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002344:	f6a3 33b8 	subw	r3, r3, #3000	@ 0xbb8
 8002348:	461a      	mov	r2, r3
 800234a:	4613      	mov	r3, r2
 800234c:	01db      	lsls	r3, r3, #7
 800234e:	1a9b      	subs	r3, r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	461a      	mov	r2, r3
 8002354:	4b5c      	ldr	r3, [pc, #368]	@ (80024c8 <GetBatteryLevel+0x1c4>)
 8002356:	fba3 2302 	umull	r2, r3, r3, r2
 800235a:	09db      	lsrs	r3, r3, #7
 800235c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* Map battery mV to a percentage using a piecewise-linear Li-ion curve (typical) */
  {
    const uint16_t volts[] = {3000, 3200, 3400, 3600, 3700, 3800, 3900, 4000, 4100, 4200};
 8002360:	4b5a      	ldr	r3, [pc, #360]	@ (80024cc <GetBatteryLevel+0x1c8>)
 8002362:	f107 040c 	add.w	r4, r7, #12
 8002366:	461d      	mov	r5, r3
 8002368:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800236a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800236c:	682b      	ldr	r3, [r5, #0]
 800236e:	6023      	str	r3, [r4, #0]
    const uint8_t  pc[]    = {   0,    5,   20,   50,   65,   75,   85,   93,   98,  100};
 8002370:	4a57      	ldr	r2, [pc, #348]	@ (80024d0 <GetBatteryLevel+0x1cc>)
 8002372:	463b      	mov	r3, r7
 8002374:	ca07      	ldmia	r2, {r0, r1, r2}
 8002376:	c303      	stmia	r3!, {r0, r1}
 8002378:	801a      	strh	r2, [r3, #0]
    const int points = sizeof(volts) / sizeof(volts[0]);
 800237a:	230a      	movs	r3, #10
 800237c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int i;

    if (batteryLevelmV <= volts[0])
 800237e:	89bb      	ldrh	r3, [r7, #12]
 8002380:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002382:	429a      	cmp	r2, r3
 8002384:	d803      	bhi.n	800238e <GetBatteryLevel+0x8a>
    {
      pct = pc[0];
 8002386:	783b      	ldrb	r3, [r7, #0]
 8002388:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800238c:	e066      	b.n	800245c <GetBatteryLevel+0x158>
    }
    else if (batteryLevelmV >= volts[points - 1])
 800238e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002390:	3b01      	subs	r3, #1
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	3340      	adds	r3, #64	@ 0x40
 8002396:	443b      	add	r3, r7
 8002398:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 800239c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800239e:	429a      	cmp	r2, r3
 80023a0:	d308      	bcc.n	80023b4 <GetBatteryLevel+0xb0>
    {
      pct = pc[points - 1];
 80023a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a4:	3b01      	subs	r3, #1
 80023a6:	3340      	adds	r3, #64	@ 0x40
 80023a8:	443b      	add	r3, r7
 80023aa:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80023ae:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80023b2:	e053      	b.n	800245c <GetBatteryLevel+0x158>
    }
    else
    {
      for (i = 0; i < points - 1; i++)
 80023b4:	2300      	movs	r3, #0
 80023b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023b8:	e04b      	b.n	8002452 <GetBatteryLevel+0x14e>
      {
        if ((batteryLevelmV >= volts[i]) && (batteryLevelmV < volts[i + 1]))
 80023ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	3340      	adds	r3, #64	@ 0x40
 80023c0:	443b      	add	r3, r7
 80023c2:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023c6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d33f      	bcc.n	800244c <GetBatteryLevel+0x148>
 80023cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ce:	3301      	adds	r3, #1
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	3340      	adds	r3, #64	@ 0x40
 80023d4:	443b      	add	r3, r7
 80023d6:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023da:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80023dc:	429a      	cmp	r2, r3
 80023de:	d235      	bcs.n	800244c <GetBatteryLevel+0x148>
        {
          uint32_t dv = volts[i + 1] - volts[i];
 80023e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023e2:	3301      	adds	r3, #1
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	3340      	adds	r3, #64	@ 0x40
 80023e8:	443b      	add	r3, r7
 80023ea:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023ee:	461a      	mov	r2, r3
 80023f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	3340      	adds	r3, #64	@ 0x40
 80023f6:	443b      	add	r3, r7
 80023f8:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	62bb      	str	r3, [r7, #40]	@ 0x28
          uint32_t dp = pc[i + 1] - pc[i];
 8002400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002402:	3301      	adds	r3, #1
 8002404:	3340      	adds	r3, #64	@ 0x40
 8002406:	443b      	add	r3, r7
 8002408:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800240c:	4619      	mov	r1, r3
 800240e:	463a      	mov	r2, r7
 8002410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002412:	4413      	add	r3, r2
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	1acb      	subs	r3, r1, r3
 8002418:	627b      	str	r3, [r7, #36]	@ 0x24
          uint32_t offset = batteryLevelmV - volts[i];
 800241a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800241c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	3340      	adds	r3, #64	@ 0x40
 8002422:	443b      	add	r3, r7
 8002424:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	623b      	str	r3, [r7, #32]
          pct = (uint8_t)(pc[i] + ((offset * dp) / dv));
 800242c:	463a      	mov	r2, r7
 800242e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002430:	4413      	add	r3, r2
 8002432:	781a      	ldrb	r2, [r3, #0]
 8002434:	6a3b      	ldr	r3, [r7, #32]
 8002436:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002438:	fb03 f101 	mul.w	r1, r3, r1
 800243c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002442:	b2db      	uxtb	r3, r3
 8002444:	4413      	add	r3, r2
 8002446:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
          break;
 800244a:	e007      	b.n	800245c <GetBatteryLevel+0x158>
      for (i = 0; i < points - 1; i++)
 800244c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800244e:	3301      	adds	r3, #1
 8002450:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002454:	3b01      	subs	r3, #1
 8002456:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002458:	429a      	cmp	r2, r3
 800245a:	dbae      	blt.n	80023ba <GetBatteryLevel+0xb6>
      }
    }
  }

  /* Convert percentage (0..100) into LoRa battery scale (1..254) */
  if (pct == 0)
 800245c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002460:	2b00      	cmp	r3, #0
 8002462:	d103      	bne.n	800246c <GetBatteryLevel+0x168>
  {
    batteryLevel = 1; /* very low */
 8002464:	2301      	movs	r3, #1
 8002466:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800246a:	e018      	b.n	800249e <GetBatteryLevel+0x19a>
  }
  else
  {
    uint32_t level = ((uint32_t)pct * (uint32_t)LORAWAN_MAX_BAT) / 100U;
 800246c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8002470:	4613      	mov	r3, r2
 8002472:	01db      	lsls	r3, r3, #7
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	461a      	mov	r2, r3
 800247a:	4b16      	ldr	r3, [pc, #88]	@ (80024d4 <GetBatteryLevel+0x1d0>)
 800247c:	fba3 2302 	umull	r2, r3, r3, r2
 8002480:	095b      	lsrs	r3, r3, #5
 8002482:	637b      	str	r3, [r7, #52]	@ 0x34
    if (level == 0)
 8002484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <GetBatteryLevel+0x18a>
    {
      level = 1;
 800248a:	2301      	movs	r3, #1
 800248c:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    if (level > LORAWAN_MAX_BAT)
 800248e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002490:	2bfe      	cmp	r3, #254	@ 0xfe
 8002492:	d901      	bls.n	8002498 <GetBatteryLevel+0x194>
    {
      level = LORAWAN_MAX_BAT;
 8002494:	23fe      	movs	r3, #254	@ 0xfe
 8002496:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    batteryLevel = (uint8_t)level;
 8002498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800249a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* Debug: show mapping from mV -> pct -> LoRa-scale for troubleshooting */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: GetBatteryLevel: batt_mV=%u pct=%u lora=%u\r\n", batteryLevelmV, pct, batteryLevel);
 800249e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80024a0:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80024a4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80024a8:	9102      	str	r1, [sp, #8]
 80024aa:	9201      	str	r2, [sp, #4]
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <GetBatteryLevel+0x1d4>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	2100      	movs	r1, #0
 80024b4:	2002      	movs	r0, #2
 80024b6:	f01a fdff 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80024ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3740      	adds	r7, #64	@ 0x40
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bdb0      	pop	{r4, r5, r7, pc}
 80024c6:	bf00      	nop
 80024c8:	1b4e81b5 	.word	0x1b4e81b5
 80024cc:	08020448 	.word	0x08020448
 80024d0:	0802045c 	.word	0x0802045c
 80024d4:	51eb851f 	.word	0x51eb851f
 80024d8:	08020414 	.word	0x08020414

080024dc <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 80024e6:	1d3b      	adds	r3, r7, #4
 80024e8:	4618      	mov	r0, r3
 80024ea:	f000 f923 	bl	8002734 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe fd0f 	bl	8000f14 <__aeabi_f2iz>
 80024f6:	4603      	mov	r3, r0
 80024f8:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 80024fa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3720      	adds	r7, #32
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8002506:	b590      	push	{r4, r7, lr}
 8002508:	b087      	sub	sp, #28
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8002512:	f7ff fea1 	bl	8002258 <LL_FLASH_GetUDN>
 8002516:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251e:	d138      	bne.n	8002592 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8002520:	f001 f93e 	bl	80037a0 <HAL_GetUIDw0>
 8002524:	4604      	mov	r4, r0
 8002526:	f001 f94f 	bl	80037c8 <HAL_GetUIDw2>
 800252a:	4603      	mov	r3, r0
 800252c:	4423      	add	r3, r4
 800252e:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8002530:	f001 f940 	bl	80037b4 <HAL_GetUIDw1>
 8002534:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	0e1a      	lsrs	r2, r3, #24
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3307      	adds	r3, #7
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	0c1a      	lsrs	r2, r3, #16
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3306      	adds	r3, #6
 800254a:	b2d2      	uxtb	r2, r2
 800254c:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	0a1a      	lsrs	r2, r3, #8
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	3305      	adds	r3, #5
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3304      	adds	r3, #4
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	0e1a      	lsrs	r2, r3, #24
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3303      	adds	r3, #3
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	0c1a      	lsrs	r2, r3, #16
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3302      	adds	r3, #2
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	0a1a      	lsrs	r2, r3, #8
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3301      	adds	r3, #1
 8002584:	b2d2      	uxtb	r2, r2
 8002586:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	b2da      	uxtb	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8002590:	e031      	b.n	80025f6 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	3307      	adds	r3, #7
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	0a1a      	lsrs	r2, r3, #8
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3306      	adds	r3, #6
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	0c1a      	lsrs	r2, r3, #16
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3305      	adds	r3, #5
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	0e1a      	lsrs	r2, r3, #24
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3304      	adds	r3, #4
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80025c0:	f7ff fe54 	bl	800226c <LL_FLASH_GetDeviceID>
 80025c4:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	3303      	adds	r3, #3
 80025ca:	697a      	ldr	r2, [r7, #20]
 80025cc:	b2d2      	uxtb	r2, r2
 80025ce:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80025d0:	f7ff fe58 	bl	8002284 <LL_FLASH_GetSTCompanyID>
 80025d4:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3302      	adds	r3, #2
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	0a1a      	lsrs	r2, r3, #8
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	3301      	adds	r3, #1
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	0c1b      	lsrs	r3, r3, #16
 80025f0:	b2da      	uxtb	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	701a      	strb	r2, [r3, #0]
}
 80025f6:	bf00      	nop
 80025f8:	371c      	adds	r7, #28
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd90      	pop	{r4, r7, pc}

080025fe <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 80025fe:	b590      	push	{r4, r7, lr}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 8002606:	f7ff fe27 	bl	8002258 <LL_FLASH_GetUDN>
 800260a:	4602      	mov	r2, r0
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002618:	d10d      	bne.n	8002636 <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800261a:	f001 f8c1 	bl	80037a0 <HAL_GetUIDw0>
 800261e:	4604      	mov	r4, r0
 8002620:	f001 f8c8 	bl	80037b4 <HAL_GetUIDw1>
 8002624:	4603      	mov	r3, r0
 8002626:	405c      	eors	r4, r3
 8002628:	f001 f8ce 	bl	80037c8 <HAL_GetUIDw2>
 800262c:	4603      	mov	r3, r0
 800262e:	ea84 0203 	eor.w	r2, r4, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	bd90      	pop	{r4, r7, pc}
	...

08002640 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af02      	add	r7, sp, #8
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800264a:	f107 0308 	add.w	r3, r7, #8
 800264e:	4618      	mov	r0, r3
 8002650:	f019 fe28 	bl	801c2a4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800265a:	9200      	str	r2, [sp, #0]
 800265c:	4a07      	ldr	r2, [pc, #28]	@ (800267c <TimestampNow+0x3c>)
 800265e:	2110      	movs	r1, #16
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f000 f81d 	bl	80026a0 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7fd fd8a 	bl	8000180 <strlen>
 800266c:	4603      	mov	r3, r0
 800266e:	b29a      	uxth	r2, r3
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002674:	bf00      	nop
 8002676:	3710      	adds	r7, #16
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	08020468 	.word	0x08020468

08002680 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002684:	2101      	movs	r1, #1
 8002686:	2002      	movs	r0, #2
 8002688:	f019 fc9c 	bl	801bfc4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 800268c:	bf00      	nop
 800268e:	bd80      	pop	{r7, pc}

08002690 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002694:	2100      	movs	r1, #0
 8002696:	2002      	movs	r0, #2
 8002698:	f019 fc94 	bl	801bfc4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 800269c:	bf00      	nop
 800269e:	bd80      	pop	{r7, pc}

080026a0 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80026a0:	b40c      	push	{r2, r3}
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b084      	sub	sp, #16
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
 80026aa:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80026ac:	f107 031c 	add.w	r3, r7, #28
 80026b0:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80026b2:	6839      	ldr	r1, [r7, #0]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f019 ff5f 	bl	801c57c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026c8:	b002      	add	sp, #8
 80026ca:	4770      	bx	lr

080026cc <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 80026ea:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <HAL_GetTick+0x24>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d002      	beq.n	80026f8 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80026f2:	f000 f9d7 	bl	8002aa4 <TIMER_IF_GetTimerValue>
 80026f6:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 80026f8:	687b      	ldr	r3, [r7, #4]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000408 	.word	0x20000408

08002708 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4618      	mov	r0, r3
 8002714:	f000 fa4d 	bl	8002bb2 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8002718:	bf00      	nop
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8002724:	f001 f85a 	bl	80037dc <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8002728:	f001 f85e 	bl	80037e8 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 800272c:	f001 f862 	bl	80037f4 <HAL_DBGMCU_DisableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002730:	bf00      	nop
 8002732:	bd80      	pop	{r7, pc}

08002734 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8002734:	b480      	push	{r7}
 8002736:	b087      	sub	sp, #28
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 800273c:	4b0d      	ldr	r3, [pc, #52]	@ (8002774 <EnvSensors_Read+0x40>)
 800273e:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8002740:	4b0d      	ldr	r3, [pc, #52]	@ (8002778 <EnvSensors_Read+0x44>)
 8002742:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8002744:	4b0d      	ldr	r3, [pc, #52]	@ (800277c <EnvSensors_Read+0x48>)
 8002746:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a08      	ldr	r2, [pc, #32]	@ (8002780 <EnvSensors_Read+0x4c>)
 800275e:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a08      	ldr	r2, [pc, #32]	@ (8002784 <EnvSensors_Read+0x50>)
 8002764:	611a      	str	r2, [r3, #16]

  return 0;
 8002766:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8002768:	4618      	mov	r0, r3
 800276a:	371c      	adds	r7, #28
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	42480000 	.word	0x42480000
 8002778:	41900000 	.word	0x41900000
 800277c:	447a0000 	.word	0x447a0000
 8002780:	003e090d 	.word	0x003e090d
 8002784:	000503ab 	.word	0x000503ab

08002788 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 800278e:	2300      	movs	r3, #0
 8002790:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 8002792:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr

0800279e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800279e:	b480      	push	{r7}
 80027a0:	af00      	add	r7, sp, #0
	return 1;
 80027a2:	2301      	movs	r3, #1
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <_kill>:

int _kill(int pid, int sig)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80027b6:	f01b ff11 	bl	801e5dc <__errno>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2216      	movs	r2, #22
 80027be:	601a      	str	r2, [r3, #0]
	return -1;
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <_exit>:

void _exit (int status)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80027d4:	f04f 31ff 	mov.w	r1, #4294967295
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff ffe7 	bl	80027ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80027de:	bf00      	nop
 80027e0:	e7fd      	b.n	80027de <_exit+0x12>

080027e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b086      	sub	sp, #24
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	60f8      	str	r0, [r7, #12]
 80027ea:	60b9      	str	r1, [r7, #8]
 80027ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ee:	2300      	movs	r3, #0
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	e00a      	b.n	800280a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027f4:	f3af 8000 	nop.w
 80027f8:	4601      	mov	r1, r0
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	1c5a      	adds	r2, r3, #1
 80027fe:	60ba      	str	r2, [r7, #8]
 8002800:	b2ca      	uxtb	r2, r1
 8002802:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	3301      	adds	r3, #1
 8002808:	617b      	str	r3, [r7, #20]
 800280a:	697a      	ldr	r2, [r7, #20]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	429a      	cmp	r2, r3
 8002810:	dbf0      	blt.n	80027f4 <_read+0x12>
	}

return len;
 8002812:	687b      	ldr	r3, [r7, #4]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	e009      	b.n	8002842 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	1c5a      	adds	r2, r3, #1
 8002832:	60ba      	str	r2, [r7, #8]
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff fa4c 	bl	8001cd4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	3301      	adds	r3, #1
 8002840:	617b      	str	r3, [r7, #20]
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	429a      	cmp	r2, r3
 8002848:	dbf1      	blt.n	800282e <_write+0x12>
	}
	return len;
 800284a:	687b      	ldr	r3, [r7, #4]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <_close>:

int _close(int file)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
	return -1;
 800285c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr

0800286a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
 8002872:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800287a:	605a      	str	r2, [r3, #4]
	return 0;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <_isatty>:

int _isatty(int file)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
	return 1;
 8002890:	2301      	movs	r3, #1
}
 8002892:	4618      	mov	r0, r3
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
	return 0;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028bc:	4a14      	ldr	r2, [pc, #80]	@ (8002910 <_sbrk+0x5c>)
 80028be:	4b15      	ldr	r3, [pc, #84]	@ (8002914 <_sbrk+0x60>)
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028c8:	4b13      	ldr	r3, [pc, #76]	@ (8002918 <_sbrk+0x64>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d102      	bne.n	80028d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028d0:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <_sbrk+0x64>)
 80028d2:	4a12      	ldr	r2, [pc, #72]	@ (800291c <_sbrk+0x68>)
 80028d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028d6:	4b10      	ldr	r3, [pc, #64]	@ (8002918 <_sbrk+0x64>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4413      	add	r3, r2
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d207      	bcs.n	80028f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028e4:	f01b fe7a 	bl	801e5dc <__errno>
 80028e8:	4603      	mov	r3, r0
 80028ea:	220c      	movs	r2, #12
 80028ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ee:	f04f 33ff 	mov.w	r3, #4294967295
 80028f2:	e009      	b.n	8002908 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028f4:	4b08      	ldr	r3, [pc, #32]	@ (8002918 <_sbrk+0x64>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028fa:	4b07      	ldr	r3, [pc, #28]	@ (8002918 <_sbrk+0x64>)
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4413      	add	r3, r2
 8002902:	4a05      	ldr	r2, [pc, #20]	@ (8002918 <_sbrk+0x64>)
 8002904:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002906:	68fb      	ldr	r3, [r7, #12]
}
 8002908:	4618      	mov	r0, r3
 800290a:	3718      	adds	r7, #24
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	20010000 	.word	0x20010000
 8002914:	00000400 	.word	0x00000400
 8002918:	2000040c 	.word	0x2000040c
 800291c:	200028e0 	.word	0x200028e0

08002920 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr

0800292c <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(const RTC_TypeDef *RTCx)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
}
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr
	...

08002944 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800294a:	2300      	movs	r3, #0
 800294c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 800294e:	4b14      	ldr	r3, [pc, #80]	@ (80029a0 <TIMER_IF_Init+0x5c>)
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	f083 0301 	eor.w	r3, r3, #1
 8002956:	b2db      	uxtb	r3, r3
 8002958:	2b00      	cmp	r3, #0
 800295a:	d01b      	beq.n	8002994 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800295c:	4b11      	ldr	r3, [pc, #68]	@ (80029a4 <TIMER_IF_Init+0x60>)
 800295e:	f04f 32ff 	mov.w	r2, #4294967295
 8002962:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002964:	f7ff fad0 	bl	8001f08 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002968:	f000 f856 	bl	8002a18 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800296c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002970:	480c      	ldr	r0, [pc, #48]	@ (80029a4 <TIMER_IF_Init+0x60>)
 8002972:	f004 fe9d 	bl	80076b0 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002976:	4b0b      	ldr	r3, [pc, #44]	@ (80029a4 <TIMER_IF_Init+0x60>)
 8002978:	f04f 32ff 	mov.w	r2, #4294967295
 800297c:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800297e:	4809      	ldr	r0, [pc, #36]	@ (80029a4 <TIMER_IF_Init+0x60>)
 8002980:	f004 ffd4 	bl	800792c <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002984:	2000      	movs	r0, #0
 8002986:	f000 f9d3 	bl	8002d30 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800298a:	f000 f85f 	bl	8002a4c <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 800298e:	4b04      	ldr	r3, [pc, #16]	@ (80029a0 <TIMER_IF_Init+0x5c>)
 8002990:	2201      	movs	r2, #1
 8002992:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002994:	79fb      	ldrb	r3, [r7, #7]
}
 8002996:	4618      	mov	r0, r3
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000410 	.word	0x20000410
 80029a4:	200003c4 	.word	0x200003c4

080029a8 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b08e      	sub	sp, #56	@ 0x38
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80029b6:	f107 0308 	add.w	r3, r7, #8
 80029ba:	222c      	movs	r2, #44	@ 0x2c
 80029bc:	2100      	movs	r1, #0
 80029be:	4618      	mov	r0, r3
 80029c0:	f01b fd83 	bl	801e4ca <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80029c4:	f000 f828 	bl	8002a18 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80029c8:	4b11      	ldr	r3, [pc, #68]	@ (8002a10 <TIMER_IF_StartTimer+0x68>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	4413      	add	r3, r2
 80029d0:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80029d2:	2300      	movs	r3, #0
 80029d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	43db      	mvns	r3, r3
 80029da:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80029dc:	2300      	movs	r3, #0
 80029de:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80029e0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80029e4:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80029e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029ea:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80029ec:	f107 0308 	add.w	r3, r7, #8
 80029f0:	2201      	movs	r2, #1
 80029f2:	4619      	mov	r1, r3
 80029f4:	4807      	ldr	r0, [pc, #28]	@ (8002a14 <TIMER_IF_StartTimer+0x6c>)
 80029f6:	f004 fd4f 	bl	8007498 <HAL_RTC_SetAlarm_IT>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002a00:	f7ff fa53 	bl	8001eaa <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002a04:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3738      	adds	r7, #56	@ 0x38
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000414 	.word	0x20000414
 8002a14:	200003c4 	.word	0x200003c4

08002a18 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002a22:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <TIMER_IF_StopTimer+0x2c>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002a28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a2c:	4806      	ldr	r0, [pc, #24]	@ (8002a48 <TIMER_IF_StopTimer+0x30>)
 8002a2e:	f004 fe3f 	bl	80076b0 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002a32:	4b05      	ldr	r3, [pc, #20]	@ (8002a48 <TIMER_IF_StopTimer+0x30>)
 8002a34:	f04f 32ff 	mov.w	r2, #4294967295
 8002a38:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40002800 	.word	0x40002800
 8002a48:	200003c4 	.word	0x200003c4

08002a4c <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002a50:	f000 f98e 	bl	8002d70 <GetTimerTicks>
 8002a54:	4603      	mov	r3, r0
 8002a56:	4a03      	ldr	r2, [pc, #12]	@ (8002a64 <TIMER_IF_SetTimerContext+0x18>)
 8002a58:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002a5a:	4b02      	ldr	r3, [pc, #8]	@ (8002a64 <TIMER_IF_SetTimerContext+0x18>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000414 	.word	0x20000414

08002a68 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002a6c:	4b02      	ldr	r3, [pc, #8]	@ (8002a78 <TIMER_IF_GetTimerContext+0x10>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr
 8002a78:	20000414 	.word	0x20000414

08002a7c <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002a86:	f000 f973 	bl	8002d70 <GetTimerTicks>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	4b04      	ldr	r3, [pc, #16]	@ (8002aa0 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002a94:	687b      	ldr	r3, [r7, #4]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000414 	.word	0x20000414

08002aa4 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002aae:	4b06      	ldr	r3, [pc, #24]	@ (8002ac8 <TIMER_IF_GetTimerValue+0x24>)
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d002      	beq.n	8002abc <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002ab6:	f000 f95b 	bl	8002d70 <GetTimerTicks>
 8002aba:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002abc:	687b      	ldr	r3, [r7, #4]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20000410 	.word	0x20000410

08002acc <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002ada:	687b      	ldr	r3, [r7, #4]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr

08002ae6 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002ae6:	b5b0      	push	{r4, r5, r7, lr}
 8002ae8:	b084      	sub	sp, #16
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002aee:	2100      	movs	r1, #0
 8002af0:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002af2:	6879      	ldr	r1, [r7, #4]
 8002af4:	2000      	movs	r0, #0
 8002af6:	460a      	mov	r2, r1
 8002af8:	4603      	mov	r3, r0
 8002afa:	0d95      	lsrs	r5, r2, #22
 8002afc:	0294      	lsls	r4, r2, #10
 8002afe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b02:	f04f 0300 	mov.w	r3, #0
 8002b06:	4620      	mov	r0, r4
 8002b08:	4629      	mov	r1, r5
 8002b0a:	f7fe fa49 	bl	8000fa0 <__aeabi_uldivmod>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	460b      	mov	r3, r1
 8002b12:	4613      	mov	r3, r2
 8002b14:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002b16:	68fb      	ldr	r3, [r7, #12]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bdb0      	pop	{r4, r5, r7, pc}

08002b20 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002b20:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002b24:	b085      	sub	sp, #20
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002b2e:	6879      	ldr	r1, [r7, #4]
 8002b30:	2000      	movs	r0, #0
 8002b32:	460c      	mov	r4, r1
 8002b34:	4605      	mov	r5, r0
 8002b36:	4620      	mov	r0, r4
 8002b38:	4629      	mov	r1, r5
 8002b3a:	f04f 0a00 	mov.w	sl, #0
 8002b3e:	f04f 0b00 	mov.w	fp, #0
 8002b42:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002b46:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002b4a:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002b4e:	4650      	mov	r0, sl
 8002b50:	4659      	mov	r1, fp
 8002b52:	1b02      	subs	r2, r0, r4
 8002b54:	eb61 0305 	sbc.w	r3, r1, r5
 8002b58:	f04f 0000 	mov.w	r0, #0
 8002b5c:	f04f 0100 	mov.w	r1, #0
 8002b60:	0099      	lsls	r1, r3, #2
 8002b62:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002b66:	0090      	lsls	r0, r2, #2
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	eb12 0804 	adds.w	r8, r2, r4
 8002b70:	eb43 0905 	adc.w	r9, r3, r5
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	f04f 0300 	mov.w	r3, #0
 8002b7c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b80:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b84:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b88:	4690      	mov	r8, r2
 8002b8a:	4699      	mov	r9, r3
 8002b8c:	4640      	mov	r0, r8
 8002b8e:	4649      	mov	r1, r9
 8002b90:	f04f 0200 	mov.w	r2, #0
 8002b94:	f04f 0300 	mov.w	r3, #0
 8002b98:	0a82      	lsrs	r2, r0, #10
 8002b9a:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002b9e:	0a8b      	lsrs	r3, r1, #10
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002bb0:	4770      	bx	lr

08002bb2 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b084      	sub	sp, #16
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7ff ff93 	bl	8002ae6 <TIMER_IF_Convert_ms2Tick>
 8002bc0:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002bc2:	f000 f8d5 	bl	8002d70 <GetTimerTicks>
 8002bc6:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002bc8:	e000      	b.n	8002bcc <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002bca:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002bcc:	f000 f8d0 	bl	8002d70 <GetTimerTicks>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d8f6      	bhi.n	8002bca <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002bdc:	bf00      	nop
 8002bde:	bf00      	nop
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002bee:	f01a f8f3 	bl	801cdd8 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002bf2:	bf00      	nop
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b084      	sub	sp, #16
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002c02:	f000 f8a5 	bl	8002d50 <TIMER_IF_BkUp_Read_MSBticks>
 8002c06:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f000 f88f 	bl	8002d30 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002c12:	bf00      	nop
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002c1a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c1e:	b08c      	sub	sp, #48	@ 0x30
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002c28:	f000 f8a2 	bl	8002d70 <GetTimerTicks>
 8002c2c:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002c2e:	f000 f88f 	bl	8002d50 <TIMER_IF_BkUp_Read_MSBticks>
 8002c32:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c36:	2200      	movs	r2, #0
 8002c38:	60bb      	str	r3, [r7, #8]
 8002c3a:	60fa      	str	r2, [r7, #12]
 8002c3c:	f04f 0200 	mov.w	r2, #0
 8002c40:	f04f 0300 	mov.w	r3, #0
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	000b      	movs	r3, r1
 8002c48:	2200      	movs	r2, #0
 8002c4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c4c:	2000      	movs	r0, #0
 8002c4e:	460c      	mov	r4, r1
 8002c50:	4605      	mov	r5, r0
 8002c52:	eb12 0804 	adds.w	r8, r2, r4
 8002c56:	eb43 0905 	adc.w	r9, r3, r5
 8002c5a:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002c5e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c62:	f04f 0200 	mov.w	r2, #0
 8002c66:	f04f 0300 	mov.w	r3, #0
 8002c6a:	0a82      	lsrs	r2, r0, #10
 8002c6c:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002c70:	0a8b      	lsrs	r3, r1, #10
 8002c72:	4613      	mov	r3, r2
 8002c74:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	607a      	str	r2, [r7, #4]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002c84:	f04f 0b00 	mov.w	fp, #0
 8002c88:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff ff46 	bl	8002b20 <TIMER_IF_Convert_Tick2ms>
 8002c94:	4603      	mov	r3, r0
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3730      	adds	r7, #48	@ 0x30
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002ca8 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	4803      	ldr	r0, [pc, #12]	@ (8002cc4 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002cb6:	f004 fecb 	bl	8007a50 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002cba:	bf00      	nop
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200003c4 	.word	0x200003c4

08002cc8 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	4803      	ldr	r0, [pc, #12]	@ (8002ce4 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002cd6:	f004 febb 	bl	8007a50 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002cda:	bf00      	nop
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	200003c4 	.word	0x200003c4

08002ce8 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	4804      	ldr	r0, [pc, #16]	@ (8002d08 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002cf6:	f004 fec3 	bl	8007a80 <HAL_RTCEx_BKUPRead>
 8002cfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002cfc:	687b      	ldr	r3, [r7, #4]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	200003c4 	.word	0x200003c4

08002d0c <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002d12:	2300      	movs	r3, #0
 8002d14:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002d16:	2101      	movs	r1, #1
 8002d18:	4804      	ldr	r0, [pc, #16]	@ (8002d2c <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002d1a:	f004 feb1 	bl	8007a80 <HAL_RTCEx_BKUPRead>
 8002d1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002d20:	687b      	ldr	r3, [r7, #4]
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	200003c4 	.word	0x200003c4

08002d30 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	2102      	movs	r1, #2
 8002d3c:	4803      	ldr	r0, [pc, #12]	@ (8002d4c <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002d3e:	f004 fe87 	bl	8007a50 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002d42:	bf00      	nop
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200003c4 	.word	0x200003c4

08002d50 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002d56:	2102      	movs	r1, #2
 8002d58:	4804      	ldr	r0, [pc, #16]	@ (8002d6c <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002d5a:	f004 fe91 	bl	8007a80 <HAL_RTCEx_BKUPRead>
 8002d5e:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002d60:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	200003c4 	.word	0x200003c4

08002d70 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002d76:	480b      	ldr	r0, [pc, #44]	@ (8002da4 <GetTimerTicks+0x34>)
 8002d78:	f7ff fdd8 	bl	800292c <LL_RTC_TIME_GetSubSecond>
 8002d7c:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002d7e:	e003      	b.n	8002d88 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002d80:	4808      	ldr	r0, [pc, #32]	@ (8002da4 <GetTimerTicks+0x34>)
 8002d82:	f7ff fdd3 	bl	800292c <LL_RTC_TIME_GetSubSecond>
 8002d86:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002d88:	4806      	ldr	r0, [pc, #24]	@ (8002da4 <GetTimerTicks+0x34>)
 8002d8a:	f7ff fdcf 	bl	800292c <LL_RTC_TIME_GetSubSecond>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d1f4      	bne.n	8002d80 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40002800 	.word	0x40002800

08002da8 <LL_AHB2_GRP1_EnableClock>:
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002db0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002db6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002dc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dc4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
}
 8002dce:	bf00      	nop
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bc80      	pop	{r7}
 8002dd6:	4770      	bx	lr

08002dd8 <LL_APB1_GRP2_EnableClock>:
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002de0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002de4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002de6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002df0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002df4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
}
 8002dfe:	bf00      	nop
 8002e00:	3714      	adds	r7, #20
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr

08002e08 <LL_APB1_GRP2_DisableClock>:
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002e10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e14:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	43db      	mvns	r3, r3
 8002e1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e1e:	4013      	ands	r3, r2
 8002e20:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <LL_APB2_GRP1_EnableClock>:
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e38:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e3a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002e44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e50:	68fb      	ldr	r3, [r7, #12]
}
 8002e52:	bf00      	nop
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr

08002e5c <LL_APB2_GRP1_DisableClock>:
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002e64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e68:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e72:	4013      	ands	r3, r2
 8002e74:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002e76:	bf00      	nop
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr

08002e80 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002e84:	4b22      	ldr	r3, [pc, #136]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002e86:	4a23      	ldr	r2, [pc, #140]	@ (8002f14 <MX_LPUART1_UART_Init+0x94>)
 8002e88:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002e8a:	4b21      	ldr	r3, [pc, #132]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002e8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e90:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e92:	4b1f      	ldr	r3, [pc, #124]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002e98:	4b1d      	ldr	r3, [pc, #116]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002ea6:	220c      	movs	r2, #12
 8002ea8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eaa:	4b19      	ldr	r3, [pc, #100]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002eb0:	4b17      	ldr	r3, [pc, #92]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002eb6:	4b16      	ldr	r3, [pc, #88]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ebc:	4b14      	ldr	r3, [pc, #80]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002ec2:	4b13      	ldr	r3, [pc, #76]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002ec8:	4811      	ldr	r0, [pc, #68]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002eca:	f005 fadc 	bl	8008486 <HAL_UART_Init>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002ed4:	f7fe ffe9 	bl	8001eaa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ed8:	2100      	movs	r1, #0
 8002eda:	480d      	ldr	r0, [pc, #52]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002edc:	f007 fca2 	bl	800a824 <HAL_UARTEx_SetTxFifoThreshold>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002ee6:	f7fe ffe0 	bl	8001eaa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eea:	2100      	movs	r1, #0
 8002eec:	4808      	ldr	r0, [pc, #32]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002eee:	f007 fcd7 	bl	800a8a0 <HAL_UARTEx_SetRxFifoThreshold>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d001      	beq.n	8002efc <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002ef8:	f7fe ffd7 	bl	8001eaa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002efc:	4804      	ldr	r0, [pc, #16]	@ (8002f10 <MX_LPUART1_UART_Init+0x90>)
 8002efe:	f007 fc59 	bl	800a7b4 <HAL_UARTEx_DisableFifoMode>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002f08:	f7fe ffcf 	bl	8001eaa <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002f0c:	bf00      	nop
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	20000418 	.word	0x20000418
 8002f14:	40008000 	.word	0x40008000

08002f18 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f1c:	4b23      	ldr	r3, [pc, #140]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f1e:	4a24      	ldr	r2, [pc, #144]	@ (8002fb0 <MX_USART1_UART_Init+0x98>)
 8002f20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8002f22:	4b22      	ldr	r3, [pc, #136]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f24:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002f28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f2a:	4b20      	ldr	r3, [pc, #128]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f30:	4b1e      	ldr	r3, [pc, #120]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002f36:	4b1d      	ldr	r3, [pc, #116]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f3c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f40:	220c      	movs	r2, #12
 8002f42:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f44:	4b19      	ldr	r3, [pc, #100]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f4a:	4b18      	ldr	r3, [pc, #96]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f50:	4b16      	ldr	r3, [pc, #88]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f56:	4b15      	ldr	r3, [pc, #84]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f5c:	4b13      	ldr	r3, [pc, #76]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f62:	4812      	ldr	r0, [pc, #72]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f64:	f005 fa8f 	bl	8008486 <HAL_UART_Init>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002f6e:	f7fe ff9c 	bl	8001eaa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f72:	2100      	movs	r1, #0
 8002f74:	480d      	ldr	r0, [pc, #52]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f76:	f007 fc55 	bl	800a824 <HAL_UARTEx_SetTxFifoThreshold>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002f80:	f7fe ff93 	bl	8001eaa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f84:	2100      	movs	r1, #0
 8002f86:	4809      	ldr	r0, [pc, #36]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f88:	f007 fc8a 	bl	800a8a0 <HAL_UARTEx_SetRxFifoThreshold>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002f92:	f7fe ff8a 	bl	8001eaa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002f96:	4805      	ldr	r0, [pc, #20]	@ (8002fac <MX_USART1_UART_Init+0x94>)
 8002f98:	f007 fc0c 	bl	800a7b4 <HAL_UARTEx_DisableFifoMode>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002fa2:	f7fe ff82 	bl	8001eaa <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	200004ac 	.word	0x200004ac
 8002fb0:	40013800 	.word	0x40013800

08002fb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b096      	sub	sp, #88	@ 0x58
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fbc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	605a      	str	r2, [r3, #4]
 8002fc6:	609a      	str	r2, [r3, #8]
 8002fc8:	60da      	str	r2, [r3, #12]
 8002fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fcc:	f107 030c 	add.w	r3, r7, #12
 8002fd0:	2238      	movs	r2, #56	@ 0x38
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f01b fa78 	bl	801e4ca <memset>
  if(uartHandle->Instance==LPUART1)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a7a      	ldr	r2, [pc, #488]	@ (80031c8 <HAL_UART_MspInit+0x214>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d155      	bne.n	8003090 <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002fe4:	2320      	movs	r3, #32
 8002fe6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fec:	f107 030c 	add.w	r3, r7, #12
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f004 f8ab 	bl	800714c <HAL_RCCEx_PeriphCLKConfig>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ffc:	f7fe ff55 	bl	8001eaa <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003000:	2001      	movs	r0, #1
 8003002:	f7ff fee9 	bl	8002dd8 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003006:	2004      	movs	r0, #4
 8003008:	f7ff fece 	bl	8002da8 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 800300c:	2303      	movs	r3, #3
 800300e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003010:	2302      	movs	r3, #2
 8003012:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003014:	2300      	movs	r3, #0
 8003016:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003018:	2300      	movs	r3, #0
 800301a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800301c:	2308      	movs	r3, #8
 800301e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003020:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003024:	4619      	mov	r1, r3
 8003026:	4869      	ldr	r0, [pc, #420]	@ (80031cc <HAL_UART_MspInit+0x218>)
 8003028:	f002 fbac 	bl	8005784 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 800302c:	4b68      	ldr	r3, [pc, #416]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 800302e:	4a69      	ldr	r2, [pc, #420]	@ (80031d4 <HAL_UART_MspInit+0x220>)
 8003030:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8003032:	4b67      	ldr	r3, [pc, #412]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 8003034:	2216      	movs	r2, #22
 8003036:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003038:	4b65      	ldr	r3, [pc, #404]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 800303a:	2210      	movs	r2, #16
 800303c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800303e:	4b64      	ldr	r3, [pc, #400]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 8003040:	2200      	movs	r2, #0
 8003042:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003044:	4b62      	ldr	r3, [pc, #392]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 8003046:	2280      	movs	r2, #128	@ 0x80
 8003048:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800304a:	4b61      	ldr	r3, [pc, #388]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 800304c:	2200      	movs	r2, #0
 800304e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003050:	4b5f      	ldr	r3, [pc, #380]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 8003052:	2200      	movs	r2, #0
 8003054:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8003056:	4b5e      	ldr	r3, [pc, #376]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 8003058:	2200      	movs	r2, #0
 800305a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800305c:	4b5c      	ldr	r3, [pc, #368]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 800305e:	2200      	movs	r2, #0
 8003060:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003062:	485b      	ldr	r0, [pc, #364]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 8003064:	f001 fd88 	bl	8004b78 <HAL_DMA_Init>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 800306e:	f7fe ff1c 	bl	8001eaa <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a56      	ldr	r2, [pc, #344]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 8003076:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003078:	4a55      	ldr	r2, [pc, #340]	@ (80031d0 <HAL_UART_MspInit+0x21c>)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800307e:	2200      	movs	r2, #0
 8003080:	2100      	movs	r1, #0
 8003082:	2026      	movs	r0, #38	@ 0x26
 8003084:	f001 fd41 	bl	8004b0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003088:	2026      	movs	r0, #38	@ 0x26
 800308a:	f001 fd58 	bl	8004b3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800308e:	e096      	b.n	80031be <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a50      	ldr	r2, [pc, #320]	@ (80031d8 <HAL_UART_MspInit+0x224>)
 8003096:	4293      	cmp	r3, r2
 8003098:	f040 8091 	bne.w	80031be <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800309c:	2301      	movs	r3, #1
 800309e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80030a0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80030a4:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030a6:	f107 030c 	add.w	r3, r7, #12
 80030aa:	4618      	mov	r0, r3
 80030ac:	f004 f84e 	bl	800714c <HAL_RCCEx_PeriphCLKConfig>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_UART_MspInit+0x106>
      Error_Handler();
 80030b6:	f7fe fef8 	bl	8001eaa <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80030ba:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80030be:	f7ff feb5 	bl	8002e2c <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030c2:	2002      	movs	r0, #2
 80030c4:	f7ff fe70 	bl	8002da8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 80030c8:	2380      	movs	r3, #128	@ 0x80
 80030ca:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030cc:	2302      	movs	r3, #2
 80030ce:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030d0:	2301      	movs	r3, #1
 80030d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d4:	2300      	movs	r3, #0
 80030d6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030d8:	2307      	movs	r3, #7
 80030da:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 80030dc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80030e0:	4619      	mov	r1, r3
 80030e2:	483e      	ldr	r0, [pc, #248]	@ (80031dc <HAL_UART_MspInit+0x228>)
 80030e4:	f002 fb4e 	bl	8005784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 80030e8:	2340      	movs	r3, #64	@ 0x40
 80030ea:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ec:	2302      	movs	r3, #2
 80030ee:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f0:	2300      	movs	r3, #0
 80030f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f4:	2303      	movs	r3, #3
 80030f6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030f8:	2307      	movs	r3, #7
 80030fa:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 80030fc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003100:	4619      	mov	r1, r3
 8003102:	4836      	ldr	r0, [pc, #216]	@ (80031dc <HAL_UART_MspInit+0x228>)
 8003104:	f002 fb3e 	bl	8005784 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003108:	4b35      	ldr	r3, [pc, #212]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 800310a:	4a36      	ldr	r2, [pc, #216]	@ (80031e4 <HAL_UART_MspInit+0x230>)
 800310c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800310e:	4b34      	ldr	r3, [pc, #208]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 8003110:	2211      	movs	r2, #17
 8003112:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003114:	4b32      	ldr	r3, [pc, #200]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 8003116:	2200      	movs	r2, #0
 8003118:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800311a:	4b31      	ldr	r3, [pc, #196]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 800311c:	2200      	movs	r2, #0
 800311e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003120:	4b2f      	ldr	r3, [pc, #188]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 8003122:	2280      	movs	r2, #128	@ 0x80
 8003124:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003126:	4b2e      	ldr	r3, [pc, #184]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 8003128:	2200      	movs	r2, #0
 800312a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800312c:	4b2c      	ldr	r3, [pc, #176]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 800312e:	2200      	movs	r2, #0
 8003130:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003132:	4b2b      	ldr	r3, [pc, #172]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 8003134:	2200      	movs	r2, #0
 8003136:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003138:	4b29      	ldr	r3, [pc, #164]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 800313a:	2200      	movs	r2, #0
 800313c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800313e:	4828      	ldr	r0, [pc, #160]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 8003140:	f001 fd1a 	bl	8004b78 <HAL_DMA_Init>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <HAL_UART_MspInit+0x19a>
      Error_Handler();
 800314a:	f7fe feae 	bl	8001eaa <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a23      	ldr	r2, [pc, #140]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 8003152:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003156:	4a22      	ldr	r2, [pc, #136]	@ (80031e0 <HAL_UART_MspInit+0x22c>)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 800315c:	4b22      	ldr	r3, [pc, #136]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 800315e:	4a23      	ldr	r2, [pc, #140]	@ (80031ec <HAL_UART_MspInit+0x238>)
 8003160:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003162:	4b21      	ldr	r3, [pc, #132]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 8003164:	2212      	movs	r2, #18
 8003166:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003168:	4b1f      	ldr	r3, [pc, #124]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 800316a:	2210      	movs	r2, #16
 800316c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800316e:	4b1e      	ldr	r3, [pc, #120]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 8003170:	2200      	movs	r2, #0
 8003172:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003174:	4b1c      	ldr	r3, [pc, #112]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 8003176:	2280      	movs	r2, #128	@ 0x80
 8003178:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800317a:	4b1b      	ldr	r3, [pc, #108]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 800317c:	2200      	movs	r2, #0
 800317e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003180:	4b19      	ldr	r3, [pc, #100]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 8003182:	2200      	movs	r2, #0
 8003184:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003186:	4b18      	ldr	r3, [pc, #96]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 8003188:	2200      	movs	r2, #0
 800318a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800318c:	4b16      	ldr	r3, [pc, #88]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 800318e:	2200      	movs	r2, #0
 8003190:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003192:	4815      	ldr	r0, [pc, #84]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 8003194:	f001 fcf0 	bl	8004b78 <HAL_DMA_Init>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 800319e:	f7fe fe84 	bl	8001eaa <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a10      	ldr	r2, [pc, #64]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 80031a6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80031a8:	4a0f      	ldr	r2, [pc, #60]	@ (80031e8 <HAL_UART_MspInit+0x234>)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031ae:	2200      	movs	r2, #0
 80031b0:	2100      	movs	r1, #0
 80031b2:	2024      	movs	r0, #36	@ 0x24
 80031b4:	f001 fca9 	bl	8004b0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031b8:	2024      	movs	r0, #36	@ 0x24
 80031ba:	f001 fcc0 	bl	8004b3e <HAL_NVIC_EnableIRQ>
}
 80031be:	bf00      	nop
 80031c0:	3758      	adds	r7, #88	@ 0x58
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40008000 	.word	0x40008000
 80031cc:	48000800 	.word	0x48000800
 80031d0:	20000540 	.word	0x20000540
 80031d4:	40020008 	.word	0x40020008
 80031d8:	40013800 	.word	0x40013800
 80031dc:	48000400 	.word	0x48000400
 80031e0:	200005a0 	.word	0x200005a0
 80031e4:	4002001c 	.word	0x4002001c
 80031e8:	20000600 	.word	0x20000600
 80031ec:	40020030 	.word	0x40020030

080031f0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a18      	ldr	r2, [pc, #96]	@ (8003260 <HAL_UART_MspDeInit+0x70>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d10f      	bne.n	8003222 <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8003202:	2001      	movs	r0, #1
 8003204:	f7ff fe00 	bl	8002e08 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 8003208:	2103      	movs	r1, #3
 800320a:	4816      	ldr	r0, [pc, #88]	@ (8003264 <HAL_UART_MspDeInit+0x74>)
 800320c:	f002 fc1a 	bl	8005a44 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003214:	4618      	mov	r0, r3
 8003216:	f001 fd57 	bl	8004cc8 <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 800321a:	2026      	movs	r0, #38	@ 0x26
 800321c:	f001 fc9d 	bl	8004b5a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8003220:	e01a      	b.n	8003258 <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART1)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a10      	ldr	r2, [pc, #64]	@ (8003268 <HAL_UART_MspDeInit+0x78>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d115      	bne.n	8003258 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART1_CLK_DISABLE();
 800322c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003230:	f7ff fe14 	bl	8002e5c <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8003234:	21c0      	movs	r1, #192	@ 0xc0
 8003236:	480d      	ldr	r0, [pc, #52]	@ (800326c <HAL_UART_MspDeInit+0x7c>)
 8003238:	f002 fc04 	bl	8005a44 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003242:	4618      	mov	r0, r3
 8003244:	f001 fd40 	bl	8004cc8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800324c:	4618      	mov	r0, r3
 800324e:	f001 fd3b 	bl	8004cc8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003252:	2024      	movs	r0, #36	@ 0x24
 8003254:	f001 fc81 	bl	8004b5a <HAL_NVIC_DisableIRQ>
}
 8003258:	bf00      	nop
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40008000 	.word	0x40008000
 8003264:	48000800 	.word	0x48000800
 8003268:	40013800 	.word	0x40013800
 800326c:	48000400 	.word	0x48000400

08003270 <LL_APB1_GRP2_ForceReset>:
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8003278:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800327c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800327e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4313      	orrs	r3, r2
 8003286:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	bc80      	pop	{r7}
 8003290:	4770      	bx	lr

08003292 <LL_APB1_GRP2_ReleaseReset>:
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 800329a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800329e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	43db      	mvns	r3, r3
 80032a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032a8:	4013      	ands	r3, r2
 80032aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bc80      	pop	{r7}
 80032b4:	4770      	bx	lr
	...

080032b8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80032c0:	4b06      	ldr	r3, [pc, #24]	@ (80032dc <LL_EXTI_EnableIT_0_31+0x24>)
 80032c2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80032c6:	4905      	ldr	r1, [pc, #20]	@ (80032dc <LL_EXTI_EnableIT_0_31+0x24>)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	58000800 	.word	0x58000800

080032e0 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80032e8:	4a07      	ldr	r2, [pc, #28]	@ (8003308 <vcom_Init+0x28>)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80032ee:	f7fe f9d5 	bl	800169c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80032f2:	f7ff fdc5 	bl	8002e80 <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 80032f6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80032fa:	f7ff ffdd 	bl	80032b8 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80032fe:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8003300:	4618      	mov	r0, r3
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20000664 	.word	0x20000664

0800330c <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 8003310:	2001      	movs	r0, #1
 8003312:	f7ff ffad 	bl	8003270 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 8003316:	2001      	movs	r0, #1
 8003318:	f7ff ffbb 	bl	8003292 <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 800331c:	4804      	ldr	r0, [pc, #16]	@ (8003330 <vcom_DeInit+0x24>)
 800331e:	f7ff ff67 	bl	80031f0 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8003322:	200f      	movs	r0, #15
 8003324:	f001 fc19 	bl	8004b5a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8003328:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 800332a:	4618      	mov	r0, r3
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	20000418 	.word	0x20000418

08003334 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 8003340:	887b      	ldrh	r3, [r7, #2]
 8003342:	461a      	mov	r2, r3
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4804      	ldr	r0, [pc, #16]	@ (8003358 <vcom_Trace_DMA+0x24>)
 8003348:	f005 f9d2 	bl	80086f0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 800334c:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	20000418 	.word	0x20000418

0800335c <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8003364:	4a19      	ldr	r2, [pc, #100]	@ (80033cc <vcom_ReceiveInit+0x70>)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800336a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800336e:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 8003370:	f107 0308 	add.w	r3, r7, #8
 8003374:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003378:	4815      	ldr	r0, [pc, #84]	@ (80033d0 <vcom_ReceiveInit+0x74>)
 800337a:	f007 f98e 	bl	800a69a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 800337e:	bf00      	nop
 8003380:	4b13      	ldr	r3, [pc, #76]	@ (80033d0 <vcom_ReceiveInit+0x74>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800338a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800338e:	d0f7      	beq.n	8003380 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 8003390:	bf00      	nop
 8003392:	4b0f      	ldr	r3, [pc, #60]	@ (80033d0 <vcom_ReceiveInit+0x74>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	69db      	ldr	r3, [r3, #28]
 8003398:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800339c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033a0:	d1f7      	bne.n	8003392 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 80033a2:	4b0b      	ldr	r3, [pc, #44]	@ (80033d0 <vcom_ReceiveInit+0x74>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	4b09      	ldr	r3, [pc, #36]	@ (80033d0 <vcom_ReceiveInit+0x74>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80033b0:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 80033b2:	4807      	ldr	r0, [pc, #28]	@ (80033d0 <vcom_ReceiveInit+0x74>)
 80033b4:	f007 f9cc 	bl	800a750 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 80033b8:	2201      	movs	r2, #1
 80033ba:	4906      	ldr	r1, [pc, #24]	@ (80033d4 <vcom_ReceiveInit+0x78>)
 80033bc:	4804      	ldr	r0, [pc, #16]	@ (80033d0 <vcom_ReceiveInit+0x74>)
 80033be:	f005 f94b 	bl	8008658 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80033c2:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	20000668 	.word	0x20000668
 80033d0:	20000418 	.word	0x20000418
 80033d4:	20000660 	.word	0x20000660

080033d8 <vcom_Resume>:

void vcom_Resume(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80033dc:	4804      	ldr	r0, [pc, #16]	@ (80033f0 <vcom_Resume+0x18>)
 80033de:	f001 fbcb 	bl	8004b78 <HAL_DMA_Init>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <vcom_Resume+0x14>
  {
    Error_Handler();
 80033e8:	f7fe fd5f 	bl	8001eaa <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 80033ec:	bf00      	nop
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20000540 	.word	0x20000540

080033f4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == LPUART1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a05      	ldr	r2, [pc, #20]	@ (8003418 <HAL_UART_TxCpltCallback+0x24>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d103      	bne.n	800340e <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8003406:	4b05      	ldr	r3, [pc, #20]	@ (800341c <HAL_UART_TxCpltCallback+0x28>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2000      	movs	r0, #0
 800340c:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	40008000 	.word	0x40008000
 800341c:	20000664 	.word	0x20000664

08003420 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */
    if (huart->Instance == USART1) {
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a37      	ldr	r2, [pc, #220]	@ (800350c <HAL_UART_RxCpltCallback+0xec>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d150      	bne.n	80034d4 <HAL_UART_RxCpltCallback+0xb4>
        if (uart_rx_index < UART_BUFFER_SIZE - 1 && !uart_rx_complete) {
 8003432:	4b37      	ldr	r3, [pc, #220]	@ (8003510 <HAL_UART_RxCpltCallback+0xf0>)
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	b29b      	uxth	r3, r3
 8003438:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 800343c:	d835      	bhi.n	80034aa <HAL_UART_RxCpltCallback+0x8a>
 800343e:	4b35      	ldr	r3, [pc, #212]	@ (8003514 <HAL_UART_RxCpltCallback+0xf4>)
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	b2db      	uxtb	r3, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	d130      	bne.n	80034aa <HAL_UART_RxCpltCallback+0x8a>
            uart_rx_buffer[uart_rx_index++] = uart_rx_char;
 8003448:	4b31      	ldr	r3, [pc, #196]	@ (8003510 <HAL_UART_RxCpltCallback+0xf0>)
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	b29b      	uxth	r3, r3
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	b291      	uxth	r1, r2
 8003452:	4a2f      	ldr	r2, [pc, #188]	@ (8003510 <HAL_UART_RxCpltCallback+0xf0>)
 8003454:	8011      	strh	r1, [r2, #0]
 8003456:	461a      	mov	r2, r3
 8003458:	4b2f      	ldr	r3, [pc, #188]	@ (8003518 <HAL_UART_RxCpltCallback+0xf8>)
 800345a:	7819      	ldrb	r1, [r3, #0]
 800345c:	4b2f      	ldr	r3, [pc, #188]	@ (800351c <HAL_UART_RxCpltCallback+0xfc>)
 800345e:	5499      	strb	r1, [r3, r2]
            uart_rx_buffer[uart_rx_index] = '\0';
 8003460:	4b2b      	ldr	r3, [pc, #172]	@ (8003510 <HAL_UART_RxCpltCallback+0xf0>)
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	b29b      	uxth	r3, r3
 8003466:	461a      	mov	r2, r3
 8003468:	4b2c      	ldr	r3, [pc, #176]	@ (800351c <HAL_UART_RxCpltCallback+0xfc>)
 800346a:	2100      	movs	r1, #0
 800346c:	5499      	strb	r1, [r3, r2]

            // Detectar fin: C.1.0(XXXXXXXX)
            if (uart_rx_char == ')' && uart_rx_index >= 15) {
 800346e:	4b2a      	ldr	r3, [pc, #168]	@ (8003518 <HAL_UART_RxCpltCallback+0xf8>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	2b29      	cmp	r3, #41	@ 0x29
 8003474:	d119      	bne.n	80034aa <HAL_UART_RxCpltCallback+0x8a>
 8003476:	4b26      	ldr	r3, [pc, #152]	@ (8003510 <HAL_UART_RxCpltCallback+0xf0>)
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	b29b      	uxth	r3, r3
 800347c:	2b0e      	cmp	r3, #14
 800347e:	d914      	bls.n	80034aa <HAL_UART_RxCpltCallback+0x8a>
                char *marker = strstr(uart_rx_buffer, "C.1.0(");
 8003480:	4927      	ldr	r1, [pc, #156]	@ (8003520 <HAL_UART_RxCpltCallback+0x100>)
 8003482:	4826      	ldr	r0, [pc, #152]	@ (800351c <HAL_UART_RxCpltCallback+0xfc>)
 8003484:	f01b f84e 	bl	801e524 <strstr>
 8003488:	60f8      	str	r0, [r7, #12]
                if (marker != NULL && (uart_rx_buffer + uart_rx_index - 1) > (marker + 6)) {
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00c      	beq.n	80034aa <HAL_UART_RxCpltCallback+0x8a>
 8003490:	4b1f      	ldr	r3, [pc, #124]	@ (8003510 <HAL_UART_RxCpltCallback+0xf0>)
 8003492:	881b      	ldrh	r3, [r3, #0]
 8003494:	b29b      	uxth	r3, r3
 8003496:	3b01      	subs	r3, #1
 8003498:	4a20      	ldr	r2, [pc, #128]	@ (800351c <HAL_UART_RxCpltCallback+0xfc>)
 800349a:	441a      	add	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	3306      	adds	r3, #6
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d902      	bls.n	80034aa <HAL_UART_RxCpltCallback+0x8a>
                    uart_rx_complete = 1;
 80034a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003514 <HAL_UART_RxCpltCallback+0xf4>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // Proteccin overflow
        if (uart_rx_index >= UART_BUFFER_SIZE - 1) {
 80034aa:	4b19      	ldr	r3, [pc, #100]	@ (8003510 <HAL_UART_RxCpltCallback+0xf0>)
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80034b4:	d908      	bls.n	80034c8 <HAL_UART_RxCpltCallback+0xa8>
            uart_rx_index = 0;
 80034b6:	4b16      	ldr	r3, [pc, #88]	@ (8003510 <HAL_UART_RxCpltCallback+0xf0>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	801a      	strh	r2, [r3, #0]
            memset(uart_rx_buffer, 0, UART_BUFFER_SIZE);
 80034bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034c0:	2100      	movs	r1, #0
 80034c2:	4816      	ldr	r0, [pc, #88]	@ (800351c <HAL_UART_RxCpltCallback+0xfc>)
 80034c4:	f01b f801 	bl	801e4ca <memset>
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 80034c8:	2201      	movs	r2, #1
 80034ca:	4913      	ldr	r1, [pc, #76]	@ (8003518 <HAL_UART_RxCpltCallback+0xf8>)
 80034cc:	4815      	ldr	r0, [pc, #84]	@ (8003524 <HAL_UART_RxCpltCallback+0x104>)
 80034ce:	f005 f8c3 	bl	8008658 <HAL_UART_Receive_IT>
        return;
 80034d2:	e018      	b.n	8003506 <HAL_UART_RxCpltCallback+0xe6>
    }
  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == LPUART1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a13      	ldr	r2, [pc, #76]	@ (8003528 <HAL_UART_RxCpltCallback+0x108>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d113      	bne.n	8003506 <HAL_UART_RxCpltCallback+0xe6>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 80034de:	4b13      	ldr	r3, [pc, #76]	@ (800352c <HAL_UART_RxCpltCallback+0x10c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_UART_RxCpltCallback+0xdc>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d105      	bne.n	80034fc <HAL_UART_RxCpltCallback+0xdc>
    {
      RxCpltCallback(&charRx, 1, 0);
 80034f0:	4b0e      	ldr	r3, [pc, #56]	@ (800352c <HAL_UART_RxCpltCallback+0x10c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2200      	movs	r2, #0
 80034f6:	2101      	movs	r1, #1
 80034f8:	480d      	ldr	r0, [pc, #52]	@ (8003530 <HAL_UART_RxCpltCallback+0x110>)
 80034fa:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80034fc:	2201      	movs	r2, #1
 80034fe:	490c      	ldr	r1, [pc, #48]	@ (8003530 <HAL_UART_RxCpltCallback+0x110>)
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f005 f8a9 	bl	8008658 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	40013800 	.word	0x40013800
 8003510:	20000870 	.word	0x20000870
 8003514:	20000872 	.word	0x20000872
 8003518:	2000066c 	.word	0x2000066c
 800351c:	20000670 	.word	0x20000670
 8003520:	08020474 	.word	0x08020474
 8003524:	200004ac 	.word	0x200004ac
 8003528:	40008000 	.word	0x40008000
 800352c:	20000668 	.word	0x20000668
 8003530:	20000660 	.word	0x20000660

08003534 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003534:	480d      	ldr	r0, [pc, #52]	@ (800356c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003536:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003538:	f7ff f9f2 	bl	8002920 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800353c:	480c      	ldr	r0, [pc, #48]	@ (8003570 <LoopForever+0x6>)
  ldr r1, =_edata
 800353e:	490d      	ldr	r1, [pc, #52]	@ (8003574 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003540:	4a0d      	ldr	r2, [pc, #52]	@ (8003578 <LoopForever+0xe>)
  movs r3, #0
 8003542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003544:	e002      	b.n	800354c <LoopCopyDataInit>

08003546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800354a:	3304      	adds	r3, #4

0800354c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800354c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800354e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003550:	d3f9      	bcc.n	8003546 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003552:	4a0a      	ldr	r2, [pc, #40]	@ (800357c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003554:	4c0a      	ldr	r4, [pc, #40]	@ (8003580 <LoopForever+0x16>)
  movs r3, #0
 8003556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003558:	e001      	b.n	800355e <LoopFillZerobss>

0800355a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800355a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800355c:	3204      	adds	r2, #4

0800355e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800355e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003560:	d3fb      	bcc.n	800355a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003562:	f01b f841 	bl	801e5e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003566:	f7fe fbc7 	bl	8001cf8 <main>

0800356a <LoopForever>:

LoopForever:
    b LoopForever
 800356a:	e7fe      	b.n	800356a <LoopForever>
  ldr   r0, =_estack
 800356c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003574:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 8003578:	08021ad0 	.word	0x08021ad0
  ldr r2, =_sbss
 800357c:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 8003580:	200028e0 	.word	0x200028e0

08003584 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003584:	e7fe      	b.n	8003584 <ADC_IRQHandler>

08003586 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b086      	sub	sp, #24
 800358a:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800358c:	1d3b      	adds	r3, r7, #4
 800358e:	2200      	movs	r2, #0
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	605a      	str	r2, [r3, #4]
 8003594:	609a      	str	r2, [r3, #8]
 8003596:	60da      	str	r2, [r3, #12]
 8003598:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800359a:	2310      	movs	r3, #16
 800359c:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800359e:	2301      	movs	r3, #1
 80035a0:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80035a2:	2300      	movs	r3, #0
 80035a4:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035a6:	2303      	movs	r3, #3
 80035a8:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 80035aa:	1d3b      	adds	r3, r7, #4
 80035ac:	4619      	mov	r1, r3
 80035ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035b2:	f002 f8e7 	bl	8005784 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 80035b6:	2320      	movs	r3, #32
 80035b8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 80035ba:	1d3b      	adds	r3, r7, #4
 80035bc:	4619      	mov	r1, r3
 80035be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035c2:	f002 f8df 	bl	8005784 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80035c6:	2200      	movs	r2, #0
 80035c8:	2120      	movs	r1, #32
 80035ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035ce:	f002 fb1e 	bl	8005c0e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80035d2:	2200      	movs	r2, #0
 80035d4:	2110      	movs	r1, #16
 80035d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035da:	f002 fb18 	bl	8005c0e <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3718      	adds	r7, #24
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	4603      	mov	r3, r0
 80035f0:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	2b03      	cmp	r3, #3
 80035f6:	d83f      	bhi.n	8003678 <BSP_RADIO_ConfigRFSwitch+0x90>
 80035f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003600 <BSP_RADIO_ConfigRFSwitch+0x18>)
 80035fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fe:	bf00      	nop
 8003600:	08003611 	.word	0x08003611
 8003604:	0800362b 	.word	0x0800362b
 8003608:	08003645 	.word	0x08003645
 800360c:	0800365f 	.word	0x0800365f
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8003610:	2200      	movs	r2, #0
 8003612:	2110      	movs	r1, #16
 8003614:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003618:	f002 faf9 	bl	8005c0e <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800361c:	2200      	movs	r2, #0
 800361e:	2120      	movs	r1, #32
 8003620:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003624:	f002 faf3 	bl	8005c0e <HAL_GPIO_WritePin>
      break;      
 8003628:	e027      	b.n	800367a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 800362a:	2201      	movs	r2, #1
 800362c:	2110      	movs	r1, #16
 800362e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003632:	f002 faec 	bl	8005c0e <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8003636:	2200      	movs	r2, #0
 8003638:	2120      	movs	r1, #32
 800363a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800363e:	f002 fae6 	bl	8005c0e <HAL_GPIO_WritePin>
      break;
 8003642:	e01a      	b.n	800367a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003644:	2201      	movs	r2, #1
 8003646:	2110      	movs	r1, #16
 8003648:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800364c:	f002 fadf 	bl	8005c0e <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8003650:	2201      	movs	r2, #1
 8003652:	2120      	movs	r1, #32
 8003654:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003658:	f002 fad9 	bl	8005c0e <HAL_GPIO_WritePin>
      break;
 800365c:	e00d      	b.n	800367a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800365e:	2200      	movs	r2, #0
 8003660:	2110      	movs	r1, #16
 8003662:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003666:	f002 fad2 	bl	8005c0e <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800366a:	2201      	movs	r2, #1
 800366c:	2120      	movs	r1, #32
 800366e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003672:	f002 facc 	bl	8005c0e <HAL_GPIO_WritePin>
      break;
 8003676:	e000      	b.n	800367a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8003678:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8003688:	2302      	movs	r3, #2
}
 800368a:	4618      	mov	r0, r3
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr

08003692 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8003692:	b480      	push	{r7}
 8003694:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8003696:	2301      	movs	r3, #1
}
 8003698:	4618      	mov	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	bc80      	pop	{r7}
 800369e:	4770      	bx	lr

080036a0 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 80036a4:	2301      	movs	r3, #1
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr

080036ae <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b085      	sub	sp, #20
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	4603      	mov	r3, r0
 80036b6:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d102      	bne.n	80036c4 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 80036be:	230f      	movs	r3, #15
 80036c0:	60fb      	str	r3, [r7, #12]
 80036c2:	e001      	b.n	80036c8 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 80036c4:	2316      	movs	r3, #22
 80036c6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80036c8:	68fb      	ldr	r3, [r7, #12]
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3714      	adds	r7, #20
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr

080036d4 <LL_DBGMCU_DisableDBGSleepMode>:
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80036d8:	4b04      	ldr	r3, [pc, #16]	@ (80036ec <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	4a03      	ldr	r2, [pc, #12]	@ (80036ec <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80036de:	f023 0301 	bic.w	r3, r3, #1
 80036e2:	6053      	str	r3, [r2, #4]
}
 80036e4:	bf00      	nop
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bc80      	pop	{r7}
 80036ea:	4770      	bx	lr
 80036ec:	e0042000 	.word	0xe0042000

080036f0 <LL_DBGMCU_DisableDBGStopMode>:
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80036f4:	4b04      	ldr	r3, [pc, #16]	@ (8003708 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	4a03      	ldr	r2, [pc, #12]	@ (8003708 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80036fa:	f023 0302 	bic.w	r3, r3, #2
 80036fe:	6053      	str	r3, [r2, #4]
}
 8003700:	bf00      	nop
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr
 8003708:	e0042000 	.word	0xe0042000

0800370c <LL_DBGMCU_DisableDBGStandbyMode>:
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003710:	4b04      	ldr	r3, [pc, #16]	@ (8003724 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	4a03      	ldr	r2, [pc, #12]	@ (8003724 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8003716:	f023 0304 	bic.w	r3, r3, #4
 800371a:	6053      	str	r3, [r2, #4]
}
 800371c:	bf00      	nop
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr
 8003724:	e0042000 	.word	0xe0042000

08003728 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003732:	2003      	movs	r0, #3
 8003734:	f001 f9de 	bl	8004af4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003738:	f003 fb2a 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 800373c:	4603      	mov	r3, r0
 800373e:	4a09      	ldr	r2, [pc, #36]	@ (8003764 <HAL_Init+0x3c>)
 8003740:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003742:	200f      	movs	r0, #15
 8003744:	f7fe ffc2 	bl	80026cc <HAL_InitTick>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	71fb      	strb	r3, [r7, #7]
 8003752:	e001      	b.n	8003758 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003754:	f7fe fca1 	bl	800209a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003758:	79fb      	ldrb	r3, [r7, #7]
}
 800375a:	4618      	mov	r0, r3
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000014 	.word	0x20000014

08003768 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800376c:	4b04      	ldr	r3, [pc, #16]	@ (8003780 <HAL_SuspendTick+0x18>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a03      	ldr	r2, [pc, #12]	@ (8003780 <HAL_SuspendTick+0x18>)
 8003772:	f023 0302 	bic.w	r3, r3, #2
 8003776:	6013      	str	r3, [r2, #0]
}
 8003778:	bf00      	nop
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr
 8003780:	e000e010 	.word	0xe000e010

08003784 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003788:	4b04      	ldr	r3, [pc, #16]	@ (800379c <HAL_ResumeTick+0x18>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a03      	ldr	r2, [pc, #12]	@ (800379c <HAL_ResumeTick+0x18>)
 800378e:	f043 0302 	orr.w	r3, r3, #2
 8003792:	6013      	str	r3, [r2, #0]
}
 8003794:	bf00      	nop
 8003796:	46bd      	mov	sp, r7
 8003798:	bc80      	pop	{r7}
 800379a:	4770      	bx	lr
 800379c:	e000e010 	.word	0xe000e010

080037a0 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80037a4:	4b02      	ldr	r3, [pc, #8]	@ (80037b0 <HAL_GetUIDw0+0x10>)
 80037a6:	681b      	ldr	r3, [r3, #0]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bc80      	pop	{r7}
 80037ae:	4770      	bx	lr
 80037b0:	1fff7590 	.word	0x1fff7590

080037b4 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80037b8:	4b02      	ldr	r3, [pc, #8]	@ (80037c4 <HAL_GetUIDw1+0x10>)
 80037ba:	681b      	ldr	r3, [r3, #0]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr
 80037c4:	1fff7594 	.word	0x1fff7594

080037c8 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80037cc:	4b02      	ldr	r3, [pc, #8]	@ (80037d8 <HAL_GetUIDw2+0x10>)
 80037ce:	681b      	ldr	r3, [r3, #0]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr
 80037d8:	1fff7598 	.word	0x1fff7598

080037dc <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80037e0:	f7ff ff78 	bl	80036d4 <LL_DBGMCU_DisableDBGSleepMode>
}
 80037e4:	bf00      	nop
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80037ec:	f7ff ff80 	bl	80036f0 <LL_DBGMCU_DisableDBGStopMode>
}
 80037f0:	bf00      	nop
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80037f8:	f7ff ff88 	bl	800370c <LL_DBGMCU_DisableDBGStandbyMode>
}
 80037fc:	bf00      	nop
 80037fe:	bd80      	pop	{r7, pc}

08003800 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	601a      	str	r2, [r3, #0]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr

08003824 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003834:	4618      	mov	r0, r3
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr

0800383e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800383e:	b480      	push	{r7}
 8003840:	b085      	sub	sp, #20
 8003842:	af00      	add	r7, sp, #0
 8003844:	60f8      	str	r0, [r7, #12]
 8003846:	60b9      	str	r1, [r7, #8]
 8003848:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	695a      	ldr	r2, [r3, #20]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2107      	movs	r1, #7
 8003856:	fa01 f303 	lsl.w	r3, r1, r3
 800385a:	43db      	mvns	r3, r3
 800385c:	401a      	ands	r2, r3
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	6879      	ldr	r1, [r7, #4]
 8003866:	fa01 f303 	lsl.w	r3, r1, r3
 800386a:	431a      	orrs	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003870:	bf00      	nop
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	bc80      	pop	{r7}
 8003878:	4770      	bx	lr

0800387a <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
 8003882:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	695a      	ldr	r2, [r3, #20]
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	f003 0304 	and.w	r3, r3, #4
 800388e:	2107      	movs	r1, #7
 8003890:	fa01 f303 	lsl.w	r3, r1, r3
 8003894:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800389c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bc80      	pop	{r7}
 80038a8:	4770      	bx	lr

080038aa <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr

080038ce <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b085      	sub	sp, #20
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	60f8      	str	r0, [r7, #12]
 80038d6:	60b9      	str	r1, [r7, #8]
 80038d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	f003 031f 	and.w	r3, r3, #31
 80038e4:	210f      	movs	r1, #15
 80038e6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	401a      	ands	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	0e9b      	lsrs	r3, r3, #26
 80038f2:	f003 010f 	and.w	r1, r3, #15
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	f003 031f 	and.w	r3, r3, #31
 80038fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003900:	431a      	orrs	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003906:	bf00      	nop
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	bc80      	pop	{r7}
 800390e:	4770      	bx	lr

08003910 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800392a:	bf00      	nop
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	bc80      	pop	{r7}
 8003932:	4770      	bx	lr

08003934 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003948:	43db      	mvns	r3, r3
 800394a:	401a      	ands	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr

0800395a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800395a:	b480      	push	{r7}
 800395c:	b085      	sub	sp, #20
 800395e:	af00      	add	r7, sp, #0
 8003960:	60f8      	str	r0, [r7, #12]
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	695a      	ldr	r2, [r3, #20]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	021b      	lsls	r3, r3, #8
 800396e:	43db      	mvns	r3, r3
 8003970:	401a      	ands	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	0219      	lsls	r1, r3, #8
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	400b      	ands	r3, r1
 800397a:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 800397e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003982:	431a      	orrs	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003988:	bf00      	nop
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	bc80      	pop	{r7}
 8003990:	4770      	bx	lr

08003992 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003992:	b480      	push	{r7}
 8003994:	b083      	sub	sp, #12
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80039a2:	f023 0317 	bic.w	r3, r3, #23
 80039a6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bc80      	pop	{r7}
 80039b6:	4770      	bx	lr

080039b8 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80039c8:	f023 0317 	bic.w	r3, r3, #23
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	6093      	str	r3, [r2, #8]
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bc80      	pop	{r7}
 80039d8:	4770      	bx	lr

080039da <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80039da:	b480      	push	{r7}
 80039dc:	b083      	sub	sp, #12
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039ee:	d101      	bne.n	80039f4 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80039f0:	2301      	movs	r3, #1
 80039f2:	e000      	b.n	80039f6 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bc80      	pop	{r7}
 80039fe:	4770      	bx	lr

08003a00 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a10:	f023 0317 	bic.w	r3, r3, #23
 8003a14:	f043 0201 	orr.w	r2, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a36:	f023 0317 	bic.w	r3, r3, #23
 8003a3a:	f043 0202 	orr.w	r2, r3, #2
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003a42:	bf00      	nop
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bc80      	pop	{r7}
 8003a4a:	4770      	bx	lr

08003a4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 0301 	and.w	r3, r3, #1
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d101      	bne.n	8003a64 <LL_ADC_IsEnabled+0x18>
 8003a60:	2301      	movs	r3, #1
 8003a62:	e000      	b.n	8003a66 <LL_ADC_IsEnabled+0x1a>
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr

08003a70 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d101      	bne.n	8003a88 <LL_ADC_IsDisableOngoing+0x18>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <LL_ADC_IsDisableOngoing+0x1a>
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr

08003a94 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003aa4:	f023 0317 	bic.w	r3, r3, #23
 8003aa8:	f043 0204 	orr.w	r2, r3, #4
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bc80      	pop	{r7}
 8003ab8:	4770      	bx	lr

08003aba <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b083      	sub	sp, #12
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003aca:	f023 0317 	bic.w	r3, r3, #23
 8003ace:	f043 0210 	orr.w	r2, r3, #16
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bc80      	pop	{r7}
 8003ade:	4770      	bx	lr

08003ae0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b04      	cmp	r3, #4
 8003af2:	d101      	bne.n	8003af8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003af4:	2301      	movs	r3, #1
 8003af6:	e000      	b.n	8003afa <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bc80      	pop	{r7}
 8003b02:	4770      	bx	lr

08003b04 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr1 = 0UL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8003b14:	2300      	movs	r3, #0
 8003b16:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e17e      	b.n	8003e24 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d109      	bne.n	8003b48 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7fd fc8f 	bl	8001458 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff ff44 	bl	80039da <LL_ADC_IsInternalRegulatorEnabled>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d115      	bne.n	8003b84 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7ff ff18 	bl	8003992 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b62:	4b9d      	ldr	r3, [pc, #628]	@ (8003dd8 <HAL_ADC_Init+0x2d4>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	099b      	lsrs	r3, r3, #6
 8003b68:	4a9c      	ldr	r2, [pc, #624]	@ (8003ddc <HAL_ADC_Init+0x2d8>)
 8003b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b6e:	099b      	lsrs	r3, r3, #6
 8003b70:	3301      	adds	r3, #1
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003b76:	e002      	b.n	8003b7e <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1f9      	bne.n	8003b78 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff ff26 	bl	80039da <LL_ADC_IsInternalRegulatorEnabled>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d10d      	bne.n	8003bb0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b98:	f043 0210 	orr.w	r2, r3, #16
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba4:	f043 0201 	orr.w	r2, r3, #1
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff ff93 	bl	8003ae0 <LL_ADC_REG_IsConversionOngoing>
 8003bba:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f040 8124 	bne.w	8003e12 <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f040 8120 	bne.w	8003e12 <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003bda:	f043 0202 	orr.w	r2, r3, #2
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7ff ff30 	bl	8003a4c <LL_ADC_IsEnabled>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f040 80a5 	bne.w	8003d3e <HAL_ADC_Init+0x23a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	7e1b      	ldrb	r3, [r3, #24]
 8003bfc:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003bfe:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	7e5b      	ldrb	r3, [r3, #25]
 8003c04:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003c06:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	7e9b      	ldrb	r3, [r3, #26]
 8003c0c:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c0e:	4313      	orrs	r3, r2
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c14:	2a00      	cmp	r2, #0
 8003c16:	d002      	beq.n	8003c1e <HAL_ADC_Init+0x11a>
 8003c18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c1c:	e000      	b.n	8003c20 <HAL_ADC_Init+0x11c>
 8003c1e:	2200      	movs	r2, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c20:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c26:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	da04      	bge.n	8003c3a <HAL_ADC_Init+0x136>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c38:	e001      	b.n	8003c3e <HAL_ADC_Init+0x13a>
 8003c3a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                    hadc->Init.DataAlign                                           |
 8003c3e:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003c46:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003c48:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d114      	bne.n	8003c84 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	7e9b      	ldrb	r3, [r3, #26]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d104      	bne.n	8003c6c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e00b      	b.n	8003c84 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c70:	f043 0220 	orr.w	r2, r3, #32
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7c:	f043 0201 	orr.w	r2, r3, #1
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d009      	beq.n	8003ca0 <HAL_ADC_Init+0x19c>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c90:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                      hadc->Init.ExternalTrigConvEdge);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	69ba      	ldr	r2, [r7, #24]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68da      	ldr	r2, [r3, #12]
 8003ca6:	4b4e      	ldr	r3, [pc, #312]	@ (8003de0 <HAL_ADC_Init+0x2dc>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6812      	ldr	r2, [r2, #0]
 8003cae:	69b9      	ldr	r1, [r7, #24]
 8003cb0:	430b      	orrs	r3, r1
 8003cb2:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                    hadc->Init.TriggerFrequencyMode
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d111      	bne.n	8003cf6 <HAL_ADC_Init+0x1f2>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                      hadc->Init.Oversampling.Ratio         |
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cde:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003ce4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8003cea:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	f043 0301 	orr.w	r3, r3, #1
 8003cf4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	4b39      	ldr	r3, [pc, #228]	@ (8003de4 <HAL_ADC_Init+0x2e0>)
 8003cfe:	4013      	ands	r3, r2
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6812      	ldr	r2, [r2, #0]
 8003d04:	6979      	ldr	r1, [r7, #20]
 8003d06:	430b      	orrs	r3, r1
 8003d08:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003d12:	d014      	beq.n	8003d3e <HAL_ADC_Init+0x23a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d1c:	d00f      	beq.n	8003d3e <HAL_ADC_Init+0x23a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d26:	d00a      	beq.n	8003d3e <HAL_ADC_Init+0x23a>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003d28:	4b2f      	ldr	r3, [pc, #188]	@ (8003de8 <HAL_ADC_Init+0x2e4>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003d38:	492b      	ldr	r1, [pc, #172]	@ (8003de8 <HAL_ADC_Init+0x2e4>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d46:	461a      	mov	r2, r3
 8003d48:	2100      	movs	r1, #0
 8003d4a:	f7ff fd78 	bl	800383e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d56:	461a      	mov	r2, r3
 8003d58:	4924      	ldr	r1, [pc, #144]	@ (8003dec <HAL_ADC_Init+0x2e8>)
 8003d5a:	f7ff fd70 	bl	800383e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d108      	bne.n	8003d78 <HAL_ADC_Init+0x274>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f062 020f 	orn	r2, r2, #15
 8003d74:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d76:	e017      	b.n	8003da8 <HAL_ADC_Init+0x2a4>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d80:	d112      	bne.n	8003da8 <HAL_ADC_Init+0x2a4>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	69db      	ldr	r3, [r3, #28]
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	f003 031c 	and.w	r3, r3, #28
 8003d94:	f06f 020f 	mvn.w	r2, #15
 8003d98:	fa02 f103 	lsl.w	r1, r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2100      	movs	r1, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7ff fd63 	bl	800387a <LL_ADC_GetSamplingTimeCommonChannels>
 8003db4:	4602      	mov	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d118      	bne.n	8003df0 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc8:	f023 0303 	bic.w	r3, r3, #3
 8003dcc:	f043 0201 	orr.w	r2, r3, #1
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003dd4:	e025      	b.n	8003e22 <HAL_ADC_Init+0x31e>
 8003dd6:	bf00      	nop
 8003dd8:	20000014 	.word	0x20000014
 8003ddc:	053e2d63 	.word	0x053e2d63
 8003de0:	ffde0201 	.word	0xffde0201
 8003de4:	1ffffc02 	.word	0x1ffffc02
 8003de8:	40012708 	.word	0x40012708
 8003dec:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df4:	f023 0312 	bic.w	r3, r3, #18
 8003df8:	f043 0210 	orr.w	r2, r3, #16
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e04:	f043 0201 	orr.w	r2, r3, #1
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	77fb      	strb	r3, [r7, #31]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e10:	e007      	b.n	8003e22 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e16:	f043 0210 	orr.w	r2, r3, #16
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003e22:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3720      	adds	r7, #32
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e07a      	b.n	8003f34 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e42:	f043 0202 	orr.w	r2, r3, #2
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 face 	bl	80043ec <ADC_ConversionStop>
 8003e50:	4603      	mov	r3, r0
 8003e52:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10f      	bne.n	8003e7a <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f000 fb92 	bl	8004584 <ADC_Disable>
 8003e60:	4603      	mov	r3, r0
 8003e62:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d102      	bne.n	8003e70 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff fd9f 	bl	80039b8 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	6812      	ldr	r2, [r2, #0]
 8003e84:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8003e88:	f023 0303 	bic.w	r3, r3, #3
 8003e8c:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f240 329f 	movw	r2, #927	@ 0x39f
 8003e96:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68d9      	ldr	r1, [r3, #12]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	4b26      	ldr	r3, [pc, #152]	@ (8003f3c <HAL_ADC_DeInit+0x110>)
 8003ea4:	400b      	ands	r3, r1
 8003ea6:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_WAIT | ADC_CFGR1_CONT | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	695a      	ldr	r2, [r3, #20]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0207 	bic.w	r2, r2, #7
 8003eb6:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6a1a      	ldr	r2, [r3, #32]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003ed4:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003ee4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003ef4:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	691a      	ldr	r2, [r3, #16]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003f04:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003f06:	4b0e      	ldr	r3, [pc, #56]	@ (8003f40 <HAL_ADC_DeInit+0x114>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a0d      	ldr	r2, [pc, #52]	@ (8003f40 <HAL_ADC_DeInit+0x114>)
 8003f0c:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003f10:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7fd facc 	bl	80014b0 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	831e0200 	.word	0x831e0200
 8003f40:	40012708 	.word	0x40012708

08003f44 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7ff fdc5 	bl	8003ae0 <LL_ADC_REG_IsConversionOngoing>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d132      	bne.n	8003fc2 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d101      	bne.n	8003f6a <HAL_ADC_Start+0x26>
 8003f66:	2302      	movs	r3, #2
 8003f68:	e02e      	b.n	8003fc8 <HAL_ADC_Start+0x84>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 fa80 	bl	8004478 <ADC_Enable>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d11a      	bne.n	8003fb8 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f86:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f8a:	f023 0301 	bic.w	r3, r3, #1
 8003f8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	221c      	movs	r2, #28
 8003fa2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7ff fd6f 	bl	8003a94 <LL_ADC_REG_StartConversion>
 8003fb6:	e006      	b.n	8003fc6 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003fc0:	e001      	b.n	8003fc6 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8003fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d101      	bne.n	8003fe6 <HAL_ADC_Stop+0x16>
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	e022      	b.n	800402c <HAL_ADC_Stop+0x5c>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f9fc 	bl	80043ec <ADC_ConversionStop>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d111      	bne.n	8004022 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 fac0 	bl	8004584 <ADC_Disable>
 8004004:	4603      	mov	r3, r0
 8004006:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004008:	7bfb      	ldrb	r3, [r7, #15]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d109      	bne.n	8004022 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004012:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004016:	f023 0301 	bic.w	r3, r3, #1
 800401a:	f043 0201 	orr.w	r2, r3, #1
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800402a:	7bfb      	ldrb	r3, [r7, #15]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	2b08      	cmp	r3, #8
 8004044:	d102      	bne.n	800404c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8004046:	2308      	movs	r3, #8
 8004048:	60fb      	str	r3, [r7, #12]
 800404a:	e010      	b.n	800406e <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b00      	cmp	r3, #0
 8004058:	d007      	beq.n	800406a <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405e:	f043 0220 	orr.w	r2, r3, #32
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e077      	b.n	800415a <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800406a:	2304      	movs	r3, #4
 800406c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800406e:	f7fe fb37 	bl	80026e0 <HAL_GetTick>
 8004072:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004074:	e021      	b.n	80040ba <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407c:	d01d      	beq.n	80040ba <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800407e:	f7fe fb2f 	bl	80026e0 <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	429a      	cmp	r2, r3
 800408c:	d302      	bcc.n	8004094 <HAL_ADC_PollForConversion+0x60>
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d112      	bne.n	80040ba <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	4013      	ands	r3, r2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10b      	bne.n	80040ba <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a6:	f043 0204 	orr.w	r2, r3, #4
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e04f      	b.n	800415a <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4013      	ands	r3, r2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d0d6      	beq.n	8004076 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040cc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff fbe6 	bl	80038aa <LL_ADC_REG_IsTriggerSourceSWStart>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d031      	beq.n	8004148 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	7e9b      	ldrb	r3, [r3, #26]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d12d      	bne.n	8004148 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0308 	and.w	r3, r3, #8
 80040f6:	2b08      	cmp	r3, #8
 80040f8:	d126      	bne.n	8004148 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff fcee 	bl	8003ae0 <LL_ADC_REG_IsConversionOngoing>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d112      	bne.n	8004130 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 020c 	bic.w	r2, r2, #12
 8004118:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004122:	f023 0301 	bic.w	r3, r3, #1
 8004126:	f043 0201 	orr.w	r2, r3, #1
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	659a      	str	r2, [r3, #88]	@ 0x58
 800412e:	e00b      	b.n	8004148 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004134:	f043 0220 	orr.w	r2, r3, #32
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004140:	f043 0201 	orr.w	r2, r3, #1
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	7e1b      	ldrb	r3, [r3, #24]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d103      	bne.n	8004158 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	220c      	movs	r2, #12
 8004156:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004162:	b480      	push	{r7}
 8004164:	b083      	sub	sp, #12
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004170:	4618      	mov	r0, r3
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	bc80      	pop	{r7}
 8004178:	4770      	bx	lr
	...

0800417c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b088      	sub	sp, #32
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004186:	2300      	movs	r3, #0
 8004188:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800418a:	2300      	movs	r3, #0
 800418c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800419c:	2b01      	cmp	r3, #1
 800419e:	d101      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x28>
 80041a0:	2302      	movs	r3, #2
 80041a2:	e110      	b.n	80043c6 <HAL_ADC_ConfigChannel+0x24a>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7ff fc95 	bl	8003ae0 <LL_ADC_REG_IsConversionOngoing>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f040 80f7 	bne.w	80043ac <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	f000 80b1 	beq.w	800432a <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041d0:	d004      	beq.n	80041dc <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80041d6:	4a7e      	ldr	r2, [pc, #504]	@ (80043d0 <HAL_ADC_ConfigChannel+0x254>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d108      	bne.n	80041ee <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f7ff fb92 	bl	8003910 <LL_ADC_REG_SetSequencerChAdd>
 80041ec:	e041      	b.n	8004272 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f003 031f 	and.w	r3, r3, #31
 80041fa:	210f      	movs	r1, #15
 80041fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004200:	43db      	mvns	r3, r3
 8004202:	401a      	ands	r2, r3
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800420c:	2b00      	cmp	r3, #0
 800420e:	d105      	bne.n	800421c <HAL_ADC_ConfigChannel+0xa0>
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	0e9b      	lsrs	r3, r3, #26
 8004216:	f003 031f 	and.w	r3, r3, #31
 800421a:	e011      	b.n	8004240 <HAL_ADC_ConfigChannel+0xc4>
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	fa93 f3a3 	rbit	r3, r3
 8004228:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8004234:	2320      	movs	r3, #32
 8004236:	e003      	b.n	8004240 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	fab3 f383 	clz	r3, r3
 800423e:	b2db      	uxtb	r3, r3
 8004240:	6839      	ldr	r1, [r7, #0]
 8004242:	6849      	ldr	r1, [r1, #4]
 8004244:	f001 011f 	and.w	r1, r1, #31
 8004248:	408b      	lsls	r3, r1
 800424a:	431a      	orrs	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	089b      	lsrs	r3, r3, #2
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	429a      	cmp	r2, r3
 800425e:	d808      	bhi.n	8004272 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6818      	ldr	r0, [r3, #0]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	6859      	ldr	r1, [r3, #4]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	461a      	mov	r2, r3
 800426e:	f7ff fb2e 	bl	80038ce <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6818      	ldr	r0, [r3, #0]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	6819      	ldr	r1, [r3, #0]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	461a      	mov	r2, r3
 8004280:	f7ff fb6b 	bl	800395a <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	f280 8097 	bge.w	80043bc <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800428e:	4851      	ldr	r0, [pc, #324]	@ (80043d4 <HAL_ADC_ConfigChannel+0x258>)
 8004290:	f7ff fac8 	bl	8003824 <LL_ADC_GetCommonPathInternalCh>
 8004294:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a4f      	ldr	r2, [pc, #316]	@ (80043d8 <HAL_ADC_ConfigChannel+0x25c>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d120      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d11b      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80042b0:	4619      	mov	r1, r3
 80042b2:	4848      	ldr	r0, [pc, #288]	@ (80043d4 <HAL_ADC_ConfigChannel+0x258>)
 80042b4:	f7ff faa4 	bl	8003800 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042b8:	4b48      	ldr	r3, [pc, #288]	@ (80043dc <HAL_ADC_ConfigChannel+0x260>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	099b      	lsrs	r3, r3, #6
 80042be:	4a48      	ldr	r2, [pc, #288]	@ (80043e0 <HAL_ADC_ConfigChannel+0x264>)
 80042c0:	fba2 2303 	umull	r2, r3, r2, r3
 80042c4:	099b      	lsrs	r3, r3, #6
 80042c6:	1c5a      	adds	r2, r3, #1
 80042c8:	4613      	mov	r3, r2
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	4413      	add	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80042d2:	e002      	b.n	80042da <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	3b01      	subs	r3, #1
 80042d8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1f9      	bne.n	80042d4 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80042e0:	e06c      	b.n	80043bc <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a3f      	ldr	r2, [pc, #252]	@ (80043e4 <HAL_ADC_ConfigChannel+0x268>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d10c      	bne.n	8004306 <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d107      	bne.n	8004306 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042fc:	4619      	mov	r1, r3
 80042fe:	4835      	ldr	r0, [pc, #212]	@ (80043d4 <HAL_ADC_ConfigChannel+0x258>)
 8004300:	f7ff fa7e 	bl	8003800 <LL_ADC_SetCommonPathInternalCh>
 8004304:	e05a      	b.n	80043bc <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a37      	ldr	r2, [pc, #220]	@ (80043e8 <HAL_ADC_ConfigChannel+0x26c>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d155      	bne.n	80043bc <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004316:	2b00      	cmp	r3, #0
 8004318:	d150      	bne.n	80043bc <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004320:	4619      	mov	r1, r3
 8004322:	482c      	ldr	r0, [pc, #176]	@ (80043d4 <HAL_ADC_ConfigChannel+0x258>)
 8004324:	f7ff fa6c 	bl	8003800 <LL_ADC_SetCommonPathInternalCh>
 8004328:	e048      	b.n	80043bc <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004332:	d004      	beq.n	800433e <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004338:	4a25      	ldr	r2, [pc, #148]	@ (80043d0 <HAL_ADC_ConfigChannel+0x254>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d107      	bne.n	800434e <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4619      	mov	r1, r3
 8004348:	4610      	mov	r0, r2
 800434a:	f7ff faf3 	bl	8003934 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	da32      	bge.n	80043bc <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004356:	481f      	ldr	r0, [pc, #124]	@ (80043d4 <HAL_ADC_ConfigChannel+0x258>)
 8004358:	f7ff fa64 	bl	8003824 <LL_ADC_GetCommonPathInternalCh>
 800435c:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a1d      	ldr	r2, [pc, #116]	@ (80043d8 <HAL_ADC_ConfigChannel+0x25c>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d107      	bne.n	8004378 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800436e:	4619      	mov	r1, r3
 8004370:	4818      	ldr	r0, [pc, #96]	@ (80043d4 <HAL_ADC_ConfigChannel+0x258>)
 8004372:	f7ff fa45 	bl	8003800 <LL_ADC_SetCommonPathInternalCh>
 8004376:	e021      	b.n	80043bc <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a19      	ldr	r2, [pc, #100]	@ (80043e4 <HAL_ADC_ConfigChannel+0x268>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d107      	bne.n	8004392 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004388:	4619      	mov	r1, r3
 800438a:	4812      	ldr	r0, [pc, #72]	@ (80043d4 <HAL_ADC_ConfigChannel+0x258>)
 800438c:	f7ff fa38 	bl	8003800 <LL_ADC_SetCommonPathInternalCh>
 8004390:	e014      	b.n	80043bc <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a14      	ldr	r2, [pc, #80]	@ (80043e8 <HAL_ADC_ConfigChannel+0x26c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d10f      	bne.n	80043bc <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80043a2:	4619      	mov	r1, r3
 80043a4:	480b      	ldr	r0, [pc, #44]	@ (80043d4 <HAL_ADC_ConfigChannel+0x258>)
 80043a6:	f7ff fa2b 	bl	8003800 <LL_ADC_SetCommonPathInternalCh>
 80043aa:	e007      	b.n	80043bc <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b0:	f043 0220 	orr.w	r2, r3, #32
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80043c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3720      	adds	r7, #32
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	80000004 	.word	0x80000004
 80043d4:	40012708 	.word	0x40012708
 80043d8:	b0001000 	.word	0xb0001000
 80043dc:	20000014 	.word	0x20000014
 80043e0:	053e2d63 	.word	0x053e2d63
 80043e4:	b8004000 	.word	0xb8004000
 80043e8:	b4002000 	.word	0xb4002000

080043ec <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff fb71 	bl	8003ae0 <LL_ADC_REG_IsConversionOngoing>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d033      	beq.n	800446c <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff fb31 	bl	8003a70 <LL_ADC_IsDisableOngoing>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d104      	bne.n	800441e <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4618      	mov	r0, r3
 800441a:	f7ff fb4e 	bl	8003aba <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800441e:	f7fe f95f 	bl	80026e0 <HAL_GetTick>
 8004422:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004424:	e01b      	b.n	800445e <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004426:	f7fe f95b 	bl	80026e0 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	d914      	bls.n	800445e <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f003 0304 	and.w	r3, r3, #4
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00d      	beq.n	800445e <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004446:	f043 0210 	orr.w	r2, r3, #16
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004452:	f043 0201 	orr.w	r2, r3, #1
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e007      	b.n	800446e <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f003 0304 	and.w	r3, r3, #4
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1dc      	bne.n	8004426 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
	...

08004478 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004480:	2300      	movs	r3, #0
 8004482:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4618      	mov	r0, r3
 800448a:	f7ff fadf 	bl	8003a4c <LL_ADC_IsEnabled>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d169      	bne.n	8004568 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689a      	ldr	r2, [r3, #8]
 800449a:	4b36      	ldr	r3, [pc, #216]	@ (8004574 <ADC_Enable+0xfc>)
 800449c:	4013      	ands	r3, r2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00d      	beq.n	80044be <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a6:	f043 0210 	orr.w	r2, r3, #16
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b2:	f043 0201 	orr.w	r2, r3, #1
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e055      	b.n	800456a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7ff fa9c 	bl	8003a00 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80044c8:	482b      	ldr	r0, [pc, #172]	@ (8004578 <ADC_Enable+0x100>)
 80044ca:	f7ff f9ab 	bl	8003824 <LL_ADC_GetCommonPathInternalCh>
 80044ce:	4603      	mov	r3, r0
 80044d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00f      	beq.n	80044f8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044d8:	4b28      	ldr	r3, [pc, #160]	@ (800457c <ADC_Enable+0x104>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	099b      	lsrs	r3, r3, #6
 80044de:	4a28      	ldr	r2, [pc, #160]	@ (8004580 <ADC_Enable+0x108>)
 80044e0:	fba2 2303 	umull	r2, r3, r2, r3
 80044e4:	099b      	lsrs	r3, r3, #6
 80044e6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80044e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80044ea:	e002      	b.n	80044f2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1f9      	bne.n	80044ec <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	7e5b      	ldrb	r3, [r3, #25]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d033      	beq.n	8004568 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004500:	f7fe f8ee 	bl	80026e0 <HAL_GetTick>
 8004504:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004506:	e028      	b.n	800455a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4618      	mov	r0, r3
 800450e:	f7ff fa9d 	bl	8003a4c <LL_ADC_IsEnabled>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d104      	bne.n	8004522 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4618      	mov	r0, r3
 800451e:	f7ff fa6f 	bl	8003a00 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004522:	f7fe f8dd 	bl	80026e0 <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	2b02      	cmp	r3, #2
 800452e:	d914      	bls.n	800455a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b01      	cmp	r3, #1
 800453c:	d00d      	beq.n	800455a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004542:	f043 0210 	orr.w	r2, r3, #16
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454e:	f043 0201 	orr.w	r2, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e007      	b.n	800456a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b01      	cmp	r3, #1
 8004566:	d1cf      	bne.n	8004508 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	80000017 	.word	0x80000017
 8004578:	40012708 	.word	0x40012708
 800457c:	20000014 	.word	0x20000014
 8004580:	053e2d63 	.word	0x053e2d63

08004584 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4618      	mov	r0, r3
 8004592:	f7ff fa6d 	bl	8003a70 <LL_ADC_IsDisableOngoing>
 8004596:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4618      	mov	r0, r3
 800459e:	f7ff fa55 	bl	8003a4c <LL_ADC_IsEnabled>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d047      	beq.n	8004638 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d144      	bne.n	8004638 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f003 0305 	and.w	r3, r3, #5
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d10c      	bne.n	80045d6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff fa30 	bl	8003a26 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2203      	movs	r2, #3
 80045cc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80045ce:	f7fe f887 	bl	80026e0 <HAL_GetTick>
 80045d2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80045d4:	e029      	b.n	800462a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045da:	f043 0210 	orr.w	r2, r3, #16
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045e6:	f043 0201 	orr.w	r2, r3, #1
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e023      	b.n	800463a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80045f2:	f7fe f875 	bl	80026e0 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d914      	bls.n	800462a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00d      	beq.n	800462a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004612:	f043 0210 	orr.w	r2, r3, #16
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800461e:	f043 0201 	orr.w	r2, r3, #1
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e007      	b.n	800463a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1dc      	bne.n	80045f2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3710      	adds	r7, #16
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}

08004642 <LL_ADC_GetCommonClock>:
{
 8004642:	b480      	push	{r7}
 8004644:	b083      	sub	sp, #12
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 8004652:	4618      	mov	r0, r3
 8004654:	370c      	adds	r7, #12
 8004656:	46bd      	mov	sp, r7
 8004658:	bc80      	pop	{r7}
 800465a:	4770      	bx	lr

0800465c <LL_ADC_GetClock>:
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
}
 800466c:	4618      	mov	r0, r3
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr

08004676 <LL_ADC_SetCalibrationFactor>:
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
 800467e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004686:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	431a      	orrs	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr

0800469e <LL_ADC_GetCalibrationFactor>:
{
 800469e:	b480      	push	{r7}
 80046a0:	b083      	sub	sp, #12
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bc80      	pop	{r7}
 80046b8:	4770      	bx	lr

080046ba <LL_ADC_Enable>:
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046ca:	f023 0317 	bic.w	r3, r3, #23
 80046ce:	f043 0201 	orr.w	r2, r3, #1
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	609a      	str	r2, [r3, #8]
}
 80046d6:	bf00      	nop
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	bc80      	pop	{r7}
 80046de:	4770      	bx	lr

080046e0 <LL_ADC_Disable>:
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046f0:	f023 0317 	bic.w	r3, r3, #23
 80046f4:	f043 0202 	orr.w	r2, r3, #2
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	609a      	str	r2, [r3, #8]
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	bc80      	pop	{r7}
 8004704:	4770      	bx	lr

08004706 <LL_ADC_IsEnabled>:
{
 8004706:	b480      	push	{r7}
 8004708:	b083      	sub	sp, #12
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b01      	cmp	r3, #1
 8004718:	d101      	bne.n	800471e <LL_ADC_IsEnabled+0x18>
 800471a:	2301      	movs	r3, #1
 800471c:	e000      	b.n	8004720 <LL_ADC_IsEnabled+0x1a>
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	bc80      	pop	{r7}
 8004728:	4770      	bx	lr

0800472a <LL_ADC_StartCalibration>:
{
 800472a:	b480      	push	{r7}
 800472c:	b083      	sub	sp, #12
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800473a:	f023 0317 	bic.w	r3, r3, #23
 800473e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	609a      	str	r2, [r3, #8]
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr

08004750 <LL_ADC_IsCalibrationOnGoing>:
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004760:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004764:	d101      	bne.n	800476a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004766:	2301      	movs	r3, #1
 8004768:	e000      	b.n	800476c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr
	...

08004778 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b08a      	sub	sp, #40	@ 0x28
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004780:	2300      	movs	r3, #0
 8004782:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004784:	2300      	movs	r3, #0
 8004786:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <HAL_ADCEx_Calibration_Start+0x1e>
 8004792:	2302      	movs	r3, #2
 8004794:	e0da      	b.n	800494c <HAL_ADCEx_Calibration_Start+0x1d4>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7ff fef0 	bl	8004584 <ADC_Disable>
 80047a4:	4603      	mov	r3, r0
 80047a6:	77fb      	strb	r3, [r7, #31]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff ffaa 	bl	8004706 <LL_ADC_IsEnabled>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f040 80be 	bne.w	8004936 <HAL_ADCEx_Calibration_Start+0x1be>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047be:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80047c2:	f043 0202 	orr.w	r2, r3, #2
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68da      	ldr	r2, [r3, #12]
 80047d0:	f248 0303 	movw	r3, #32771	@ 0x8003
 80047d4:	4013      	ands	r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6812      	ldr	r2, [r2, #0]
 80047e2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80047e6:	f023 0303 	bic.w	r3, r3, #3
 80047ea:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80047ec:	2300      	movs	r3, #0
 80047ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80047f0:	e02e      	b.n	8004850 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7ff ff97 	bl	800472a <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80047fc:	e014      	b.n	8004828 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	3301      	adds	r3, #1
 8004802:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 800480a:	d30d      	bcc.n	8004828 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004810:	f023 0312 	bic.w	r3, r3, #18
 8004814:	f043 0210 	orr.w	r2, r3, #16
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e091      	b.n	800494c <HAL_ADCEx_Calibration_Start+0x1d4>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4618      	mov	r0, r3
 800482e:	f7ff ff8f 	bl	8004750 <LL_ADC_IsCalibrationOnGoing>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1e2      	bne.n	80047fe <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f7ff ff2e 	bl	800469e <LL_ADC_GetCalibrationFactor>
 8004842:	4602      	mov	r2, r0
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	4413      	add	r3, r2
 8004848:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	3301      	adds	r3, #1
 800484e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	2b07      	cmp	r3, #7
 8004854:	d9cd      	bls.n	80047f2 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8004856:	6a3a      	ldr	r2, [r7, #32]
 8004858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485a:	fbb2 f3f3 	udiv	r3, r2, r3
 800485e:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4618      	mov	r0, r3
 8004866:	f7ff ff28 	bl	80046ba <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4618      	mov	r0, r3
 8004870:	f7ff fef4 	bl	800465c <LL_ADC_GetClock>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d118      	bne.n	80048ac <HAL_ADCEx_Calibration_Start+0x134>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800487a:	4836      	ldr	r0, [pc, #216]	@ (8004954 <HAL_ADCEx_Calibration_Start+0x1dc>)
 800487c:	f7ff fee1 	bl	8004642 <LL_ADC_GetCommonClock>
 8004880:	6178      	str	r0, [r7, #20]

      /* Delay applied only when ADC clock frequency is much lower than CPU clock frequency
         (in other cases, code execution time is sufficient to ensure necessary delay) */
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004888:	d310      	bcc.n	80048ac <HAL_ADCEx_Calibration_Start+0x134>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format
           (for instance, computation from ADC prescaler 64 (register bitfield value 0x9) will give decimal value 64) */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	0c9b      	lsrs	r3, r3, #18
 800488e:	3b03      	subs	r3, #3
 8004890:	2201      	movs	r2, #1
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	085b      	lsrs	r3, r3, #1
 800489c:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800489e:	e002      	b.n	80048a6 <HAL_ADCEx_Calibration_Start+0x12e>
        {
          delay_cpu_cycles--;
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1f9      	bne.n	80048a0 <HAL_ADCEx_Calibration_Start+0x128>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6a39      	ldr	r1, [r7, #32]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7ff fedf 	bl	8004676 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4618      	mov	r0, r3
 80048be:	f7ff ff0f 	bl	80046e0 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80048c2:	f7fd ff0d 	bl	80026e0 <HAL_GetTick>
 80048c6:	6138      	str	r0, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80048c8:	e01c      	b.n	8004904 <HAL_ADCEx_Calibration_Start+0x18c>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80048ca:	f7fd ff09 	bl	80026e0 <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d915      	bls.n	8004904 <HAL_ADCEx_Calibration_Start+0x18c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4618      	mov	r0, r3
 80048de:	f7ff ff12 	bl	8004706 <LL_ADC_IsEnabled>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00d      	beq.n	8004904 <HAL_ADCEx_Calibration_Start+0x18c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ec:	f043 0210 	orr.w	r2, r3, #16
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048f8:	f043 0201 	orr.w	r2, r3, #1
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e023      	b.n	800494c <HAL_ADCEx_Calibration_Start+0x1d4>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4618      	mov	r0, r3
 800490a:	f7ff fefc 	bl	8004706 <LL_ADC_IsEnabled>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1da      	bne.n	80048ca <HAL_ADCEx_Calibration_Start+0x152>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68d9      	ldr	r1, [r3, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	69ba      	ldr	r2, [r7, #24]
 8004920:	430a      	orrs	r2, r1
 8004922:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004928:	f023 0303 	bic.w	r3, r3, #3
 800492c:	f043 0201 	orr.w	r2, r3, #1
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	659a      	str	r2, [r3, #88]	@ 0x58
 8004934:	e005      	b.n	8004942 <HAL_ADCEx_Calibration_Start+0x1ca>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800493a:	f043 0210 	orr.w	r2, r3, #16
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800494a:	7ffb      	ldrb	r3, [r7, #31]
}
 800494c:	4618      	mov	r0, r3
 800494e:	3728      	adds	r7, #40	@ 0x28
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	40012708 	.word	0x40012708

08004958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004968:	4b0c      	ldr	r3, [pc, #48]	@ (800499c <__NVIC_SetPriorityGrouping+0x44>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004974:	4013      	ands	r3, r2
 8004976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004980:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800498a:	4a04      	ldr	r2, [pc, #16]	@ (800499c <__NVIC_SetPriorityGrouping+0x44>)
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	60d3      	str	r3, [r2, #12]
}
 8004990:	bf00      	nop
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	bc80      	pop	{r7}
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	e000ed00 	.word	0xe000ed00

080049a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049a4:	4b04      	ldr	r3, [pc, #16]	@ (80049b8 <__NVIC_GetPriorityGrouping+0x18>)
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	0a1b      	lsrs	r3, r3, #8
 80049aa:	f003 0307 	and.w	r3, r3, #7
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bc80      	pop	{r7}
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	e000ed00 	.word	0xe000ed00

080049bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	4603      	mov	r3, r0
 80049c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	db0b      	blt.n	80049e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049ce:	79fb      	ldrb	r3, [r7, #7]
 80049d0:	f003 021f 	and.w	r2, r3, #31
 80049d4:	4906      	ldr	r1, [pc, #24]	@ (80049f0 <__NVIC_EnableIRQ+0x34>)
 80049d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049da:	095b      	lsrs	r3, r3, #5
 80049dc:	2001      	movs	r0, #1
 80049de:	fa00 f202 	lsl.w	r2, r0, r2
 80049e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bc80      	pop	{r7}
 80049ee:	4770      	bx	lr
 80049f0:	e000e100 	.word	0xe000e100

080049f4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	4603      	mov	r3, r0
 80049fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	db12      	blt.n	8004a2c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a06:	79fb      	ldrb	r3, [r7, #7]
 8004a08:	f003 021f 	and.w	r2, r3, #31
 8004a0c:	490a      	ldr	r1, [pc, #40]	@ (8004a38 <__NVIC_DisableIRQ+0x44>)
 8004a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a12:	095b      	lsrs	r3, r3, #5
 8004a14:	2001      	movs	r0, #1
 8004a16:	fa00 f202 	lsl.w	r2, r0, r2
 8004a1a:	3320      	adds	r3, #32
 8004a1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004a20:	f3bf 8f4f 	dsb	sy
}
 8004a24:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004a26:	f3bf 8f6f 	isb	sy
}
 8004a2a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bc80      	pop	{r7}
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	e000e100 	.word	0xe000e100

08004a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	4603      	mov	r3, r0
 8004a44:	6039      	str	r1, [r7, #0]
 8004a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	db0a      	blt.n	8004a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	b2da      	uxtb	r2, r3
 8004a54:	490c      	ldr	r1, [pc, #48]	@ (8004a88 <__NVIC_SetPriority+0x4c>)
 8004a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a5a:	0112      	lsls	r2, r2, #4
 8004a5c:	b2d2      	uxtb	r2, r2
 8004a5e:	440b      	add	r3, r1
 8004a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a64:	e00a      	b.n	8004a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	b2da      	uxtb	r2, r3
 8004a6a:	4908      	ldr	r1, [pc, #32]	@ (8004a8c <__NVIC_SetPriority+0x50>)
 8004a6c:	79fb      	ldrb	r3, [r7, #7]
 8004a6e:	f003 030f 	and.w	r3, r3, #15
 8004a72:	3b04      	subs	r3, #4
 8004a74:	0112      	lsls	r2, r2, #4
 8004a76:	b2d2      	uxtb	r2, r2
 8004a78:	440b      	add	r3, r1
 8004a7a:	761a      	strb	r2, [r3, #24]
}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bc80      	pop	{r7}
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	e000e100 	.word	0xe000e100
 8004a8c:	e000ed00 	.word	0xe000ed00

08004a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b089      	sub	sp, #36	@ 0x24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f003 0307 	and.w	r3, r3, #7
 8004aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	f1c3 0307 	rsb	r3, r3, #7
 8004aaa:	2b04      	cmp	r3, #4
 8004aac:	bf28      	it	cs
 8004aae:	2304      	movcs	r3, #4
 8004ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	3304      	adds	r3, #4
 8004ab6:	2b06      	cmp	r3, #6
 8004ab8:	d902      	bls.n	8004ac0 <NVIC_EncodePriority+0x30>
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	3b03      	subs	r3, #3
 8004abe:	e000      	b.n	8004ac2 <NVIC_EncodePriority+0x32>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ace:	43da      	mvns	r2, r3
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	401a      	ands	r2, r3
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae2:	43d9      	mvns	r1, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ae8:	4313      	orrs	r3, r2
         );
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3724      	adds	r7, #36	@ 0x24
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bc80      	pop	{r7}
 8004af2:	4770      	bx	lr

08004af4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f7ff ff2b 	bl	8004958 <__NVIC_SetPriorityGrouping>
}
 8004b02:	bf00      	nop
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b086      	sub	sp, #24
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	4603      	mov	r3, r0
 8004b12:	60b9      	str	r1, [r7, #8]
 8004b14:	607a      	str	r2, [r7, #4]
 8004b16:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004b18:	f7ff ff42 	bl	80049a0 <__NVIC_GetPriorityGrouping>
 8004b1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	68b9      	ldr	r1, [r7, #8]
 8004b22:	6978      	ldr	r0, [r7, #20]
 8004b24:	f7ff ffb4 	bl	8004a90 <NVIC_EncodePriority>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b2e:	4611      	mov	r1, r2
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7ff ff83 	bl	8004a3c <__NVIC_SetPriority>
}
 8004b36:	bf00      	nop
 8004b38:	3718      	adds	r7, #24
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b082      	sub	sp, #8
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	4603      	mov	r3, r0
 8004b46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff ff35 	bl	80049bc <__NVIC_EnableIRQ>
}
 8004b52:	bf00      	nop
 8004b54:	3708      	adds	r7, #8
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b082      	sub	sp, #8
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	4603      	mov	r3, r0
 8004b62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7ff ff43 	bl	80049f4 <__NVIC_DisableIRQ>
}
 8004b6e:	bf00      	nop
 8004b70:	3708      	adds	r7, #8
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
	...

08004b78 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e08e      	b.n	8004ca8 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	461a      	mov	r2, r3
 8004b90:	4b47      	ldr	r3, [pc, #284]	@ (8004cb0 <HAL_DMA_Init+0x138>)
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d80f      	bhi.n	8004bb6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	4b45      	ldr	r3, [pc, #276]	@ (8004cb4 <HAL_DMA_Init+0x13c>)
 8004b9e:	4413      	add	r3, r2
 8004ba0:	4a45      	ldr	r2, [pc, #276]	@ (8004cb8 <HAL_DMA_Init+0x140>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	091b      	lsrs	r3, r3, #4
 8004ba8:	009a      	lsls	r2, r3, #2
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a42      	ldr	r2, [pc, #264]	@ (8004cbc <HAL_DMA_Init+0x144>)
 8004bb2:	641a      	str	r2, [r3, #64]	@ 0x40
 8004bb4:	e00e      	b.n	8004bd4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	4b40      	ldr	r3, [pc, #256]	@ (8004cc0 <HAL_DMA_Init+0x148>)
 8004bbe:	4413      	add	r3, r2
 8004bc0:	4a3d      	ldr	r2, [pc, #244]	@ (8004cb8 <HAL_DMA_Init+0x140>)
 8004bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc6:	091b      	lsrs	r3, r3, #4
 8004bc8:	009a      	lsls	r2, r3, #2
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a3c      	ldr	r2, [pc, #240]	@ (8004cc4 <HAL_DMA_Init+0x14c>)
 8004bd2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6812      	ldr	r2, [r2, #0]
 8004be6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bee:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6819      	ldr	r1, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	689a      	ldr	r2, [r3, #8]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	431a      	orrs	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	699b      	ldr	r3, [r3, #24]
 8004c10:	431a      	orrs	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	69db      	ldr	r3, [r3, #28]
 8004c16:	431a      	orrs	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	431a      	orrs	r2, r3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	430a      	orrs	r2, r1
 8004c24:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 fb24 	bl	8005274 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c34:	d102      	bne.n	8004c3c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c48:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c52:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d010      	beq.n	8004c7e <HAL_DMA_Init+0x106>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	2b04      	cmp	r3, #4
 8004c62:	d80c      	bhi.n	8004c7e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 fb4d 	bl	8005304 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c6e:	2200      	movs	r2, #0
 8004c70:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004c7a:	605a      	str	r2, [r3, #4]
 8004c7c:	e008      	b.n	8004c90 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	40020407 	.word	0x40020407
 8004cb4:	bffdfff8 	.word	0xbffdfff8
 8004cb8:	cccccccd 	.word	0xcccccccd
 8004cbc:	40020000 	.word	0x40020000
 8004cc0:	bffdfbf8 	.word	0xbffdfbf8
 8004cc4:	40020400 	.word	0x40020400

08004cc8 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e07b      	b.n	8004dd2 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 0201 	bic.w	r2, r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	4b3a      	ldr	r3, [pc, #232]	@ (8004ddc <HAL_DMA_DeInit+0x114>)
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d80f      	bhi.n	8004d16 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	4b38      	ldr	r3, [pc, #224]	@ (8004de0 <HAL_DMA_DeInit+0x118>)
 8004cfe:	4413      	add	r3, r2
 8004d00:	4a38      	ldr	r2, [pc, #224]	@ (8004de4 <HAL_DMA_DeInit+0x11c>)
 8004d02:	fba2 2303 	umull	r2, r3, r2, r3
 8004d06:	091b      	lsrs	r3, r3, #4
 8004d08:	009a      	lsls	r2, r3, #2
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a35      	ldr	r2, [pc, #212]	@ (8004de8 <HAL_DMA_DeInit+0x120>)
 8004d12:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d14:	e00e      	b.n	8004d34 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	4b33      	ldr	r3, [pc, #204]	@ (8004dec <HAL_DMA_DeInit+0x124>)
 8004d1e:	4413      	add	r3, r2
 8004d20:	4a30      	ldr	r2, [pc, #192]	@ (8004de4 <HAL_DMA_DeInit+0x11c>)
 8004d22:	fba2 2303 	umull	r2, r3, r2, r3
 8004d26:	091b      	lsrs	r3, r3, #4
 8004d28:	009a      	lsls	r2, r3, #2
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a2f      	ldr	r2, [pc, #188]	@ (8004df0 <HAL_DMA_DeInit+0x128>)
 8004d32:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d40:	f003 021c 	and.w	r2, r3, #28
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d48:	2101      	movs	r1, #1
 8004d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8004d4e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fa8f 	bl	8005274 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004d66:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00f      	beq.n	8004d90 <HAL_DMA_DeInit+0xc8>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	2b04      	cmp	r3, #4
 8004d76:	d80b      	bhi.n	8004d90 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fac3 	bl	8005304 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d8e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3708      	adds	r7, #8
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40020407 	.word	0x40020407
 8004de0:	bffdfff8 	.word	0xbffdfff8
 8004de4:	cccccccd 	.word	0xcccccccd
 8004de8:	40020000 	.word	0x40020000
 8004dec:	bffdfbf8 	.word	0xbffdfbf8
 8004df0:	40020400 	.word	0x40020400

08004df4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e02:	2300      	movs	r3, #0
 8004e04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d101      	bne.n	8004e14 <HAL_DMA_Start_IT+0x20>
 8004e10:	2302      	movs	r3, #2
 8004e12:	e069      	b.n	8004ee8 <HAL_DMA_Start_IT+0xf4>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d155      	bne.n	8004ed4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f022 0201 	bic.w	r2, r2, #1
 8004e44:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	68b9      	ldr	r1, [r7, #8]
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 f9d3 	bl	80051f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d008      	beq.n	8004e6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f042 020e 	orr.w	r2, r2, #14
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	e00f      	b.n	8004e8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f022 0204 	bic.w	r2, r2, #4
 8004e7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f042 020a 	orr.w	r2, r2, #10
 8004e8a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d007      	beq.n	8004eaa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ea4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ea8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d007      	beq.n	8004ec2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ebc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ec0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f042 0201 	orr.w	r2, r2, #1
 8004ed0:	601a      	str	r2, [r3, #0]
 8004ed2:	e008      	b.n	8004ee6 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2280      	movs	r2, #128	@ 0x80
 8004ed8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d101      	bne.n	8004f02 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e04f      	b.n	8004fa2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d008      	beq.n	8004f20 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2204      	movs	r2, #4
 8004f12:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e040      	b.n	8004fa2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0201 	bic.w	r2, r2, #1
 8004f2e:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f022 020e 	bic.w	r2, r2, #14
 8004f3e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f54:	f003 021c 	and.w	r2, r3, #28
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5c:	2101      	movs	r1, #1
 8004f5e:	fa01 f202 	lsl.w	r2, r1, r2
 8004f62:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f6c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00c      	beq.n	8004f90 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f84:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f8e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	370c      	adds	r7, #12
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bc80      	pop	{r7}
 8004faa:	4770      	bx	lr

08004fac <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d005      	beq.n	8004fd0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2204      	movs	r2, #4
 8004fc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	73fb      	strb	r3, [r7, #15]
 8004fce:	e047      	b.n	8005060 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0201 	bic.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f022 020e 	bic.w	r2, r2, #14
 8004fee:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ffa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ffe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005004:	f003 021c 	and.w	r2, r3, #28
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500c:	2101      	movs	r1, #1
 800500e:	fa01 f202 	lsl.w	r2, r1, r2
 8005012:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800501c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00c      	beq.n	8005040 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005030:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005034:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800503e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	4798      	blx	r3
    }
  }
  return status;
 8005060:	7bfb      	ldrb	r3, [r7, #15]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
	...

0800506c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005088:	f003 031c 	and.w	r3, r3, #28
 800508c:	2204      	movs	r2, #4
 800508e:	409a      	lsls	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4013      	ands	r3, r2
 8005094:	2b00      	cmp	r3, #0
 8005096:	d027      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x7c>
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f003 0304 	and.w	r3, r3, #4
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d022      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0320 	and.w	r3, r3, #32
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d107      	bne.n	80050c0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f022 0204 	bic.w	r2, r2, #4
 80050be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c4:	f003 021c 	and.w	r2, r3, #28
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050cc:	2104      	movs	r1, #4
 80050ce:	fa01 f202 	lsl.w	r2, r1, r2
 80050d2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f000 8081 	beq.w	80051e0 <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80050e6:	e07b      	b.n	80051e0 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ec:	f003 031c 	and.w	r3, r3, #28
 80050f0:	2202      	movs	r2, #2
 80050f2:	409a      	lsls	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4013      	ands	r3, r2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d03d      	beq.n	8005178 <HAL_DMA_IRQHandler+0x10c>
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d038      	beq.n	8005178 <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0320 	and.w	r3, r3, #32
 8005110:	2b00      	cmp	r3, #0
 8005112:	d10b      	bne.n	800512c <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 020a 	bic.w	r2, r2, #10
 8005122:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	461a      	mov	r2, r3
 8005132:	4b2e      	ldr	r3, [pc, #184]	@ (80051ec <HAL_DMA_IRQHandler+0x180>)
 8005134:	429a      	cmp	r2, r3
 8005136:	d909      	bls.n	800514c <HAL_DMA_IRQHandler+0xe0>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800513c:	f003 031c 	and.w	r3, r3, #28
 8005140:	4a2b      	ldr	r2, [pc, #172]	@ (80051f0 <HAL_DMA_IRQHandler+0x184>)
 8005142:	2102      	movs	r1, #2
 8005144:	fa01 f303 	lsl.w	r3, r1, r3
 8005148:	6053      	str	r3, [r2, #4]
 800514a:	e008      	b.n	800515e <HAL_DMA_IRQHandler+0xf2>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005150:	f003 031c 	and.w	r3, r3, #28
 8005154:	4a27      	ldr	r2, [pc, #156]	@ (80051f4 <HAL_DMA_IRQHandler+0x188>)
 8005156:	2102      	movs	r1, #2
 8005158:	fa01 f303 	lsl.w	r3, r1, r3
 800515c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516a:	2b00      	cmp	r3, #0
 800516c:	d038      	beq.n	80051e0 <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005176:	e033      	b.n	80051e0 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517c:	f003 031c 	and.w	r3, r3, #28
 8005180:	2208      	movs	r2, #8
 8005182:	409a      	lsls	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	4013      	ands	r3, r2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d02a      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x176>
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	f003 0308 	and.w	r3, r3, #8
 8005192:	2b00      	cmp	r3, #0
 8005194:	d025      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f022 020e 	bic.w	r2, r2, #14
 80051a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051aa:	f003 021c 	and.w	r2, r3, #28
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b2:	2101      	movs	r1, #1
 80051b4:	fa01 f202 	lsl.w	r2, r1, r2
 80051b8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d004      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80051e0:	bf00      	nop
 80051e2:	bf00      	nop
}
 80051e4:	3710      	adds	r7, #16
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	40020080 	.word	0x40020080
 80051f0:	40020400 	.word	0x40020400
 80051f4:	40020000 	.word	0x40020000

080051f8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800520e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005214:	2b00      	cmp	r3, #0
 8005216:	d004      	beq.n	8005222 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005220:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005226:	f003 021c 	and.w	r2, r3, #28
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522e:	2101      	movs	r1, #1
 8005230:	fa01 f202 	lsl.w	r2, r1, r2
 8005234:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	683a      	ldr	r2, [r7, #0]
 800523c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	2b10      	cmp	r3, #16
 8005244:	d108      	bne.n	8005258 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005256:	e007      	b.n	8005268 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68ba      	ldr	r2, [r7, #8]
 800525e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	60da      	str	r2, [r3, #12]
}
 8005268:	bf00      	nop
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr
	...

08005274 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005274:	b480      	push	{r7}
 8005276:	b085      	sub	sp, #20
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	461a      	mov	r2, r3
 8005282:	4b1c      	ldr	r3, [pc, #112]	@ (80052f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8005284:	429a      	cmp	r2, r3
 8005286:	d813      	bhi.n	80052b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800528c:	089b      	lsrs	r3, r3, #2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005294:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	3b08      	subs	r3, #8
 80052a4:	4a14      	ldr	r2, [pc, #80]	@ (80052f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80052a6:	fba2 2303 	umull	r2, r3, r2, r3
 80052aa:	091b      	lsrs	r3, r3, #4
 80052ac:	60fb      	str	r3, [r7, #12]
 80052ae:	e011      	b.n	80052d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052b4:	089b      	lsrs	r3, r3, #2
 80052b6:	009a      	lsls	r2, r3, #2
 80052b8:	4b10      	ldr	r3, [pc, #64]	@ (80052fc <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80052ba:	4413      	add	r3, r2
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	3b08      	subs	r3, #8
 80052c8:	4a0b      	ldr	r2, [pc, #44]	@ (80052f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80052ca:	fba2 2303 	umull	r2, r3, r2, r3
 80052ce:	091b      	lsrs	r3, r3, #4
 80052d0:	3307      	adds	r3, #7
 80052d2:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005300 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80052d8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f003 031f 	and.w	r3, r3, #31
 80052e0:	2201      	movs	r2, #1
 80052e2:	409a      	lsls	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80052e8:	bf00      	nop
 80052ea:	3714      	adds	r7, #20
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bc80      	pop	{r7}
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	40020407 	.word	0x40020407
 80052f8:	cccccccd 	.word	0xcccccccd
 80052fc:	4002081c 	.word	0x4002081c
 8005300:	40020880 	.word	0x40020880

08005304 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005314:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005316:	68fa      	ldr	r2, [r7, #12]
 8005318:	4b0a      	ldr	r3, [pc, #40]	@ (8005344 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800531a:	4413      	add	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	461a      	mov	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a08      	ldr	r2, [pc, #32]	@ (8005348 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005328:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	3b01      	subs	r3, #1
 800532e:	f003 0303 	and.w	r3, r3, #3
 8005332:	2201      	movs	r2, #1
 8005334:	409a      	lsls	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800533a:	bf00      	nop
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	bc80      	pop	{r7}
 8005342:	4770      	bx	lr
 8005344:	1000823f 	.word	0x1000823f
 8005348:	40020940 	.word	0x40020940

0800534c <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800535a:	4b1c      	ldr	r3, [pc, #112]	@ (80053cc <HAL_FLASH_Program+0x80>)
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d101      	bne.n	8005366 <HAL_FLASH_Program+0x1a>
 8005362:	2302      	movs	r3, #2
 8005364:	e02d      	b.n	80053c2 <HAL_FLASH_Program+0x76>
 8005366:	4b19      	ldr	r3, [pc, #100]	@ (80053cc <HAL_FLASH_Program+0x80>)
 8005368:	2201      	movs	r2, #1
 800536a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800536c:	4b17      	ldr	r3, [pc, #92]	@ (80053cc <HAL_FLASH_Program+0x80>)
 800536e:	2200      	movs	r2, #0
 8005370:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005372:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005376:	f000 f869 	bl	800544c <FLASH_WaitForLastOperation>
 800537a:	4603      	mov	r3, r0
 800537c:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800537e:	7dfb      	ldrb	r3, [r7, #23]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d11a      	bne.n	80053ba <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d105      	bne.n	8005396 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800538a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800538e:	68b8      	ldr	r0, [r7, #8]
 8005390:	f000 f8be 	bl	8005510 <FLASH_Program_DoubleWord>
 8005394:	e004      	b.n	80053a0 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	4619      	mov	r1, r3
 800539a:	68b8      	ldr	r0, [r7, #8]
 800539c:	f000 f8de 	bl	800555c <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80053a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80053a4:	f000 f852 	bl	800544c <FLASH_WaitForLastOperation>
 80053a8:	4603      	mov	r3, r0
 80053aa:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80053ac:	4b08      	ldr	r3, [pc, #32]	@ (80053d0 <HAL_FLASH_Program+0x84>)
 80053ae:	695a      	ldr	r2, [r3, #20]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	43db      	mvns	r3, r3
 80053b4:	4906      	ldr	r1, [pc, #24]	@ (80053d0 <HAL_FLASH_Program+0x84>)
 80053b6:	4013      	ands	r3, r2
 80053b8:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80053ba:	4b04      	ldr	r3, [pc, #16]	@ (80053cc <HAL_FLASH_Program+0x80>)
 80053bc:	2200      	movs	r2, #0
 80053be:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80053c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3718      	adds	r7, #24
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	20000874 	.word	0x20000874
 80053d0:	58004000 	.word	0x58004000

080053d4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80053da:	2300      	movs	r3, #0
 80053dc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80053de:	4b0b      	ldr	r3, [pc, #44]	@ (800540c <HAL_FLASH_Unlock+0x38>)
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	da0b      	bge.n	80053fe <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80053e6:	4b09      	ldr	r3, [pc, #36]	@ (800540c <HAL_FLASH_Unlock+0x38>)
 80053e8:	4a09      	ldr	r2, [pc, #36]	@ (8005410 <HAL_FLASH_Unlock+0x3c>)
 80053ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80053ec:	4b07      	ldr	r3, [pc, #28]	@ (800540c <HAL_FLASH_Unlock+0x38>)
 80053ee:	4a09      	ldr	r2, [pc, #36]	@ (8005414 <HAL_FLASH_Unlock+0x40>)
 80053f0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80053f2:	4b06      	ldr	r3, [pc, #24]	@ (800540c <HAL_FLASH_Unlock+0x38>)
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	da01      	bge.n	80053fe <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80053fe:	79fb      	ldrb	r3, [r7, #7]
}
 8005400:	4618      	mov	r0, r3
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	bc80      	pop	{r7}
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	58004000 	.word	0x58004000
 8005410:	45670123 	.word	0x45670123
 8005414:	cdef89ab 	.word	0xcdef89ab

08005418 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005422:	4b09      	ldr	r3, [pc, #36]	@ (8005448 <HAL_FLASH_Lock+0x30>)
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	4a08      	ldr	r2, [pc, #32]	@ (8005448 <HAL_FLASH_Lock+0x30>)
 8005428:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800542c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 800542e:	4b06      	ldr	r3, [pc, #24]	@ (8005448 <HAL_FLASH_Lock+0x30>)
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	2b00      	cmp	r3, #0
 8005434:	db01      	blt.n	800543a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800543a:	79fb      	ldrb	r3, [r7, #7]
}
 800543c:	4618      	mov	r0, r3
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	bc80      	pop	{r7}
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	58004000 	.word	0x58004000

0800544c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8005454:	f7fd f944 	bl	80026e0 <HAL_GetTick>
 8005458:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800545a:	e009      	b.n	8005470 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800545c:	f7fd f940 	bl	80026e0 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	429a      	cmp	r2, r3
 800546a:	d801      	bhi.n	8005470 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e046      	b.n	80054fe <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005470:	4b25      	ldr	r3, [pc, #148]	@ (8005508 <FLASH_WaitForLastOperation+0xbc>)
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800547c:	d0ee      	beq.n	800545c <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 800547e:	4b22      	ldr	r3, [pc, #136]	@ (8005508 <FLASH_WaitForLastOperation+0xbc>)
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800548e:	4b1e      	ldr	r3, [pc, #120]	@ (8005508 <FLASH_WaitForLastOperation+0xbc>)
 8005490:	2201      	movs	r2, #1
 8005492:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8005494:	68ba      	ldr	r2, [r7, #8]
 8005496:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 800549a:	4013      	ands	r3, r2
 800549c:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054a4:	d307      	bcc.n	80054b6 <FLASH_WaitForLastOperation+0x6a>
 80054a6:	4b18      	ldr	r3, [pc, #96]	@ (8005508 <FLASH_WaitForLastOperation+0xbc>)
 80054a8:	699a      	ldr	r2, [r3, #24]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80054b0:	4915      	ldr	r1, [pc, #84]	@ (8005508 <FLASH_WaitForLastOperation+0xbc>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	618b      	str	r3, [r1, #24]
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d004      	beq.n	80054ca <FLASH_WaitForLastOperation+0x7e>
 80054c0:	4a11      	ldr	r2, [pc, #68]	@ (8005508 <FLASH_WaitForLastOperation+0xbc>)
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80054c8:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00e      	beq.n	80054ee <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80054d0:	4a0e      	ldr	r2, [pc, #56]	@ (800550c <FLASH_WaitForLastOperation+0xc0>)
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e011      	b.n	80054fe <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80054da:	f7fd f901 	bl	80026e0 <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d801      	bhi.n	80054ee <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e007      	b.n	80054fe <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 80054ee:	4b06      	ldr	r3, [pc, #24]	@ (8005508 <FLASH_WaitForLastOperation+0xbc>)
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054fa:	d0ee      	beq.n	80054da <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	58004000 	.word	0x58004000
 800550c:	20000874 	.word	0x20000874

08005510 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800551c:	4b0e      	ldr	r3, [pc, #56]	@ (8005558 <FLASH_Program_DoubleWord+0x48>)
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	4a0d      	ldr	r2, [pc, #52]	@ (8005558 <FLASH_Program_DoubleWord+0x48>)
 8005522:	f043 0301 	orr.w	r3, r3, #1
 8005526:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	683a      	ldr	r2, [r7, #0]
 800552c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800552e:	f3bf 8f6f 	isb	sy
}
 8005532:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8005534:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005538:	f04f 0200 	mov.w	r2, #0
 800553c:	f04f 0300 	mov.w	r3, #0
 8005540:	000a      	movs	r2, r1
 8005542:	2300      	movs	r3, #0
 8005544:	68f9      	ldr	r1, [r7, #12]
 8005546:	3104      	adds	r1, #4
 8005548:	4613      	mov	r3, r2
 800554a:	600b      	str	r3, [r1, #0]
}
 800554c:	bf00      	nop
 800554e:	3714      	adds	r7, #20
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	58004000 	.word	0x58004000

0800555c <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 800555c:	b480      	push	{r7}
 800555e:	b089      	sub	sp, #36	@ 0x24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8005566:	2340      	movs	r3, #64	@ 0x40
 8005568:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8005572:	4b18      	ldr	r3, [pc, #96]	@ (80055d4 <FLASH_Program_Fast+0x78>)
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	4a17      	ldr	r2, [pc, #92]	@ (80055d4 <FLASH_Program_Fast+0x78>)
 8005578:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800557c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800557e:	f3ef 8310 	mrs	r3, PRIMASK
 8005582:	60fb      	str	r3, [r7, #12]
  return(result);
 8005584:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8005586:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005588:	b672      	cpsid	i
}
 800558a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	3304      	adds	r3, #4
 8005598:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	3304      	adds	r3, #4
 800559e:	617b      	str	r3, [r7, #20]
    row_index--;
 80055a0:	7ffb      	ldrb	r3, [r7, #31]
 80055a2:	3b01      	subs	r3, #1
 80055a4:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80055a6:	7ffb      	ldrb	r3, [r7, #31]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1ef      	bne.n	800558c <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 80055ac:	bf00      	nop
 80055ae:	4b09      	ldr	r3, [pc, #36]	@ (80055d4 <FLASH_Program_Fast+0x78>)
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055ba:	d0f8      	beq.n	80055ae <FLASH_Program_Fast+0x52>
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	f383 8810 	msr	PRIMASK, r3
}
 80055c6:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80055c8:	bf00      	nop
 80055ca:	3724      	adds	r7, #36	@ 0x24
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bc80      	pop	{r7}
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	58004000 	.word	0x58004000

080055d8 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(const FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80055e2:	4b28      	ldr	r3, [pc, #160]	@ (8005684 <HAL_FLASHEx_Erase+0xac>)
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d101      	bne.n	80055ee <HAL_FLASHEx_Erase+0x16>
 80055ea:	2302      	movs	r3, #2
 80055ec:	e046      	b.n	800567c <HAL_FLASHEx_Erase+0xa4>
 80055ee:	4b25      	ldr	r3, [pc, #148]	@ (8005684 <HAL_FLASHEx_Erase+0xac>)
 80055f0:	2201      	movs	r2, #1
 80055f2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80055f4:	4b23      	ldr	r3, [pc, #140]	@ (8005684 <HAL_FLASHEx_Erase+0xac>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80055fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80055fe:	f7ff ff25 	bl	800544c <FLASH_WaitForLastOperation>
 8005602:	4603      	mov	r3, r0
 8005604:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005606:	7bfb      	ldrb	r3, [r7, #15]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d133      	bne.n	8005674 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2b04      	cmp	r3, #4
 8005612:	d108      	bne.n	8005626 <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8005614:	f000 f838 	bl	8005688 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005618:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800561c:	f7ff ff16 	bl	800544c <FLASH_WaitForLastOperation>
 8005620:	4603      	mov	r3, r0
 8005622:	73fb      	strb	r3, [r7, #15]
 8005624:	e024      	b.n	8005670 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	f04f 32ff 	mov.w	r2, #4294967295
 800562c:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	60bb      	str	r3, [r7, #8]
 8005634:	e012      	b.n	800565c <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8005636:	68b8      	ldr	r0, [r7, #8]
 8005638:	f000 f836 	bl	80056a8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800563c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005640:	f7ff ff04 	bl	800544c <FLASH_WaitForLastOperation>
 8005644:	4603      	mov	r3, r0
 8005646:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d003      	beq.n	8005656 <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68ba      	ldr	r2, [r7, #8]
 8005652:	601a      	str	r2, [r3, #0]
          break;
 8005654:	e00a      	b.n	800566c <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	3301      	adds	r3, #1
 800565a:	60bb      	str	r3, [r7, #8]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	4413      	add	r3, r2
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	429a      	cmp	r2, r3
 800566a:	d3e4      	bcc.n	8005636 <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 800566c:	f000 f87a 	bl	8005764 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005670:	f000 f832 	bl	80056d8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005674:	4b03      	ldr	r3, [pc, #12]	@ (8005684 <HAL_FLASHEx_Erase+0xac>)
 8005676:	2200      	movs	r2, #0
 8005678:	701a      	strb	r2, [r3, #0]

  return status;
 800567a:	7bfb      	ldrb	r3, [r7, #15]
}
 800567c:	4618      	mov	r0, r3
 800567e:	3710      	adds	r7, #16
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	20000874 	.word	0x20000874

08005688 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8005688:	b480      	push	{r7}
 800568a:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 800568c:	4b05      	ldr	r3, [pc, #20]	@ (80056a4 <FLASH_MassErase+0x1c>)
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	4a04      	ldr	r2, [pc, #16]	@ (80056a4 <FLASH_MassErase+0x1c>)
 8005692:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005696:	f043 0304 	orr.w	r3, r3, #4
 800569a:	6153      	str	r3, [r2, #20]
#endif
}
 800569c:	bf00      	nop
 800569e:	46bd      	mov	sp, r7
 80056a0:	bc80      	pop	{r7}
 80056a2:	4770      	bx	lr
 80056a4:	58004000 	.word	0x58004000

080056a8 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 80056b0:	4b08      	ldr	r3, [pc, #32]	@ (80056d4 <FLASH_PageErase+0x2c>)
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	00db      	lsls	r3, r3, #3
 80056bc:	4313      	orrs	r3, r2
 80056be:	4a05      	ldr	r2, [pc, #20]	@ (80056d4 <FLASH_PageErase+0x2c>)
 80056c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056c4:	f043 0302 	orr.w	r3, r3, #2
 80056c8:	6153      	str	r3, [r2, #20]
#endif
}
 80056ca:	bf00      	nop
 80056cc:	370c      	adds	r7, #12
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bc80      	pop	{r7}
 80056d2:	4770      	bx	lr
 80056d4:	58004000 	.word	0x58004000

080056d8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80056d8:	b480      	push	{r7}
 80056da:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == FLASH_ACR_ICEN)
 80056dc:	4b20      	ldr	r3, [pc, #128]	@ (8005760 <FLASH_FlushCaches+0x88>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056e8:	d117      	bne.n	800571a <FLASH_FlushCaches+0x42>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80056ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005760 <FLASH_FlushCaches+0x88>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005760 <FLASH_FlushCaches+0x88>)
 80056f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056f4:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80056f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005760 <FLASH_FlushCaches+0x88>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a19      	ldr	r2, [pc, #100]	@ (8005760 <FLASH_FlushCaches+0x88>)
 80056fc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005700:	6013      	str	r3, [r2, #0]
 8005702:	4b17      	ldr	r3, [pc, #92]	@ (8005760 <FLASH_FlushCaches+0x88>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a16      	ldr	r2, [pc, #88]	@ (8005760 <FLASH_FlushCaches+0x88>)
 8005708:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800570c:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800570e:	4b14      	ldr	r3, [pc, #80]	@ (8005760 <FLASH_FlushCaches+0x88>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a13      	ldr	r2, [pc, #76]	@ (8005760 <FLASH_FlushCaches+0x88>)
 8005714:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005718:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == FLASH_ACR_DCEN)
 800571a:	4b11      	ldr	r3, [pc, #68]	@ (8005760 <FLASH_FlushCaches+0x88>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005722:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005726:	d117      	bne.n	8005758 <FLASH_FlushCaches+0x80>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005728:	4b0d      	ldr	r3, [pc, #52]	@ (8005760 <FLASH_FlushCaches+0x88>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a0c      	ldr	r2, [pc, #48]	@ (8005760 <FLASH_FlushCaches+0x88>)
 800572e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005732:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005734:	4b0a      	ldr	r3, [pc, #40]	@ (8005760 <FLASH_FlushCaches+0x88>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a09      	ldr	r2, [pc, #36]	@ (8005760 <FLASH_FlushCaches+0x88>)
 800573a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	4b07      	ldr	r3, [pc, #28]	@ (8005760 <FLASH_FlushCaches+0x88>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a06      	ldr	r2, [pc, #24]	@ (8005760 <FLASH_FlushCaches+0x88>)
 8005746:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800574a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800574c:	4b04      	ldr	r3, [pc, #16]	@ (8005760 <FLASH_FlushCaches+0x88>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a03      	ldr	r2, [pc, #12]	@ (8005760 <FLASH_FlushCaches+0x88>)
 8005752:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005756:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8005758:	bf00      	nop
 800575a:	46bd      	mov	sp, r7
 800575c:	bc80      	pop	{r7}
 800575e:	4770      	bx	lr
 8005760:	58004000 	.word	0x58004000

08005764 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8005764:	b480      	push	{r7}
 8005766:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005768:	4b05      	ldr	r3, [pc, #20]	@ (8005780 <FLASH_AcknowledgePageErase+0x1c>)
 800576a:	695b      	ldr	r3, [r3, #20]
 800576c:	4a04      	ldr	r2, [pc, #16]	@ (8005780 <FLASH_AcknowledgePageErase+0x1c>)
 800576e:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8005772:	f023 0302 	bic.w	r3, r3, #2
 8005776:	6153      	str	r3, [r2, #20]
#endif
}
 8005778:	bf00      	nop
 800577a:	46bd      	mov	sp, r7
 800577c:	bc80      	pop	{r7}
 800577e:	4770      	bx	lr
 8005780:	58004000 	.word	0x58004000

08005784 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005784:	b480      	push	{r7}
 8005786:	b087      	sub	sp, #28
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800578e:	2300      	movs	r3, #0
 8005790:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005792:	e140      	b.n	8005a16 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	2101      	movs	r1, #1
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	fa01 f303 	lsl.w	r3, r1, r3
 80057a0:	4013      	ands	r3, r2
 80057a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f000 8132 	beq.w	8005a10 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f003 0303 	and.w	r3, r3, #3
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d005      	beq.n	80057c4 <HAL_GPIO_Init+0x40>
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f003 0303 	and.w	r3, r3, #3
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d130      	bne.n	8005826 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	005b      	lsls	r3, r3, #1
 80057ce:	2203      	movs	r2, #3
 80057d0:	fa02 f303 	lsl.w	r3, r2, r3
 80057d4:	43db      	mvns	r3, r3
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	4013      	ands	r3, r2
 80057da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	68da      	ldr	r2, [r3, #12]
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057fa:	2201      	movs	r2, #1
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005802:	43db      	mvns	r3, r3
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	4013      	ands	r3, r2
 8005808:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	091b      	lsrs	r3, r3, #4
 8005810:	f003 0201 	and.w	r2, r3, #1
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	fa02 f303 	lsl.w	r3, r2, r3
 800581a:	693a      	ldr	r2, [r7, #16]
 800581c:	4313      	orrs	r3, r2
 800581e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f003 0303 	and.w	r3, r3, #3
 800582e:	2b03      	cmp	r3, #3
 8005830:	d017      	beq.n	8005862 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	005b      	lsls	r3, r3, #1
 800583c:	2203      	movs	r2, #3
 800583e:	fa02 f303 	lsl.w	r3, r2, r3
 8005842:	43db      	mvns	r3, r3
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4013      	ands	r3, r2
 8005848:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	689a      	ldr	r2, [r3, #8]
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	fa02 f303 	lsl.w	r3, r2, r3
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	4313      	orrs	r3, r2
 800585a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	f003 0303 	and.w	r3, r3, #3
 800586a:	2b02      	cmp	r3, #2
 800586c:	d123      	bne.n	80058b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	08da      	lsrs	r2, r3, #3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	3208      	adds	r2, #8
 8005876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800587a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	f003 0307 	and.w	r3, r3, #7
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	220f      	movs	r2, #15
 8005886:	fa02 f303 	lsl.w	r3, r2, r3
 800588a:	43db      	mvns	r3, r3
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	4013      	ands	r3, r2
 8005890:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	691a      	ldr	r2, [r3, #16]
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f003 0307 	and.w	r3, r3, #7
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	08da      	lsrs	r2, r3, #3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3208      	adds	r2, #8
 80058b0:	6939      	ldr	r1, [r7, #16]
 80058b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	005b      	lsls	r3, r3, #1
 80058c0:	2203      	movs	r2, #3
 80058c2:	fa02 f303 	lsl.w	r3, r2, r3
 80058c6:	43db      	mvns	r3, r3
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	4013      	ands	r3, r2
 80058cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f003 0203 	and.w	r2, r3, #3
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	005b      	lsls	r3, r3, #1
 80058da:	fa02 f303 	lsl.w	r3, r2, r3
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f000 808c 	beq.w	8005a10 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80058f8:	4a4e      	ldr	r2, [pc, #312]	@ (8005a34 <HAL_GPIO_Init+0x2b0>)
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	089b      	lsrs	r3, r3, #2
 80058fe:	3302      	adds	r3, #2
 8005900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005904:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f003 0303 	and.w	r3, r3, #3
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	2207      	movs	r2, #7
 8005910:	fa02 f303 	lsl.w	r3, r2, r3
 8005914:	43db      	mvns	r3, r3
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4013      	ands	r3, r2
 800591a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005922:	d00d      	beq.n	8005940 <HAL_GPIO_Init+0x1bc>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a44      	ldr	r2, [pc, #272]	@ (8005a38 <HAL_GPIO_Init+0x2b4>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d007      	beq.n	800593c <HAL_GPIO_Init+0x1b8>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a43      	ldr	r2, [pc, #268]	@ (8005a3c <HAL_GPIO_Init+0x2b8>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d101      	bne.n	8005938 <HAL_GPIO_Init+0x1b4>
 8005934:	2302      	movs	r3, #2
 8005936:	e004      	b.n	8005942 <HAL_GPIO_Init+0x1be>
 8005938:	2307      	movs	r3, #7
 800593a:	e002      	b.n	8005942 <HAL_GPIO_Init+0x1be>
 800593c:	2301      	movs	r3, #1
 800593e:	e000      	b.n	8005942 <HAL_GPIO_Init+0x1be>
 8005940:	2300      	movs	r3, #0
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	f002 0203 	and.w	r2, r2, #3
 8005948:	0092      	lsls	r2, r2, #2
 800594a:	4093      	lsls	r3, r2
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	4313      	orrs	r3, r2
 8005950:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005952:	4938      	ldr	r1, [pc, #224]	@ (8005a34 <HAL_GPIO_Init+0x2b0>)
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	089b      	lsrs	r3, r3, #2
 8005958:	3302      	adds	r3, #2
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005960:	4b37      	ldr	r3, [pc, #220]	@ (8005a40 <HAL_GPIO_Init+0x2bc>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	43db      	mvns	r3, r3
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	4013      	ands	r3, r2
 800596e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	4313      	orrs	r3, r2
 8005982:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005984:	4a2e      	ldr	r2, [pc, #184]	@ (8005a40 <HAL_GPIO_Init+0x2bc>)
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800598a:	4b2d      	ldr	r3, [pc, #180]	@ (8005a40 <HAL_GPIO_Init+0x2bc>)
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	43db      	mvns	r3, r3
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4013      	ands	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d003      	beq.n	80059ae <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80059ae:	4a24      	ldr	r2, [pc, #144]	@ (8005a40 <HAL_GPIO_Init+0x2bc>)
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80059b4:	4b22      	ldr	r3, [pc, #136]	@ (8005a40 <HAL_GPIO_Init+0x2bc>)
 80059b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059ba:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	43db      	mvns	r3, r3
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	4013      	ands	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d003      	beq.n	80059da <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80059da:	4a19      	ldr	r2, [pc, #100]	@ (8005a40 <HAL_GPIO_Init+0x2bc>)
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80059e2:	4b17      	ldr	r3, [pc, #92]	@ (8005a40 <HAL_GPIO_Init+0x2bc>)
 80059e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059e8:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	43db      	mvns	r3, r3
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	4013      	ands	r3, r2
 80059f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005a08:	4a0d      	ldr	r2, [pc, #52]	@ (8005a40 <HAL_GPIO_Init+0x2bc>)
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	3301      	adds	r3, #1
 8005a14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	f47f aeb7 	bne.w	8005794 <HAL_GPIO_Init+0x10>
  }
}
 8005a26:	bf00      	nop
 8005a28:	bf00      	nop
 8005a2a:	371c      	adds	r7, #28
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bc80      	pop	{r7}
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40010000 	.word	0x40010000
 8005a38:	48000400 	.word	0x48000400
 8005a3c:	48000800 	.word	0x48000800
 8005a40:	58000800 	.word	0x58000800

08005a44 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b087      	sub	sp, #28
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005a52:	e0af      	b.n	8005bb4 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005a54:	2201      	movs	r2, #1
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	fa02 f303 	lsl.w	r3, r2, r3
 8005a5c:	683a      	ldr	r2, [r7, #0]
 8005a5e:	4013      	ands	r3, r2
 8005a60:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f000 80a2 	beq.w	8005bae <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005a6a:	4a59      	ldr	r2, [pc, #356]	@ (8005bd0 <HAL_GPIO_DeInit+0x18c>)
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	089b      	lsrs	r3, r3, #2
 8005a70:	3302      	adds	r3, #2
 8005a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a76:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f003 0303 	and.w	r3, r3, #3
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	2207      	movs	r2, #7
 8005a82:	fa02 f303 	lsl.w	r3, r2, r3
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	4013      	ands	r3, r2
 8005a8a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005a92:	d00d      	beq.n	8005ab0 <HAL_GPIO_DeInit+0x6c>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a4f      	ldr	r2, [pc, #316]	@ (8005bd4 <HAL_GPIO_DeInit+0x190>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d007      	beq.n	8005aac <HAL_GPIO_DeInit+0x68>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a4e      	ldr	r2, [pc, #312]	@ (8005bd8 <HAL_GPIO_DeInit+0x194>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d101      	bne.n	8005aa8 <HAL_GPIO_DeInit+0x64>
 8005aa4:	2302      	movs	r3, #2
 8005aa6:	e004      	b.n	8005ab2 <HAL_GPIO_DeInit+0x6e>
 8005aa8:	2307      	movs	r3, #7
 8005aaa:	e002      	b.n	8005ab2 <HAL_GPIO_DeInit+0x6e>
 8005aac:	2301      	movs	r3, #1
 8005aae:	e000      	b.n	8005ab2 <HAL_GPIO_DeInit+0x6e>
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	f002 0203 	and.w	r2, r2, #3
 8005ab8:	0092      	lsls	r2, r2, #2
 8005aba:	4093      	lsls	r3, r2
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d136      	bne.n	8005b30 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005ac2:	4b46      	ldr	r3, [pc, #280]	@ (8005bdc <HAL_GPIO_DeInit+0x198>)
 8005ac4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	43db      	mvns	r3, r3
 8005acc:	4943      	ldr	r1, [pc, #268]	@ (8005bdc <HAL_GPIO_DeInit+0x198>)
 8005ace:	4013      	ands	r3, r2
 8005ad0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005ad4:	4b41      	ldr	r3, [pc, #260]	@ (8005bdc <HAL_GPIO_DeInit+0x198>)
 8005ad6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	43db      	mvns	r3, r3
 8005ade:	493f      	ldr	r1, [pc, #252]	@ (8005bdc <HAL_GPIO_DeInit+0x198>)
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005ae6:	4b3d      	ldr	r3, [pc, #244]	@ (8005bdc <HAL_GPIO_DeInit+0x198>)
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	43db      	mvns	r3, r3
 8005aee:	493b      	ldr	r1, [pc, #236]	@ (8005bdc <HAL_GPIO_DeInit+0x198>)
 8005af0:	4013      	ands	r3, r2
 8005af2:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005af4:	4b39      	ldr	r3, [pc, #228]	@ (8005bdc <HAL_GPIO_DeInit+0x198>)
 8005af6:	685a      	ldr	r2, [r3, #4]
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	43db      	mvns	r3, r3
 8005afc:	4937      	ldr	r1, [pc, #220]	@ (8005bdc <HAL_GPIO_DeInit+0x198>)
 8005afe:	4013      	ands	r3, r2
 8005b00:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f003 0303 	and.w	r3, r3, #3
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	2207      	movs	r2, #7
 8005b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b10:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005b12:	4a2f      	ldr	r2, [pc, #188]	@ (8005bd0 <HAL_GPIO_DeInit+0x18c>)
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	089b      	lsrs	r3, r3, #2
 8005b18:	3302      	adds	r3, #2
 8005b1a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	43da      	mvns	r2, r3
 8005b22:	482b      	ldr	r0, [pc, #172]	@ (8005bd0 <HAL_GPIO_DeInit+0x18c>)
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	089b      	lsrs	r3, r3, #2
 8005b28:	400a      	ands	r2, r1
 8005b2a:	3302      	adds	r3, #2
 8005b2c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	2103      	movs	r1, #3
 8005b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	08da      	lsrs	r2, r3, #3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	3208      	adds	r2, #8
 8005b4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	f003 0307 	and.w	r3, r3, #7
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	220f      	movs	r2, #15
 8005b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b5e:	43db      	mvns	r3, r3
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	08d2      	lsrs	r2, r2, #3
 8005b64:	4019      	ands	r1, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	3208      	adds	r2, #8
 8005b6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	689a      	ldr	r2, [r3, #8]
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	005b      	lsls	r3, r3, #1
 8005b76:	2103      	movs	r1, #3
 8005b78:	fa01 f303 	lsl.w	r3, r1, r3
 8005b7c:	43db      	mvns	r3, r3
 8005b7e:	401a      	ands	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685a      	ldr	r2, [r3, #4]
 8005b88:	2101      	movs	r1, #1
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b90:	43db      	mvns	r3, r3
 8005b92:	401a      	ands	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	68da      	ldr	r2, [r3, #12]
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	005b      	lsls	r3, r3, #1
 8005ba0:	2103      	movs	r1, #3
 8005ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba6:	43db      	mvns	r3, r3
 8005ba8:	401a      	ands	r2, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005bb4:	683a      	ldr	r2, [r7, #0]
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f47f af49 	bne.w	8005a54 <HAL_GPIO_DeInit+0x10>
  }
}
 8005bc2:	bf00      	nop
 8005bc4:	bf00      	nop
 8005bc6:	371c      	adds	r7, #28
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bc80      	pop	{r7}
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	40010000 	.word	0x40010000
 8005bd4:	48000400 	.word	0x48000400
 8005bd8:	48000800 	.word	0x48000800
 8005bdc:	58000800 	.word	0x58000800

08005be0 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	460b      	mov	r3, r1
 8005bea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	887b      	ldrh	r3, [r7, #2]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d002      	beq.n	8005bfe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	73fb      	strb	r3, [r7, #15]
 8005bfc:	e001      	b.n	8005c02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bc80      	pop	{r7}
 8005c0c:	4770      	bx	lr

08005c0e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b083      	sub	sp, #12
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
 8005c16:	460b      	mov	r3, r1
 8005c18:	807b      	strh	r3, [r7, #2]
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c1e:	787b      	ldrb	r3, [r7, #1]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d003      	beq.n	8005c2c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005c24:	887a      	ldrh	r2, [r7, #2]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005c2a:	e002      	b.n	8005c32 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005c2c:	887a      	ldrh	r2, [r7, #2]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005c32:	bf00      	nop
 8005c34:	370c      	adds	r7, #12
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bc80      	pop	{r7}
 8005c3a:	4770      	bx	lr

08005c3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	4603      	mov	r3, r0
 8005c44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005c46:	4b08      	ldr	r3, [pc, #32]	@ (8005c68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c48:	68da      	ldr	r2, [r3, #12]
 8005c4a:	88fb      	ldrh	r3, [r7, #6]
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d006      	beq.n	8005c60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005c52:	4a05      	ldr	r2, [pc, #20]	@ (8005c68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c54:	88fb      	ldrh	r3, [r7, #6]
 8005c56:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005c58:	88fb      	ldrh	r3, [r7, #6]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f004 ffe4 	bl	800ac28 <HAL_GPIO_EXTI_Callback>
  }
}
 8005c60:	bf00      	nop
 8005c62:	3708      	adds	r7, #8
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	58000800 	.word	0x58000800

08005c6c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c70:	4b04      	ldr	r3, [pc, #16]	@ (8005c84 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a03      	ldr	r2, [pc, #12]	@ (8005c84 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005c76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c7a:	6013      	str	r3, [r2, #0]
}
 8005c7c:	bf00      	nop
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bc80      	pop	{r7}
 8005c82:	4770      	bx	lr
 8005c84:	58000400 	.word	0x58000400

08005c88 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	460b      	mov	r3, r1
 8005c92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10c      	bne.n	8005cb4 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005c9a:	4b13      	ldr	r3, [pc, #76]	@ (8005ce8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ca2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ca6:	d10d      	bne.n	8005cc4 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005ca8:	f000 f83c 	bl	8005d24 <HAL_PWREx_DisableLowPowerRunMode>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d008      	beq.n	8005cc4 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005cb2:	e015      	b.n	8005ce0 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ce8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005cb6:	695b      	ldr	r3, [r3, #20]
 8005cb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d101      	bne.n	8005cc4 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005cc0:	f000 f822 	bl	8005d08 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005cc4:	4b09      	ldr	r3, [pc, #36]	@ (8005cec <HAL_PWR_EnterSLEEPMode+0x64>)
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	4a08      	ldr	r2, [pc, #32]	@ (8005cec <HAL_PWR_EnterSLEEPMode+0x64>)
 8005cca:	f023 0304 	bic.w	r3, r3, #4
 8005cce:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005cd0:	78fb      	ldrb	r3, [r7, #3]
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d101      	bne.n	8005cda <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005cd6:	bf30      	wfi
 8005cd8:	e002      	b.n	8005ce0 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005cda:	bf40      	sev
    __WFE();
 8005cdc:	bf20      	wfe
    __WFE();
 8005cde:	bf20      	wfe
  }
}
 8005ce0:	3708      	adds	r7, #8
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	58000400 	.word	0x58000400
 8005cec:	e000ed00 	.word	0xe000ed00

08005cf0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005cf4:	4b03      	ldr	r3, [pc, #12]	@ (8005d04 <HAL_PWREx_GetVoltageRange+0x14>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bc80      	pop	{r7}
 8005d02:	4770      	bx	lr
 8005d04:	58000400 	.word	0x58000400

08005d08 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005d0c:	4b04      	ldr	r3, [pc, #16]	@ (8005d20 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a03      	ldr	r2, [pc, #12]	@ (8005d20 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005d12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d16:	6013      	str	r3, [r2, #0]
}
 8005d18:	bf00      	nop
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bc80      	pop	{r7}
 8005d1e:	4770      	bx	lr
 8005d20:	58000400 	.word	0x58000400

08005d24 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005d2a:	4b16      	ldr	r3, [pc, #88]	@ (8005d84 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a15      	ldr	r2, [pc, #84]	@ (8005d84 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d30:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d34:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005d36:	4b14      	ldr	r3, [pc, #80]	@ (8005d88 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2232      	movs	r2, #50	@ 0x32
 8005d3c:	fb02 f303 	mul.w	r3, r2, r3
 8005d40:	4a12      	ldr	r2, [pc, #72]	@ (8005d8c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005d42:	fba2 2303 	umull	r2, r3, r2, r3
 8005d46:	0c9b      	lsrs	r3, r3, #18
 8005d48:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005d4a:	e002      	b.n	8005d52 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005d52:	4b0c      	ldr	r3, [pc, #48]	@ (8005d84 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d5e:	d102      	bne.n	8005d66 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1f2      	bne.n	8005d4c <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005d66:	4b07      	ldr	r3, [pc, #28]	@ (8005d84 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d72:	d101      	bne.n	8005d78 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e000      	b.n	8005d7a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bc80      	pop	{r7}
 8005d82:	4770      	bx	lr
 8005d84:	58000400 	.word	0x58000400
 8005d88:	20000014 	.word	0x20000014
 8005d8c:	431bde83 	.word	0x431bde83

08005d90 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	4603      	mov	r3, r0
 8005d98:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005d9a:	4b10      	ldr	r3, [pc, #64]	@ (8005ddc <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f023 0307 	bic.w	r3, r3, #7
 8005da2:	4a0e      	ldr	r2, [pc, #56]	@ (8005ddc <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005da4:	f043 0302 	orr.w	r3, r3, #2
 8005da8:	6013      	str	r3, [r2, #0]
#endif /* CORE_CM0PLUS */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005daa:	4b0d      	ldr	r3, [pc, #52]	@ (8005de0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	4a0c      	ldr	r2, [pc, #48]	@ (8005de0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005db0:	f043 0304 	orr.w	r3, r3, #4
 8005db4:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005db6:	79fb      	ldrb	r3, [r7, #7]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d101      	bne.n	8005dc0 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005dbc:	bf30      	wfi
 8005dbe:	e002      	b.n	8005dc6 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005dc0:	bf40      	sev
    __WFE();
 8005dc2:	bf20      	wfe
    __WFE();
 8005dc4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005dc6:	4b06      	ldr	r3, [pc, #24]	@ (8005de0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	4a05      	ldr	r2, [pc, #20]	@ (8005de0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005dcc:	f023 0304 	bic.w	r3, r3, #4
 8005dd0:	6113      	str	r3, [r2, #16]
}
 8005dd2:	bf00      	nop
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bc80      	pop	{r7}
 8005dda:	4770      	bx	lr
 8005ddc:	58000400 	.word	0x58000400
 8005de0:	e000ed00 	.word	0xe000ed00

08005de4 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005de8:	4b06      	ldr	r3, [pc, #24]	@ (8005e04 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005df4:	d101      	bne.n	8005dfa <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005df6:	2301      	movs	r3, #1
 8005df8:	e000      	b.n	8005dfc <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bc80      	pop	{r7}
 8005e02:	4770      	bx	lr
 8005e04:	58000400 	.word	0x58000400

08005e08 <LL_RCC_HSE_EnableTcxo>:
{
 8005e08:	b480      	push	{r7}
 8005e0a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005e0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005e1a:	6013      	str	r3, [r2, #0]
}
 8005e1c:	bf00      	nop
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bc80      	pop	{r7}
 8005e22:	4770      	bx	lr

08005e24 <LL_RCC_HSE_DisableTcxo>:
{
 8005e24:	b480      	push	{r7}
 8005e26:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005e36:	6013      	str	r3, [r2, #0]
}
 8005e38:	bf00      	nop
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bc80      	pop	{r7}
 8005e3e:	4770      	bx	lr

08005e40 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005e40:	b480      	push	{r7}
 8005e42:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005e44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e52:	d101      	bne.n	8005e58 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005e54:	2301      	movs	r3, #1
 8005e56:	e000      	b.n	8005e5a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bc80      	pop	{r7}
 8005e60:	4770      	bx	lr

08005e62 <LL_RCC_HSE_Enable>:
{
 8005e62:	b480      	push	{r7}
 8005e64:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005e66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e74:	6013      	str	r3, [r2, #0]
}
 8005e76:	bf00      	nop
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bc80      	pop	{r7}
 8005e7c:	4770      	bx	lr

08005e7e <LL_RCC_HSE_Disable>:
{
 8005e7e:	b480      	push	{r7}
 8005e80:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005e82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e90:	6013      	str	r3, [r2, #0]
}
 8005e92:	bf00      	nop
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bc80      	pop	{r7}
 8005e98:	4770      	bx	lr

08005e9a <LL_RCC_HSE_IsReady>:
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005e9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ea8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005eac:	d101      	bne.n	8005eb2 <LL_RCC_HSE_IsReady+0x18>
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e000      	b.n	8005eb4 <LL_RCC_HSE_IsReady+0x1a>
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bc80      	pop	{r7}
 8005eba:	4770      	bx	lr

08005ebc <LL_RCC_HSI_Enable>:
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005eca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ece:	6013      	str	r3, [r2, #0]
}
 8005ed0:	bf00      	nop
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bc80      	pop	{r7}
 8005ed6:	4770      	bx	lr

08005ed8 <LL_RCC_HSI_Disable>:
{
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ee6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005eea:	6013      	str	r3, [r2, #0]
}
 8005eec:	bf00      	nop
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bc80      	pop	{r7}
 8005ef2:	4770      	bx	lr

08005ef4 <LL_RCC_HSI_IsReady>:
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f06:	d101      	bne.n	8005f0c <LL_RCC_HSI_IsReady+0x18>
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e000      	b.n	8005f0e <LL_RCC_HSI_IsReady+0x1a>
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bc80      	pop	{r7}
 8005f14:	4770      	bx	lr

08005f16 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005f1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	061b      	lsls	r3, r3, #24
 8005f2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f30:	4313      	orrs	r3, r2
 8005f32:	604b      	str	r3, [r1, #4]
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bc80      	pop	{r7}
 8005f3c:	4770      	bx	lr

08005f3e <LL_RCC_LSE_IsReady>:
{
 8005f3e:	b480      	push	{r7}
 8005f40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d101      	bne.n	8005f56 <LL_RCC_LSE_IsReady+0x18>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e000      	b.n	8005f58 <LL_RCC_LSE_IsReady+0x1a>
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr

08005f60 <LL_RCC_LSI_Enable>:
{
 8005f60:	b480      	push	{r7}
 8005f62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005f64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f70:	f043 0301 	orr.w	r3, r3, #1
 8005f74:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005f78:	bf00      	nop
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bc80      	pop	{r7}
 8005f7e:	4770      	bx	lr

08005f80 <LL_RCC_LSI_Disable>:
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f90:	f023 0301 	bic.w	r3, r3, #1
 8005f94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005f98:	bf00      	nop
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bc80      	pop	{r7}
 8005f9e:	4770      	bx	lr

08005fa0 <LL_RCC_LSI_IsReady>:
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fac:	f003 0302 	and.w	r3, r3, #2
 8005fb0:	2b02      	cmp	r3, #2
 8005fb2:	d101      	bne.n	8005fb8 <LL_RCC_LSI_IsReady+0x18>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e000      	b.n	8005fba <LL_RCC_LSI_IsReady+0x1a>
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bc80      	pop	{r7}
 8005fc0:	4770      	bx	lr

08005fc2 <LL_RCC_MSI_Enable>:
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fd0:	f043 0301 	orr.w	r3, r3, #1
 8005fd4:	6013      	str	r3, [r2, #0]
}
 8005fd6:	bf00      	nop
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bc80      	pop	{r7}
 8005fdc:	4770      	bx	lr

08005fde <LL_RCC_MSI_Disable>:
{
 8005fde:	b480      	push	{r7}
 8005fe0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005fe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fec:	f023 0301 	bic.w	r3, r3, #1
 8005ff0:	6013      	str	r3, [r2, #0]
}
 8005ff2:	bf00      	nop
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bc80      	pop	{r7}
 8005ff8:	4770      	bx	lr

08005ffa <LL_RCC_MSI_IsReady>:
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005ffe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b02      	cmp	r3, #2
 800600a:	d101      	bne.n	8006010 <LL_RCC_MSI_IsReady+0x16>
 800600c:	2301      	movs	r3, #1
 800600e:	e000      	b.n	8006012 <LL_RCC_MSI_IsReady+0x18>
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	46bd      	mov	sp, r7
 8006016:	bc80      	pop	{r7}
 8006018:	4770      	bx	lr

0800601a <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800601a:	b480      	push	{r7}
 800601c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800601e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 0308 	and.w	r3, r3, #8
 8006028:	2b08      	cmp	r3, #8
 800602a:	d101      	bne.n	8006030 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800602c:	2301      	movs	r3, #1
 800602e:	e000      	b.n	8006032 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	46bd      	mov	sp, r7
 8006036:	bc80      	pop	{r7}
 8006038:	4770      	bx	lr

0800603a <LL_RCC_MSI_GetRange>:
{
 800603a:	b480      	push	{r7}
 800603c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800603e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006048:	4618      	mov	r0, r3
 800604a:	46bd      	mov	sp, r7
 800604c:	bc80      	pop	{r7}
 800604e:	4770      	bx	lr

08006050 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8006050:	b480      	push	{r7}
 8006052:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8006054:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006058:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800605c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8006060:	4618      	mov	r0, r3
 8006062:	46bd      	mov	sp, r7
 8006064:	bc80      	pop	{r7}
 8006066:	4770      	bx	lr

08006068 <LL_RCC_MSI_SetCalibTrimming>:
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	021b      	lsls	r3, r3, #8
 800607e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006082:	4313      	orrs	r3, r2
 8006084:	604b      	str	r3, [r1, #4]
}
 8006086:	bf00      	nop
 8006088:	370c      	adds	r7, #12
 800608a:	46bd      	mov	sp, r7
 800608c:	bc80      	pop	{r7}
 800608e:	4770      	bx	lr

08006090 <LL_RCC_SetSysClkSource>:
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f023 0203 	bic.w	r2, r3, #3
 80060a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	608b      	str	r3, [r1, #8]
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bc80      	pop	{r7}
 80060b4:	4770      	bx	lr

080060b6 <LL_RCC_GetSysClkSource>:
{
 80060b6:	b480      	push	{r7}
 80060b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80060ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f003 030c 	and.w	r3, r3, #12
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bc80      	pop	{r7}
 80060ca:	4770      	bx	lr

080060cc <LL_RCC_SetAHBPrescaler>:
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80060d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	608b      	str	r3, [r1, #8]
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bc80      	pop	{r7}
 80060f0:	4770      	bx	lr

080060f2 <LL_RCC_SetAHB3Prescaler>:
{
 80060f2:	b480      	push	{r7}
 80060f4:	b083      	sub	sp, #12
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80060fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006102:	f023 020f 	bic.w	r2, r3, #15
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	091b      	lsrs	r3, r3, #4
 800610a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800610e:	4313      	orrs	r3, r2
 8006110:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	bc80      	pop	{r7}
 800611c:	4770      	bx	lr

0800611e <LL_RCC_SetAPB1Prescaler>:
{
 800611e:	b480      	push	{r7}
 8006120:	b083      	sub	sp, #12
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006126:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006130:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4313      	orrs	r3, r2
 8006138:	608b      	str	r3, [r1, #8]
}
 800613a:	bf00      	nop
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	bc80      	pop	{r7}
 8006142:	4770      	bx	lr

08006144 <LL_RCC_SetAPB2Prescaler>:
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800614c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006156:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4313      	orrs	r3, r2
 800615e:	608b      	str	r3, [r1, #8]
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	bc80      	pop	{r7}
 8006168:	4770      	bx	lr

0800616a <LL_RCC_GetAHBPrescaler>:
{
 800616a:	b480      	push	{r7}
 800616c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800616e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006178:	4618      	mov	r0, r3
 800617a:	46bd      	mov	sp, r7
 800617c:	bc80      	pop	{r7}
 800617e:	4770      	bx	lr

08006180 <LL_RCC_GetAHB3Prescaler>:
{
 8006180:	b480      	push	{r7}
 8006182:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006184:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006188:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800618c:	011b      	lsls	r3, r3, #4
 800618e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006192:	4618      	mov	r0, r3
 8006194:	46bd      	mov	sp, r7
 8006196:	bc80      	pop	{r7}
 8006198:	4770      	bx	lr

0800619a <LL_RCC_GetAPB1Prescaler>:
{
 800619a:	b480      	push	{r7}
 800619c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800619e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bc80      	pop	{r7}
 80061ae:	4770      	bx	lr

080061b0 <LL_RCC_GetAPB2Prescaler>:
{
 80061b0:	b480      	push	{r7}
 80061b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80061b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80061be:	4618      	mov	r0, r3
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bc80      	pop	{r7}
 80061c4:	4770      	bx	lr

080061c6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80061c6:	b480      	push	{r7}
 80061c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80061ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061d8:	6013      	str	r3, [r2, #0]
}
 80061da:	bf00      	nop
 80061dc:	46bd      	mov	sp, r7
 80061de:	bc80      	pop	{r7}
 80061e0:	4770      	bx	lr

080061e2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80061e2:	b480      	push	{r7}
 80061e4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80061e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061f4:	6013      	str	r3, [r2, #0]
}
 80061f6:	bf00      	nop
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bc80      	pop	{r7}
 80061fc:	4770      	bx	lr

080061fe <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80061fe:	b480      	push	{r7}
 8006200:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006202:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800620c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006210:	d101      	bne.n	8006216 <LL_RCC_PLL_IsReady+0x18>
 8006212:	2301      	movs	r3, #1
 8006214:	e000      	b.n	8006218 <LL_RCC_PLL_IsReady+0x1a>
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	46bd      	mov	sp, r7
 800621c:	bc80      	pop	{r7}
 800621e:	4770      	bx	lr

08006220 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006220:	b480      	push	{r7}
 8006222:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006224:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	0a1b      	lsrs	r3, r3, #8
 800622c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006230:	4618      	mov	r0, r3
 8006232:	46bd      	mov	sp, r7
 8006234:	bc80      	pop	{r7}
 8006236:	4770      	bx	lr

08006238 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8006238:	b480      	push	{r7}
 800623a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800623c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8006246:	4618      	mov	r0, r3
 8006248:	46bd      	mov	sp, r7
 800624a:	bc80      	pop	{r7}
 800624c:	4770      	bx	lr

0800624e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800624e:	b480      	push	{r7}
 8006250:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006252:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800625c:	4618      	mov	r0, r3
 800625e:	46bd      	mov	sp, r7
 8006260:	bc80      	pop	{r7}
 8006262:	4770      	bx	lr

08006264 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006264:	b480      	push	{r7}
 8006266:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	f003 0303 	and.w	r3, r3, #3
}
 8006272:	4618      	mov	r0, r3
 8006274:	46bd      	mov	sp, r7
 8006276:	bc80      	pop	{r7}
 8006278:	4770      	bx	lr

0800627a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800627a:	b480      	push	{r7}
 800627c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800627e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800628c:	d101      	bne.n	8006292 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800628e:	2301      	movs	r3, #1
 8006290:	e000      	b.n	8006294 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	46bd      	mov	sp, r7
 8006298:	bc80      	pop	{r7}
 800629a:	4770      	bx	lr

0800629c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800629c:	b480      	push	{r7}
 800629e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80062a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80062a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062b0:	d101      	bne.n	80062b6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80062b2:	2301      	movs	r3, #1
 80062b4:	e000      	b.n	80062b8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bc80      	pop	{r7}
 80062be:	4770      	bx	lr

080062c0 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80062c0:	b480      	push	{r7}
 80062c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80062c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062d2:	d101      	bne.n	80062d8 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80062d4:	2301      	movs	r3, #1
 80062d6:	e000      	b.n	80062da <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	46bd      	mov	sp, r7
 80062de:	bc80      	pop	{r7}
 80062e0:	4770      	bx	lr

080062e2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80062e2:	b480      	push	{r7}
 80062e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80062e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062f4:	d101      	bne.n	80062fa <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80062f6:	2301      	movs	r3, #1
 80062f8:	e000      	b.n	80062fc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	46bd      	mov	sp, r7
 8006300:	bc80      	pop	{r7}
 8006302:	4770      	bx	lr

08006304 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b088      	sub	sp, #32
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e36f      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006316:	f7ff fece 	bl	80060b6 <LL_RCC_GetSysClkSource>
 800631a:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800631c:	f7ff ffa2 	bl	8006264 <LL_RCC_PLL_GetMainSource>
 8006320:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0320 	and.w	r3, r3, #32
 800632a:	2b00      	cmp	r3, #0
 800632c:	f000 80c4 	beq.w	80064b8 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d005      	beq.n	8006342 <HAL_RCC_OscConfig+0x3e>
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	2b0c      	cmp	r3, #12
 800633a:	d176      	bne.n	800642a <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d173      	bne.n	800642a <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d101      	bne.n	800634e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e353      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006352:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0308 	and.w	r3, r3, #8
 800635c:	2b00      	cmp	r3, #0
 800635e:	d005      	beq.n	800636c <HAL_RCC_OscConfig+0x68>
 8006360:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800636a:	e006      	b.n	800637a <HAL_RCC_OscConfig+0x76>
 800636c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006370:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006374:	091b      	lsrs	r3, r3, #4
 8006376:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800637a:	4293      	cmp	r3, r2
 800637c:	d222      	bcs.n	80063c4 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006382:	4618      	mov	r0, r3
 8006384:	f000 fd3c 	bl	8006e00 <RCC_SetFlashLatencyFromMSIRange>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d001      	beq.n	8006392 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e331      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006392:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800639c:	f043 0308 	orr.w	r3, r3, #8
 80063a0:	6013      	str	r3, [r2, #0]
 80063a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063b4:	4313      	orrs	r3, r2
 80063b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063bc:	4618      	mov	r0, r3
 80063be:	f7ff fe53 	bl	8006068 <LL_RCC_MSI_SetCalibTrimming>
 80063c2:	e021      	b.n	8006408 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80063c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063ce:	f043 0308 	orr.w	r3, r3, #8
 80063d2:	6013      	str	r3, [r2, #0]
 80063d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063e6:	4313      	orrs	r3, r2
 80063e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7ff fe3a 	bl	8006068 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f8:	4618      	mov	r0, r3
 80063fa:	f000 fd01 	bl	8006e00 <RCC_SetFlashLatencyFromMSIRange>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d001      	beq.n	8006408 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e2f6      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006408:	f000 fcc2 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 800640c:	4603      	mov	r3, r0
 800640e:	4aa7      	ldr	r2, [pc, #668]	@ (80066ac <HAL_RCC_OscConfig+0x3a8>)
 8006410:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8006412:	4ba7      	ldr	r3, [pc, #668]	@ (80066b0 <HAL_RCC_OscConfig+0x3ac>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4618      	mov	r0, r3
 8006418:	f7fc f958 	bl	80026cc <HAL_InitTick>
 800641c:	4603      	mov	r3, r0
 800641e:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8006420:	7cfb      	ldrb	r3, [r7, #19]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d047      	beq.n	80064b6 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8006426:	7cfb      	ldrb	r3, [r7, #19]
 8006428:	e2e5      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d02c      	beq.n	800648c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006432:	f7ff fdc6 	bl	8005fc2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006436:	f7fc f953 	bl	80026e0 <HAL_GetTick>
 800643a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800643c:	e008      	b.n	8006450 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800643e:	f7fc f94f 	bl	80026e0 <HAL_GetTick>
 8006442:	4602      	mov	r2, r0
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	2b02      	cmp	r3, #2
 800644a:	d901      	bls.n	8006450 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	e2d2      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006450:	f7ff fdd3 	bl	8005ffa <LL_RCC_MSI_IsReady>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d0f1      	beq.n	800643e <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800645a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006464:	f043 0308 	orr.w	r3, r3, #8
 8006468:	6013      	str	r3, [r2, #0]
 800646a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006478:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800647c:	4313      	orrs	r3, r2
 800647e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006484:	4618      	mov	r0, r3
 8006486:	f7ff fdef 	bl	8006068 <LL_RCC_MSI_SetCalibTrimming>
 800648a:	e015      	b.n	80064b8 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800648c:	f7ff fda7 	bl	8005fde <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006490:	f7fc f926 	bl	80026e0 <HAL_GetTick>
 8006494:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006496:	e008      	b.n	80064aa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006498:	f7fc f922 	bl	80026e0 <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e2a5      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80064aa:	f7ff fda6 	bl	8005ffa <LL_RCC_MSI_IsReady>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d1f1      	bne.n	8006498 <HAL_RCC_OscConfig+0x194>
 80064b4:	e000      	b.n	80064b8 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80064b6:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0301 	and.w	r3, r3, #1
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d058      	beq.n	8006576 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	2b08      	cmp	r3, #8
 80064c8:	d005      	beq.n	80064d6 <HAL_RCC_OscConfig+0x1d2>
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	2b0c      	cmp	r3, #12
 80064ce:	d108      	bne.n	80064e2 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	d105      	bne.n	80064e2 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d14b      	bne.n	8006576 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e289      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80064e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80064f4:	4313      	orrs	r3, r2
 80064f6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006500:	d102      	bne.n	8006508 <HAL_RCC_OscConfig+0x204>
 8006502:	f7ff fcae 	bl	8005e62 <LL_RCC_HSE_Enable>
 8006506:	e00d      	b.n	8006524 <HAL_RCC_OscConfig+0x220>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8006510:	d104      	bne.n	800651c <HAL_RCC_OscConfig+0x218>
 8006512:	f7ff fc79 	bl	8005e08 <LL_RCC_HSE_EnableTcxo>
 8006516:	f7ff fca4 	bl	8005e62 <LL_RCC_HSE_Enable>
 800651a:	e003      	b.n	8006524 <HAL_RCC_OscConfig+0x220>
 800651c:	f7ff fcaf 	bl	8005e7e <LL_RCC_HSE_Disable>
 8006520:	f7ff fc80 	bl	8005e24 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d012      	beq.n	8006552 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800652c:	f7fc f8d8 	bl	80026e0 <HAL_GetTick>
 8006530:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006532:	e008      	b.n	8006546 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006534:	f7fc f8d4 	bl	80026e0 <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b64      	cmp	r3, #100	@ 0x64
 8006540:	d901      	bls.n	8006546 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e257      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8006546:	f7ff fca8 	bl	8005e9a <LL_RCC_HSE_IsReady>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d0f1      	beq.n	8006534 <HAL_RCC_OscConfig+0x230>
 8006550:	e011      	b.n	8006576 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006552:	f7fc f8c5 	bl	80026e0 <HAL_GetTick>
 8006556:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006558:	e008      	b.n	800656c <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800655a:	f7fc f8c1 	bl	80026e0 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	2b64      	cmp	r3, #100	@ 0x64
 8006566:	d901      	bls.n	800656c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8006568:	2303      	movs	r3, #3
 800656a:	e244      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 800656c:	f7ff fc95 	bl	8005e9a <LL_RCC_HSE_IsReady>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1f1      	bne.n	800655a <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0302 	and.w	r3, r3, #2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d046      	beq.n	8006610 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	2b04      	cmp	r3, #4
 8006586:	d005      	beq.n	8006594 <HAL_RCC_OscConfig+0x290>
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	2b0c      	cmp	r3, #12
 800658c:	d10e      	bne.n	80065ac <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	2b02      	cmp	r3, #2
 8006592:	d10b      	bne.n	80065ac <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d101      	bne.n	80065a0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e22a      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	4618      	mov	r0, r3
 80065a6:	f7ff fcb6 	bl	8005f16 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80065aa:	e031      	b.n	8006610 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	691b      	ldr	r3, [r3, #16]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d019      	beq.n	80065e8 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065b4:	f7ff fc82 	bl	8005ebc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b8:	f7fc f892 	bl	80026e0 <HAL_GetTick>
 80065bc:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80065be:	e008      	b.n	80065d2 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065c0:	f7fc f88e 	bl	80026e0 <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d901      	bls.n	80065d2 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e211      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 80065d2:	f7ff fc8f 	bl	8005ef4 <LL_RCC_HSI_IsReady>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d0f1      	beq.n	80065c0 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	695b      	ldr	r3, [r3, #20]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f7ff fc98 	bl	8005f16 <LL_RCC_HSI_SetCalibTrimming>
 80065e6:	e013      	b.n	8006610 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80065e8:	f7ff fc76 	bl	8005ed8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ec:	f7fc f878 	bl	80026e0 <HAL_GetTick>
 80065f0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80065f2:	e008      	b.n	8006606 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065f4:	f7fc f874 	bl	80026e0 <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d901      	bls.n	8006606 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e1f7      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006606:	f7ff fc75 	bl	8005ef4 <LL_RCC_HSI_IsReady>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1f1      	bne.n	80065f4 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0308 	and.w	r3, r3, #8
 8006618:	2b00      	cmp	r3, #0
 800661a:	d06e      	beq.n	80066fa <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d056      	beq.n	80066d2 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8006624:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006628:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800662c:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	69da      	ldr	r2, [r3, #28]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f003 0310 	and.w	r3, r3, #16
 8006638:	429a      	cmp	r2, r3
 800663a:	d031      	beq.n	80066a0 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b00      	cmp	r3, #0
 8006644:	d006      	beq.n	8006654 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800664c:	2b00      	cmp	r3, #0
 800664e:	d101      	bne.n	8006654 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	e1d0      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f003 0301 	and.w	r3, r3, #1
 800665a:	2b00      	cmp	r3, #0
 800665c:	d013      	beq.n	8006686 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 800665e:	f7ff fc8f 	bl	8005f80 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006662:	f7fc f83d 	bl	80026e0 <HAL_GetTick>
 8006666:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8006668:	e008      	b.n	800667c <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800666a:	f7fc f839 	bl	80026e0 <HAL_GetTick>
 800666e:	4602      	mov	r2, r0
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	2b11      	cmp	r3, #17
 8006676:	d901      	bls.n	800667c <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	e1bc      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 800667c:	f7ff fc90 	bl	8005fa0 <LL_RCC_LSI_IsReady>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1f1      	bne.n	800666a <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800668a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800668e:	f023 0210 	bic.w	r2, r3, #16
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	69db      	ldr	r3, [r3, #28]
 8006696:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800669a:	4313      	orrs	r3, r2
 800669c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066a0:	f7ff fc5e 	bl	8005f60 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066a4:	f7fc f81c 	bl	80026e0 <HAL_GetTick>
 80066a8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80066aa:	e00c      	b.n	80066c6 <HAL_RCC_OscConfig+0x3c2>
 80066ac:	20000014 	.word	0x20000014
 80066b0:	20000018 	.word	0x20000018
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066b4:	f7fc f814 	bl	80026e0 <HAL_GetTick>
 80066b8:	4602      	mov	r2, r0
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	2b11      	cmp	r3, #17
 80066c0:	d901      	bls.n	80066c6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e197      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 80066c6:	f7ff fc6b 	bl	8005fa0 <LL_RCC_LSI_IsReady>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d0f1      	beq.n	80066b4 <HAL_RCC_OscConfig+0x3b0>
 80066d0:	e013      	b.n	80066fa <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066d2:	f7ff fc55 	bl	8005f80 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066d6:	f7fc f803 	bl	80026e0 <HAL_GetTick>
 80066da:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80066dc:	e008      	b.n	80066f0 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066de:	f7fb ffff 	bl	80026e0 <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b11      	cmp	r3, #17
 80066ea:	d901      	bls.n	80066f0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e182      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 80066f0:	f7ff fc56 	bl	8005fa0 <LL_RCC_LSI_IsReady>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1f1      	bne.n	80066de <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0304 	and.w	r3, r3, #4
 8006702:	2b00      	cmp	r3, #0
 8006704:	f000 80d8 	beq.w	80068b8 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006708:	f7ff fb6c 	bl	8005de4 <LL_PWR_IsEnabledBkUpAccess>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d113      	bne.n	800673a <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006712:	f7ff faab 	bl	8005c6c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006716:	f7fb ffe3 	bl	80026e0 <HAL_GetTick>
 800671a:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800671c:	e008      	b.n	8006730 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800671e:	f7fb ffdf 	bl	80026e0 <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	2b02      	cmp	r3, #2
 800672a:	d901      	bls.n	8006730 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e162      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006730:	f7ff fb58 	bl	8005de4 <LL_PWR_IsEnabledBkUpAccess>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d0f1      	beq.n	800671e <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d07b      	beq.n	800683a <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	2b85      	cmp	r3, #133	@ 0x85
 8006748:	d003      	beq.n	8006752 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	2b05      	cmp	r3, #5
 8006750:	d109      	bne.n	8006766 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006752:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800675a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800675e:	f043 0304 	orr.w	r3, r3, #4
 8006762:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006766:	f7fb ffbb 	bl	80026e0 <HAL_GetTick>
 800676a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800676c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006774:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006778:	f043 0301 	orr.w	r3, r3, #1
 800677c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006780:	e00a      	b.n	8006798 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006782:	f7fb ffad 	bl	80026e0 <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006790:	4293      	cmp	r3, r2
 8006792:	d901      	bls.n	8006798 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e12e      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006798:	f7ff fbd1 	bl	8005f3e <LL_RCC_LSE_IsReady>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d0ef      	beq.n	8006782 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	2b81      	cmp	r3, #129	@ 0x81
 80067a8:	d003      	beq.n	80067b2 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	2b85      	cmp	r3, #133	@ 0x85
 80067b0:	d121      	bne.n	80067f6 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067b2:	f7fb ff95 	bl	80026e0 <HAL_GetTick>
 80067b6:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80067b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80067cc:	e00a      	b.n	80067e4 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ce:	f7fb ff87 	bl	80026e0 <HAL_GetTick>
 80067d2:	4602      	mov	r2, r0
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067dc:	4293      	cmp	r3, r2
 80067de:	d901      	bls.n	80067e4 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e108      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80067e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d0ec      	beq.n	80067ce <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80067f4:	e060      	b.n	80068b8 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067f6:	f7fb ff73 	bl	80026e0 <HAL_GetTick>
 80067fa:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80067fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006804:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006808:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800680c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006810:	e00a      	b.n	8006828 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006812:	f7fb ff65 	bl	80026e0 <HAL_GetTick>
 8006816:	4602      	mov	r2, r0
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006820:	4293      	cmp	r3, r2
 8006822:	d901      	bls.n	8006828 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e0e6      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006828:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800682c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006830:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1ec      	bne.n	8006812 <HAL_RCC_OscConfig+0x50e>
 8006838:	e03e      	b.n	80068b8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800683a:	f7fb ff51 	bl	80026e0 <HAL_GetTick>
 800683e:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006840:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006848:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800684c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006854:	e00a      	b.n	800686c <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006856:	f7fb ff43 	bl	80026e0 <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006864:	4293      	cmp	r3, r2
 8006866:	d901      	bls.n	800686c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e0c4      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800686c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006870:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006874:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1ec      	bne.n	8006856 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800687c:	f7fb ff30 	bl	80026e0 <HAL_GetTick>
 8006880:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006882:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800688a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800688e:	f023 0301 	bic.w	r3, r3, #1
 8006892:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006896:	e00a      	b.n	80068ae <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006898:	f7fb ff22 	bl	80026e0 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d901      	bls.n	80068ae <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e0a3      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80068ae:	f7ff fb46 	bl	8005f3e <LL_RCC_LSE_IsReady>
 80068b2:	4603      	mov	r3, r0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1ef      	bne.n	8006898 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068bc:	2b00      	cmp	r3, #0
 80068be:	f000 8099 	beq.w	80069f4 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	2b0c      	cmp	r3, #12
 80068c6:	d06c      	beq.n	80069a2 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d14b      	bne.n	8006968 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068d0:	f7ff fc87 	bl	80061e2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068d4:	f7fb ff04 	bl	80026e0 <HAL_GetTick>
 80068d8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80068da:	e008      	b.n	80068ee <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068dc:	f7fb ff00 	bl	80026e0 <HAL_GetTick>
 80068e0:	4602      	mov	r2, r0
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	2b0a      	cmp	r3, #10
 80068e8:	d901      	bls.n	80068ee <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 80068ea:	2303      	movs	r3, #3
 80068ec:	e083      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80068ee:	f7ff fc86 	bl	80061fe <LL_RCC_PLL_IsReady>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1f1      	bne.n	80068dc <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	4b40      	ldr	r3, [pc, #256]	@ (8006a00 <HAL_RCC_OscConfig+0x6fc>)
 8006900:	4013      	ands	r3, r2
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800690a:	4311      	orrs	r1, r2
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006910:	0212      	lsls	r2, r2, #8
 8006912:	4311      	orrs	r1, r2
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006918:	4311      	orrs	r1, r2
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800691e:	4311      	orrs	r1, r2
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006924:	430a      	orrs	r2, r1
 8006926:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800692a:	4313      	orrs	r3, r2
 800692c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800692e:	f7ff fc4a 	bl	80061c6 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006932:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800693c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006940:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006942:	f7fb fecd 	bl	80026e0 <HAL_GetTick>
 8006946:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006948:	e008      	b.n	800695c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800694a:	f7fb fec9 	bl	80026e0 <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	2b0a      	cmp	r3, #10
 8006956:	d901      	bls.n	800695c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8006958:	2303      	movs	r3, #3
 800695a:	e04c      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 800695c:	f7ff fc4f 	bl	80061fe <LL_RCC_PLL_IsReady>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d0f1      	beq.n	800694a <HAL_RCC_OscConfig+0x646>
 8006966:	e045      	b.n	80069f4 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006968:	f7ff fc3b 	bl	80061e2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800696c:	f7fb feb8 	bl	80026e0 <HAL_GetTick>
 8006970:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006972:	e008      	b.n	8006986 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006974:	f7fb feb4 	bl	80026e0 <HAL_GetTick>
 8006978:	4602      	mov	r2, r0
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	2b0a      	cmp	r3, #10
 8006980:	d901      	bls.n	8006986 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e037      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006986:	f7ff fc3a 	bl	80061fe <LL_RCC_PLL_IsReady>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1f1      	bne.n	8006974 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006990:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006994:	68da      	ldr	r2, [r3, #12]
 8006996:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800699a:	4b1a      	ldr	r3, [pc, #104]	@ (8006a04 <HAL_RCC_OscConfig+0x700>)
 800699c:	4013      	ands	r3, r2
 800699e:	60cb      	str	r3, [r1, #12]
 80069a0:	e028      	b.n	80069f4 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d101      	bne.n	80069ae <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e023      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80069ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	f003 0203 	and.w	r2, r3, #3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d115      	bne.n	80069f0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d10e      	bne.n	80069f0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069dc:	021b      	lsls	r3, r3, #8
 80069de:	429a      	cmp	r2, r3
 80069e0:	d106      	bne.n	80069f0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d001      	beq.n	80069f4 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e000      	b.n	80069f6 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3720      	adds	r7, #32
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	11c1808c 	.word	0x11c1808c
 8006a04:	eefefffc 	.word	0xeefefffc

08006a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d101      	bne.n	8006a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e10f      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a1c:	4b89      	ldr	r3, [pc, #548]	@ (8006c44 <HAL_RCC_ClockConfig+0x23c>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 0307 	and.w	r3, r3, #7
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d91b      	bls.n	8006a62 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a2a:	4b86      	ldr	r3, [pc, #536]	@ (8006c44 <HAL_RCC_ClockConfig+0x23c>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f023 0207 	bic.w	r2, r3, #7
 8006a32:	4984      	ldr	r1, [pc, #528]	@ (8006c44 <HAL_RCC_ClockConfig+0x23c>)
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a3a:	f7fb fe51 	bl	80026e0 <HAL_GetTick>
 8006a3e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a40:	e008      	b.n	8006a54 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006a42:	f7fb fe4d 	bl	80026e0 <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d901      	bls.n	8006a54 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	e0f3      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a54:	4b7b      	ldr	r3, [pc, #492]	@ (8006c44 <HAL_RCC_ClockConfig+0x23c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0307 	and.w	r3, r3, #7
 8006a5c:	683a      	ldr	r2, [r7, #0]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d1ef      	bne.n	8006a42 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0302 	and.w	r3, r3, #2
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d016      	beq.n	8006a9c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7ff fb2a 	bl	80060cc <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a78:	f7fb fe32 	bl	80026e0 <HAL_GetTick>
 8006a7c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006a7e:	e008      	b.n	8006a92 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a80:	f7fb fe2e 	bl	80026e0 <HAL_GetTick>
 8006a84:	4602      	mov	r2, r0
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	1ad3      	subs	r3, r2, r3
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d901      	bls.n	8006a92 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e0d4      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006a92:	f7ff fbf2 	bl	800627a <LL_RCC_IsActiveFlag_HPRE>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d0f1      	beq.n	8006a80 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d016      	beq.n	8006ad6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	695b      	ldr	r3, [r3, #20]
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7ff fb20 	bl	80060f2 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006ab2:	f7fb fe15 	bl	80026e0 <HAL_GetTick>
 8006ab6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006ab8:	e008      	b.n	8006acc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006aba:	f7fb fe11 	bl	80026e0 <HAL_GetTick>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	1ad3      	subs	r3, r2, r3
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d901      	bls.n	8006acc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006ac8:	2303      	movs	r3, #3
 8006aca:	e0b7      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006acc:	f7ff fbe6 	bl	800629c <LL_RCC_IsActiveFlag_SHDHPRE>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d0f1      	beq.n	8006aba <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0304 	and.w	r3, r3, #4
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d016      	beq.n	8006b10 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7ff fb19 	bl	800611e <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006aec:	f7fb fdf8 	bl	80026e0 <HAL_GetTick>
 8006af0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006af2:	e008      	b.n	8006b06 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006af4:	f7fb fdf4 	bl	80026e0 <HAL_GetTick>
 8006af8:	4602      	mov	r2, r0
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	1ad3      	subs	r3, r2, r3
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d901      	bls.n	8006b06 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	e09a      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006b06:	f7ff fbdb 	bl	80062c0 <LL_RCC_IsActiveFlag_PPRE1>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d0f1      	beq.n	8006af4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0308 	and.w	r3, r3, #8
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d017      	beq.n	8006b4c <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	00db      	lsls	r3, r3, #3
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7ff fb0e 	bl	8006144 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b28:	f7fb fdda 	bl	80026e0 <HAL_GetTick>
 8006b2c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006b2e:	e008      	b.n	8006b42 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b30:	f7fb fdd6 	bl	80026e0 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e07c      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006b42:	f7ff fbce 	bl	80062e2 <LL_RCC_IsActiveFlag_PPRE2>
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d0f1      	beq.n	8006b30 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0301 	and.w	r3, r3, #1
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d043      	beq.n	8006be0 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d106      	bne.n	8006b6e <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006b60:	f7ff f99b 	bl	8005e9a <LL_RCC_HSE_IsReady>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d11e      	bne.n	8006ba8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e066      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	2b03      	cmp	r3, #3
 8006b74:	d106      	bne.n	8006b84 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006b76:	f7ff fb42 	bl	80061fe <LL_RCC_PLL_IsReady>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d113      	bne.n	8006ba8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e05b      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d106      	bne.n	8006b9a <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006b8c:	f7ff fa35 	bl	8005ffa <LL_RCC_MSI_IsReady>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d108      	bne.n	8006ba8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	e050      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006b9a:	f7ff f9ab 	bl	8005ef4 <LL_RCC_HSI_IsReady>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e049      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7ff fa6f 	bl	8006090 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bb2:	f7fb fd95 	bl	80026e0 <HAL_GetTick>
 8006bb6:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bb8:	e00a      	b.n	8006bd0 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bba:	f7fb fd91 	bl	80026e0 <HAL_GetTick>
 8006bbe:	4602      	mov	r2, r0
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	1ad3      	subs	r3, r2, r3
 8006bc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d901      	bls.n	8006bd0 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006bcc:	2303      	movs	r3, #3
 8006bce:	e035      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bd0:	f7ff fa71 	bl	80060b6 <LL_RCC_GetSysClkSource>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d1ec      	bne.n	8006bba <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006be0:	4b18      	ldr	r3, [pc, #96]	@ (8006c44 <HAL_RCC_ClockConfig+0x23c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0307 	and.w	r3, r3, #7
 8006be8:	683a      	ldr	r2, [r7, #0]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d21b      	bcs.n	8006c26 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bee:	4b15      	ldr	r3, [pc, #84]	@ (8006c44 <HAL_RCC_ClockConfig+0x23c>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f023 0207 	bic.w	r2, r3, #7
 8006bf6:	4913      	ldr	r1, [pc, #76]	@ (8006c44 <HAL_RCC_ClockConfig+0x23c>)
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bfe:	f7fb fd6f 	bl	80026e0 <HAL_GetTick>
 8006c02:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c04:	e008      	b.n	8006c18 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006c06:	f7fb fd6b 	bl	80026e0 <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d901      	bls.n	8006c18 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e011      	b.n	8006c3c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c18:	4b0a      	ldr	r3, [pc, #40]	@ (8006c44 <HAL_RCC_ClockConfig+0x23c>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0307 	and.w	r3, r3, #7
 8006c20:	683a      	ldr	r2, [r7, #0]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d1ef      	bne.n	8006c06 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006c26:	f000 f8b3 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	4a06      	ldr	r2, [pc, #24]	@ (8006c48 <HAL_RCC_ClockConfig+0x240>)
 8006c2e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8006c30:	4b06      	ldr	r3, [pc, #24]	@ (8006c4c <HAL_RCC_ClockConfig+0x244>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7fb fd49 	bl	80026cc <HAL_InitTick>
 8006c3a:	4603      	mov	r3, r0
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3710      	adds	r7, #16
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	58004000 	.word	0x58004000
 8006c48:	20000014 	.word	0x20000014
 8006c4c:	20000018 	.word	0x20000018

08006c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c50:	b590      	push	{r4, r7, lr}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006c56:	2300      	movs	r3, #0
 8006c58:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c5e:	f7ff fa2a 	bl	80060b6 <LL_RCC_GetSysClkSource>
 8006c62:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c64:	f7ff fafe 	bl	8006264 <LL_RCC_PLL_GetMainSource>
 8006c68:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d005      	beq.n	8006c7c <HAL_RCC_GetSysClockFreq+0x2c>
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2b0c      	cmp	r3, #12
 8006c74:	d139      	bne.n	8006cea <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d136      	bne.n	8006cea <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006c7c:	f7ff f9cd 	bl	800601a <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d115      	bne.n	8006cb2 <HAL_RCC_GetSysClockFreq+0x62>
 8006c86:	f7ff f9c8 	bl	800601a <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d106      	bne.n	8006c9e <HAL_RCC_GetSysClockFreq+0x4e>
 8006c90:	f7ff f9d3 	bl	800603a <LL_RCC_MSI_GetRange>
 8006c94:	4603      	mov	r3, r0
 8006c96:	0a1b      	lsrs	r3, r3, #8
 8006c98:	f003 030f 	and.w	r3, r3, #15
 8006c9c:	e005      	b.n	8006caa <HAL_RCC_GetSysClockFreq+0x5a>
 8006c9e:	f7ff f9d7 	bl	8006050 <LL_RCC_MSI_GetRangeAfterStandby>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	0a1b      	lsrs	r3, r3, #8
 8006ca6:	f003 030f 	and.w	r3, r3, #15
 8006caa:	4a36      	ldr	r2, [pc, #216]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x134>)
 8006cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cb0:	e014      	b.n	8006cdc <HAL_RCC_GetSysClockFreq+0x8c>
 8006cb2:	f7ff f9b2 	bl	800601a <LL_RCC_MSI_IsEnabledRangeSelect>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d106      	bne.n	8006cca <HAL_RCC_GetSysClockFreq+0x7a>
 8006cbc:	f7ff f9bd 	bl	800603a <LL_RCC_MSI_GetRange>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	091b      	lsrs	r3, r3, #4
 8006cc4:	f003 030f 	and.w	r3, r3, #15
 8006cc8:	e005      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x86>
 8006cca:	f7ff f9c1 	bl	8006050 <LL_RCC_MSI_GetRangeAfterStandby>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	091b      	lsrs	r3, r3, #4
 8006cd2:	f003 030f 	and.w	r3, r3, #15
 8006cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x134>)
 8006cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cdc:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d115      	bne.n	8006d10 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006ce8:	e012      	b.n	8006d10 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	2b04      	cmp	r3, #4
 8006cee:	d102      	bne.n	8006cf6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006cf0:	4b25      	ldr	r3, [pc, #148]	@ (8006d88 <HAL_RCC_GetSysClockFreq+0x138>)
 8006cf2:	617b      	str	r3, [r7, #20]
 8006cf4:	e00c      	b.n	8006d10 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b08      	cmp	r3, #8
 8006cfa:	d109      	bne.n	8006d10 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006cfc:	f7ff f8a0 	bl	8005e40 <LL_RCC_HSE_IsEnabledDiv2>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d102      	bne.n	8006d0c <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006d06:	4b20      	ldr	r3, [pc, #128]	@ (8006d88 <HAL_RCC_GetSysClockFreq+0x138>)
 8006d08:	617b      	str	r3, [r7, #20]
 8006d0a:	e001      	b.n	8006d10 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006d0c:	4b1f      	ldr	r3, [pc, #124]	@ (8006d8c <HAL_RCC_GetSysClockFreq+0x13c>)
 8006d0e:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d10:	f7ff f9d1 	bl	80060b6 <LL_RCC_GetSysClkSource>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b0c      	cmp	r3, #12
 8006d18:	d12f      	bne.n	8006d7a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006d1a:	f7ff faa3 	bl	8006264 <LL_RCC_PLL_GetMainSource>
 8006d1e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d003      	beq.n	8006d2e <HAL_RCC_GetSysClockFreq+0xde>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b03      	cmp	r3, #3
 8006d2a:	d003      	beq.n	8006d34 <HAL_RCC_GetSysClockFreq+0xe4>
 8006d2c:	e00d      	b.n	8006d4a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006d2e:	4b16      	ldr	r3, [pc, #88]	@ (8006d88 <HAL_RCC_GetSysClockFreq+0x138>)
 8006d30:	60fb      	str	r3, [r7, #12]
        break;
 8006d32:	e00d      	b.n	8006d50 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006d34:	f7ff f884 	bl	8005e40 <LL_RCC_HSE_IsEnabledDiv2>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d102      	bne.n	8006d44 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006d3e:	4b12      	ldr	r3, [pc, #72]	@ (8006d88 <HAL_RCC_GetSysClockFreq+0x138>)
 8006d40:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006d42:	e005      	b.n	8006d50 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006d44:	4b11      	ldr	r3, [pc, #68]	@ (8006d8c <HAL_RCC_GetSysClockFreq+0x13c>)
 8006d46:	60fb      	str	r3, [r7, #12]
        break;
 8006d48:	e002      	b.n	8006d50 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	60fb      	str	r3, [r7, #12]
        break;
 8006d4e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d50:	f7ff fa66 	bl	8006220 <LL_RCC_PLL_GetN>
 8006d54:	4602      	mov	r2, r0
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	fb03 f402 	mul.w	r4, r3, r2
 8006d5c:	f7ff fa77 	bl	800624e <LL_RCC_PLL_GetDivider>
 8006d60:	4603      	mov	r3, r0
 8006d62:	091b      	lsrs	r3, r3, #4
 8006d64:	3301      	adds	r3, #1
 8006d66:	fbb4 f4f3 	udiv	r4, r4, r3
 8006d6a:	f7ff fa65 	bl	8006238 <LL_RCC_PLL_GetR>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	0f5b      	lsrs	r3, r3, #29
 8006d72:	3301      	adds	r3, #1
 8006d74:	fbb4 f3f3 	udiv	r3, r4, r3
 8006d78:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006d7a:	697b      	ldr	r3, [r7, #20]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	371c      	adds	r7, #28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd90      	pop	{r4, r7, pc}
 8006d84:	08020fd4 	.word	0x08020fd4
 8006d88:	00f42400 	.word	0x00f42400
 8006d8c:	01e84800 	.word	0x01e84800

08006d90 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d90:	b598      	push	{r3, r4, r7, lr}
 8006d92:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006d94:	f7ff ff5c 	bl	8006c50 <HAL_RCC_GetSysClockFreq>
 8006d98:	4604      	mov	r4, r0
 8006d9a:	f7ff f9e6 	bl	800616a <LL_RCC_GetAHBPrescaler>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	091b      	lsrs	r3, r3, #4
 8006da2:	f003 030f 	and.w	r3, r3, #15
 8006da6:	4a03      	ldr	r2, [pc, #12]	@ (8006db4 <HAL_RCC_GetHCLKFreq+0x24>)
 8006da8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dac:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	bd98      	pop	{r3, r4, r7, pc}
 8006db4:	08020f74 	.word	0x08020f74

08006db8 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006db8:	b598      	push	{r3, r4, r7, lr}
 8006dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006dbc:	f7ff ffe8 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 8006dc0:	4604      	mov	r4, r0
 8006dc2:	f7ff f9ea 	bl	800619a <LL_RCC_GetAPB1Prescaler>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	0a1b      	lsrs	r3, r3, #8
 8006dca:	4a03      	ldr	r2, [pc, #12]	@ (8006dd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dd0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	bd98      	pop	{r3, r4, r7, pc}
 8006dd8:	08020fb4 	.word	0x08020fb4

08006ddc <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ddc:	b598      	push	{r3, r4, r7, lr}
 8006dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006de0:	f7ff ffd6 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 8006de4:	4604      	mov	r4, r0
 8006de6:	f7ff f9e3 	bl	80061b0 <LL_RCC_GetAPB2Prescaler>
 8006dea:	4603      	mov	r3, r0
 8006dec:	0adb      	lsrs	r3, r3, #11
 8006dee:	4a03      	ldr	r2, [pc, #12]	@ (8006dfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006df4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	bd98      	pop	{r3, r4, r7, pc}
 8006dfc:	08020fb4 	.word	0x08020fb4

08006e00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006e00:	b590      	push	{r4, r7, lr}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	091b      	lsrs	r3, r3, #4
 8006e0c:	f003 030f 	and.w	r3, r3, #15
 8006e10:	4a10      	ldr	r2, [pc, #64]	@ (8006e54 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e16:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006e18:	f7ff f9b2 	bl	8006180 <LL_RCC_GetAHB3Prescaler>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	091b      	lsrs	r3, r3, #4
 8006e20:	f003 030f 	and.w	r3, r3, #15
 8006e24:	4a0c      	ldr	r2, [pc, #48]	@ (8006e58 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e30:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	4a09      	ldr	r2, [pc, #36]	@ (8006e5c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006e36:	fba2 2303 	umull	r2, r3, r2, r3
 8006e3a:	0c9c      	lsrs	r4, r3, #18
 8006e3c:	f7fe ff58 	bl	8005cf0 <HAL_PWREx_GetVoltageRange>
 8006e40:	4603      	mov	r3, r0
 8006e42:	4619      	mov	r1, r3
 8006e44:	4620      	mov	r0, r4
 8006e46:	f000 f80b 	bl	8006e60 <RCC_SetFlashLatency>
 8006e4a:	4603      	mov	r3, r0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3714      	adds	r7, #20
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd90      	pop	{r4, r7, pc}
 8006e54:	08020fd4 	.word	0x08020fd4
 8006e58:	08020f74 	.word	0x08020f74
 8006e5c:	431bde83 	.word	0x431bde83

08006e60 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b08e      	sub	sp, #56	@ 0x38
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006e6a:	4a3a      	ldr	r2, [pc, #232]	@ (8006f54 <RCC_SetFlashLatency+0xf4>)
 8006e6c:	f107 0320 	add.w	r3, r7, #32
 8006e70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006e74:	6018      	str	r0, [r3, #0]
 8006e76:	3304      	adds	r3, #4
 8006e78:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006e7a:	4a37      	ldr	r2, [pc, #220]	@ (8006f58 <RCC_SetFlashLatency+0xf8>)
 8006e7c:	f107 0318 	add.w	r3, r7, #24
 8006e80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006e84:	6018      	str	r0, [r3, #0]
 8006e86:	3304      	adds	r3, #4
 8006e88:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006e8a:	4a34      	ldr	r2, [pc, #208]	@ (8006f5c <RCC_SetFlashLatency+0xfc>)
 8006e8c:	f107 030c 	add.w	r3, r7, #12
 8006e90:	ca07      	ldmia	r2, {r0, r1, r2}
 8006e92:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006e96:	2300      	movs	r3, #0
 8006e98:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ea0:	d11b      	bne.n	8006eda <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ea6:	e014      	b.n	8006ed2 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eaa:	005b      	lsls	r3, r3, #1
 8006eac:	3338      	adds	r3, #56	@ 0x38
 8006eae:	443b      	add	r3, r7
 8006eb0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d807      	bhi.n	8006ecc <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	3338      	adds	r3, #56	@ 0x38
 8006ec2:	443b      	add	r3, r7
 8006ec4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006ec8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006eca:	e021      	b.n	8006f10 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ece:	3301      	adds	r3, #1
 8006ed0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d9e7      	bls.n	8006ea8 <RCC_SetFlashLatency+0x48>
 8006ed8:	e01a      	b.n	8006f10 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006eda:	2300      	movs	r3, #0
 8006edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ede:	e014      	b.n	8006f0a <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee2:	005b      	lsls	r3, r3, #1
 8006ee4:	3338      	adds	r3, #56	@ 0x38
 8006ee6:	443b      	add	r3, r7
 8006ee8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006eec:	461a      	mov	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d807      	bhi.n	8006f04 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	3338      	adds	r3, #56	@ 0x38
 8006efa:	443b      	add	r3, r7
 8006efc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006f00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f02:	e005      	b.n	8006f10 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f06:	3301      	adds	r3, #1
 8006f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d9e7      	bls.n	8006ee0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006f10:	4b13      	ldr	r3, [pc, #76]	@ (8006f60 <RCC_SetFlashLatency+0x100>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f023 0207 	bic.w	r2, r3, #7
 8006f18:	4911      	ldr	r1, [pc, #68]	@ (8006f60 <RCC_SetFlashLatency+0x100>)
 8006f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006f20:	f7fb fbde 	bl	80026e0 <HAL_GetTick>
 8006f24:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006f26:	e008      	b.n	8006f3a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006f28:	f7fb fbda 	bl	80026e0 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d901      	bls.n	8006f3a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e007      	b.n	8006f4a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006f3a:	4b09      	ldr	r3, [pc, #36]	@ (8006f60 <RCC_SetFlashLatency+0x100>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0307 	and.w	r3, r3, #7
 8006f42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d1ef      	bne.n	8006f28 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3738      	adds	r7, #56	@ 0x38
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	0802047c 	.word	0x0802047c
 8006f58:	08020484 	.word	0x08020484
 8006f5c:	0802048c 	.word	0x0802048c
 8006f60:	58004000 	.word	0x58004000

08006f64 <LL_RCC_LSE_IsReady>:
{
 8006f64:	b480      	push	{r7}
 8006f66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006f68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f70:	f003 0302 	and.w	r3, r3, #2
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d101      	bne.n	8006f7c <LL_RCC_LSE_IsReady+0x18>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e000      	b.n	8006f7e <LL_RCC_LSE_IsReady+0x1a>
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bc80      	pop	{r7}
 8006f84:	4770      	bx	lr

08006f86 <LL_RCC_SetUSARTClockSource>:
{
 8006f86:	b480      	push	{r7}
 8006f88:	b083      	sub	sp, #12
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006f8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f92:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	0c1b      	lsrs	r3, r3, #16
 8006f9a:	43db      	mvns	r3, r3
 8006f9c:	401a      	ands	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bc80      	pop	{r7}
 8006fb4:	4770      	bx	lr

08006fb6 <LL_RCC_SetI2SClockSource>:
{
 8006fb6:	b480      	push	{r7}
 8006fb8:	b083      	sub	sp, #12
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006fbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fc6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006fca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fd6:	bf00      	nop
 8006fd8:	370c      	adds	r7, #12
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bc80      	pop	{r7}
 8006fde:	4770      	bx	lr

08006fe0 <LL_RCC_SetLPUARTClockSource>:
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ff4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	bc80      	pop	{r7}
 8007008:	4770      	bx	lr

0800700a <LL_RCC_SetI2CClockSource>:
{
 800700a:	b480      	push	{r7}
 800700c:	b083      	sub	sp, #12
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007012:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007016:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	091b      	lsrs	r3, r3, #4
 800701e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007022:	43db      	mvns	r3, r3
 8007024:	401a      	ands	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	011b      	lsls	r3, r3, #4
 800702a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800702e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007032:	4313      	orrs	r3, r2
 8007034:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	bc80      	pop	{r7}
 8007040:	4770      	bx	lr

08007042 <LL_RCC_SetLPTIMClockSource>:
{
 8007042:	b480      	push	{r7}
 8007044:	b083      	sub	sp, #12
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800704a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800704e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	0c1b      	lsrs	r3, r3, #16
 8007056:	041b      	lsls	r3, r3, #16
 8007058:	43db      	mvns	r3, r3
 800705a:	401a      	ands	r2, r3
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	041b      	lsls	r3, r3, #16
 8007060:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007064:	4313      	orrs	r3, r2
 8007066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800706a:	bf00      	nop
 800706c:	370c      	adds	r7, #12
 800706e:	46bd      	mov	sp, r7
 8007070:	bc80      	pop	{r7}
 8007072:	4770      	bx	lr

08007074 <LL_RCC_SetRNGClockSource>:
{
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800707c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007084:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007088:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	4313      	orrs	r3, r2
 8007090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007094:	bf00      	nop
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	bc80      	pop	{r7}
 800709c:	4770      	bx	lr

0800709e <LL_RCC_SetADCClockSource>:
{
 800709e:	b480      	push	{r7}
 80070a0:	b083      	sub	sp, #12
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80070a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070ae:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80070b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80070be:	bf00      	nop
 80070c0:	370c      	adds	r7, #12
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bc80      	pop	{r7}
 80070c6:	4770      	bx	lr

080070c8 <LL_RCC_SetRTCClockSource>:
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80070d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80070dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80070e8:	bf00      	nop
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bc80      	pop	{r7}
 80070f0:	4770      	bx	lr

080070f2 <LL_RCC_GetRTCClockSource>:
{
 80070f2:	b480      	push	{r7}
 80070f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80070f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8007102:	4618      	mov	r0, r3
 8007104:	46bd      	mov	sp, r7
 8007106:	bc80      	pop	{r7}
 8007108:	4770      	bx	lr

0800710a <LL_RCC_ForceBackupDomainReset>:
{
 800710a:	b480      	push	{r7}
 800710c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800710e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007116:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800711a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800711e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007122:	bf00      	nop
 8007124:	46bd      	mov	sp, r7
 8007126:	bc80      	pop	{r7}
 8007128:	4770      	bx	lr

0800712a <LL_RCC_ReleaseBackupDomainReset>:
{
 800712a:	b480      	push	{r7}
 800712c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800712e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007136:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800713a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800713e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007142:	bf00      	nop
 8007144:	46bd      	mov	sp, r7
 8007146:	bc80      	pop	{r7}
 8007148:	4770      	bx	lr
	...

0800714c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b086      	sub	sp, #24
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8007154:	2300      	movs	r3, #0
 8007156:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8007158:	2300      	movs	r3, #0
 800715a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800715c:	2300      	movs	r3, #0
 800715e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d058      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800716c:	f7fe fd7e 	bl	8005c6c <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007170:	f7fb fab6 	bl	80026e0 <HAL_GetTick>
 8007174:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8007176:	e009      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007178:	f7fb fab2 	bl	80026e0 <HAL_GetTick>
 800717c:	4602      	mov	r2, r0
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	1ad3      	subs	r3, r2, r3
 8007182:	2b02      	cmp	r3, #2
 8007184:	d902      	bls.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8007186:	2303      	movs	r3, #3
 8007188:	74fb      	strb	r3, [r7, #19]
        break;
 800718a:	e006      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800718c:	4b7b      	ldr	r3, [pc, #492]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007194:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007198:	d1ee      	bne.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800719a:	7cfb      	ldrb	r3, [r7, #19]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d13c      	bne.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80071a0:	f7ff ffa7 	bl	80070f2 <LL_RCC_GetRTCClockSource>
 80071a4:	4602      	mov	r2, r0
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d00f      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80071ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071ba:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80071bc:	f7ff ffa5 	bl	800710a <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80071c0:	f7ff ffb3 	bl	800712a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80071c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	f003 0302 	and.w	r3, r3, #2
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d014      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d8:	f7fb fa82 	bl	80026e0 <HAL_GetTick>
 80071dc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80071de:	e00b      	b.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071e0:	f7fb fa7e 	bl	80026e0 <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d902      	bls.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	74fb      	strb	r3, [r7, #19]
            break;
 80071f6:	e004      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80071f8:	f7ff feb4 	bl	8006f64 <LL_RCC_LSE_IsReady>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d1ee      	bne.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8007202:	7cfb      	ldrb	r3, [r7, #19]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d105      	bne.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800720c:	4618      	mov	r0, r3
 800720e:	f7ff ff5b 	bl	80070c8 <LL_RCC_SetRTCClockSource>
 8007212:	e004      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007214:	7cfb      	ldrb	r3, [r7, #19]
 8007216:	74bb      	strb	r3, [r7, #18]
 8007218:	e001      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800721a:	7cfb      	ldrb	r3, [r7, #19]
 800721c:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 0301 	and.w	r3, r3, #1
 8007226:	2b00      	cmp	r3, #0
 8007228:	d004      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	4618      	mov	r0, r3
 8007230:	f7ff fea9 	bl	8006f86 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d004      	beq.n	800724a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff fe9e 	bl	8006f86 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0320 	and.w	r3, r3, #32
 8007252:	2b00      	cmp	r3, #0
 8007254:	d004      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	4618      	mov	r0, r3
 800725c:	f7ff fec0 	bl	8006fe0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007268:	2b00      	cmp	r3, #0
 800726a:	d004      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a1b      	ldr	r3, [r3, #32]
 8007270:	4618      	mov	r0, r3
 8007272:	f7ff fee6 	bl	8007042 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800727e:	2b00      	cmp	r3, #0
 8007280:	d004      	beq.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007286:	4618      	mov	r0, r3
 8007288:	f7ff fedb 	bl	8007042 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007294:	2b00      	cmp	r3, #0
 8007296:	d004      	beq.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800729c:	4618      	mov	r0, r3
 800729e:	f7ff fed0 	bl	8007042 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d004      	beq.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	695b      	ldr	r3, [r3, #20]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7ff fea9 	bl	800700a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d004      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	699b      	ldr	r3, [r3, #24]
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7ff fe9e 	bl	800700a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d004      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	69db      	ldr	r3, [r3, #28]
 80072de:	4618      	mov	r0, r3
 80072e0:	f7ff fe93 	bl	800700a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0310 	and.w	r3, r3, #16
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d011      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7ff fe5e 	bl	8006fb6 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007302:	d107      	bne.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8007304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800730e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007312:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800731c:	2b00      	cmp	r3, #0
 800731e:	d010      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007324:	4618      	mov	r0, r3
 8007326:	f7ff fea5 	bl	8007074 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800732e:	2b00      	cmp	r3, #0
 8007330:	d107      	bne.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8007332:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800733c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007340:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d011      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007352:	4618      	mov	r0, r3
 8007354:	f7ff fea3 	bl	800709e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800735c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007360:	d107      	bne.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007362:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800736c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007370:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8007372:	7cbb      	ldrb	r3, [r7, #18]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3718      	adds	r7, #24
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}
 800737c:	58000400 	.word	0x58000400

08007380 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d07b      	beq.n	800748a <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007398:	b2db      	uxtb	r3, r3
 800739a:	2b00      	cmp	r3, #0
 800739c:	d106      	bne.n	80073ac <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f7fa fe00 	bl	8001fac <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80073b4:	4b37      	ldr	r3, [pc, #220]	@ (8007494 <HAL_RTC_Init+0x114>)
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	f003 0310 	and.w	r3, r3, #16
 80073bc:	2b10      	cmp	r3, #16
 80073be:	d05b      	beq.n	8007478 <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 80073c0:	4b34      	ldr	r3, [pc, #208]	@ (8007494 <HAL_RTC_Init+0x114>)
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073cc:	d051      	beq.n	8007472 <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073ce:	4b31      	ldr	r3, [pc, #196]	@ (8007494 <HAL_RTC_Init+0x114>)
 80073d0:	22ca      	movs	r2, #202	@ 0xca
 80073d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80073d4:	4b2f      	ldr	r3, [pc, #188]	@ (8007494 <HAL_RTC_Init+0x114>)
 80073d6:	2253      	movs	r2, #83	@ 0x53
 80073d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 fa14 	bl	8007808 <RTC_EnterInitMode>
 80073e0:	4603      	mov	r3, r0
 80073e2:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d13f      	bne.n	800746a <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80073ea:	4b2a      	ldr	r3, [pc, #168]	@ (8007494 <HAL_RTC_Init+0x114>)
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	4a29      	ldr	r2, [pc, #164]	@ (8007494 <HAL_RTC_Init+0x114>)
 80073f0:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80073f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073f8:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80073fa:	4b26      	ldr	r3, [pc, #152]	@ (8007494 <HAL_RTC_Init+0x114>)
 80073fc:	699a      	ldr	r2, [r3, #24]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6859      	ldr	r1, [r3, #4]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	4319      	orrs	r1, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	430b      	orrs	r3, r1
 800740e:	4921      	ldr	r1, [pc, #132]	@ (8007494 <HAL_RTC_Init+0x114>)
 8007410:	4313      	orrs	r3, r2
 8007412:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	68da      	ldr	r2, [r3, #12]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	041b      	lsls	r3, r3, #16
 800741e:	491d      	ldr	r1, [pc, #116]	@ (8007494 <HAL_RTC_Init+0x114>)
 8007420:	4313      	orrs	r3, r2
 8007422:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8007424:	4b1b      	ldr	r3, [pc, #108]	@ (8007494 <HAL_RTC_Init+0x114>)
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007434:	430b      	orrs	r3, r1
 8007436:	4917      	ldr	r1, [pc, #92]	@ (8007494 <HAL_RTC_Init+0x114>)
 8007438:	4313      	orrs	r3, r2
 800743a:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 fa17 	bl	8007870 <RTC_ExitInitMode>
 8007442:	4603      	mov	r3, r0
 8007444:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 8007446:	7bfb      	ldrb	r3, [r7, #15]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10e      	bne.n	800746a <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 800744c:	4b11      	ldr	r3, [pc, #68]	@ (8007494 <HAL_RTC_Init+0x114>)
 800744e:	699b      	ldr	r3, [r3, #24]
 8007450:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a19      	ldr	r1, [r3, #32]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	69db      	ldr	r3, [r3, #28]
 800745c:	4319      	orrs	r1, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	430b      	orrs	r3, r1
 8007464:	490b      	ldr	r1, [pc, #44]	@ (8007494 <HAL_RTC_Init+0x114>)
 8007466:	4313      	orrs	r3, r2
 8007468:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800746a:	4b0a      	ldr	r3, [pc, #40]	@ (8007494 <HAL_RTC_Init+0x114>)
 800746c:	22ff      	movs	r2, #255	@ 0xff
 800746e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007470:	e004      	b.n	800747c <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 8007472:	2300      	movs	r3, #0
 8007474:	73fb      	strb	r3, [r7, #15]
 8007476:	e001      	b.n	800747c <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8007478:	2300      	movs	r3, #0
 800747a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800747c:	7bfb      	ldrb	r3, [r7, #15]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d103      	bne.n	800748a <HAL_RTC_Init+0x10a>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2201      	movs	r2, #1
 8007486:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 800748a:	7bfb      	ldrb	r3, [r7, #15]
}
 800748c:	4618      	mov	r0, r3
 800748e:	3710      	adds	r7, #16
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}
 8007494:	40002800 	.word	0x40002800

08007498 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007498:	b590      	push	{r4, r7, lr}
 800749a:	b087      	sub	sp, #28
 800749c:	af00      	add	r7, sp, #0
 800749e:	60f8      	str	r0, [r7, #12]
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80074a4:	2300      	movs	r3, #0
 80074a6:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d101      	bne.n	80074b6 <HAL_RTC_SetAlarm_IT+0x1e>
 80074b2:	2302      	movs	r3, #2
 80074b4:	e0f3      	b.n	800769e <HAL_RTC_SetAlarm_IT+0x206>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2202      	movs	r2, #2
 80074c2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                                                                                   RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80074c6:	4b78      	ldr	r3, [pc, #480]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074ce:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074d6:	d06a      	beq.n	80075ae <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d13a      	bne.n	8007554 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80074de:	4b72      	ldr	r3, [pc, #456]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80074e0:	699b      	ldr	r3, [r3, #24]
 80074e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d102      	bne.n	80074f0 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	2200      	movs	r2, #0
 80074ee:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if (sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY)
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	695b      	ldr	r3, [r3, #20]
 80074f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	4618      	mov	r0, r3
 80074fe:	f000 f9f5 	bl	80078ec <RTC_ByteToBcd2>
 8007502:	4603      	mov	r3, r0
 8007504:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	785b      	ldrb	r3, [r3, #1]
 800750a:	4618      	mov	r0, r3
 800750c:	f000 f9ee 	bl	80078ec <RTC_ByteToBcd2>
 8007510:	4603      	mov	r3, r0
 8007512:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007514:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	789b      	ldrb	r3, [r3, #2]
 800751a:	4618      	mov	r0, r3
 800751c:	f000 f9e6 	bl	80078ec <RTC_ByteToBcd2>
 8007520:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007522:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	78db      	ldrb	r3, [r3, #3]
 800752a:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800752c:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007536:	4618      	mov	r0, r3
 8007538:	f000 f9d8 	bl	80078ec <RTC_ByteToBcd2>
 800753c:	4603      	mov	r3, r0
 800753e:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007540:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007548:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800754e:	4313      	orrs	r3, r2
 8007550:	617b      	str	r3, [r7, #20]
 8007552:	e02c      	b.n	80075ae <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if (sAlarm->AlarmMask != RTC_ALARMMASK_ALL)
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	695b      	ldr	r3, [r3, #20]
 8007558:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 800755c:	d00d      	beq.n	800757a <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if (sAlarm->AlarmMask != RTC_ALARMMASK_HOURS)
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007566:	d008      	beq.n	800757a <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007568:	4b4f      	ldr	r3, [pc, #316]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007570:	2b00      	cmp	r3, #0
 8007572:	d102      	bne.n	800757a <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2200      	movs	r2, #0
 8007578:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	781b      	ldrb	r3, [r3, #0]
 800757e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	785b      	ldrb	r3, [r3, #1]
 8007584:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007586:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007588:	68ba      	ldr	r2, [r7, #8]
 800758a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800758c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	78db      	ldrb	r3, [r3, #3]
 8007592:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007594:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800759c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800759e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80075a4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80075aa:	4313      	orrs	r3, r2
 80075ac:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075ae:	4b3e      	ldr	r3, [pc, #248]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075b0:	22ca      	movs	r2, #202	@ 0xca
 80075b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80075b4:	4b3c      	ldr	r3, [pc, #240]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075b6:	2253      	movs	r2, #83	@ 0x53
 80075b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075c2:	d12c      	bne.n	800761e <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80075c4:	4b38      	ldr	r3, [pc, #224]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	4a37      	ldr	r2, [pc, #220]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075ca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80075ce:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80075d0:	4b35      	ldr	r3, [pc, #212]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075d2:	2201      	movs	r2, #1
 80075d4:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075dc:	d107      	bne.n	80075ee <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	699a      	ldr	r2, [r3, #24]
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	4930      	ldr	r1, [pc, #192]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075e8:	4313      	orrs	r3, r2
 80075ea:	644b      	str	r3, [r1, #68]	@ 0x44
 80075ec:	e006      	b.n	80075fc <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80075ee:	4a2e      	ldr	r2, [pc, #184]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80075f4:	4a2c      	ldr	r2, [pc, #176]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80075fc:	4a2a      	ldr	r2, [pc, #168]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007608:	f043 0201 	orr.w	r2, r3, #1
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007610:	4b25      	ldr	r3, [pc, #148]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007612:	699b      	ldr	r3, [r3, #24]
 8007614:	4a24      	ldr	r2, [pc, #144]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007616:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 800761a:	6193      	str	r3, [r2, #24]
 800761c:	e02b      	b.n	8007676 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800761e:	4b22      	ldr	r3, [pc, #136]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	4a21      	ldr	r2, [pc, #132]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007624:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007628:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800762a:	4b1f      	ldr	r3, [pc, #124]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 800762c:	2202      	movs	r2, #2
 800762e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007636:	d107      	bne.n	8007648 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	699a      	ldr	r2, [r3, #24]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	69db      	ldr	r3, [r3, #28]
 8007640:	4919      	ldr	r1, [pc, #100]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007642:	4313      	orrs	r3, r2
 8007644:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8007646:	e006      	b.n	8007656 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8007648:	4a17      	ldr	r2, [pc, #92]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800764e:	4a16      	ldr	r2, [pc, #88]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	699b      	ldr	r3, [r3, #24]
 8007654:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8007656:	4a14      	ldr	r2, [pc, #80]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007662:	f043 0202 	orr.w	r2, r3, #2
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800766a:	4b0f      	ldr	r3, [pc, #60]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	4a0e      	ldr	r2, [pc, #56]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007670:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8007674:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007676:	4b0d      	ldr	r3, [pc, #52]	@ (80076ac <HAL_RTC_SetAlarm_IT+0x214>)
 8007678:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800767c:	4a0b      	ldr	r2, [pc, #44]	@ (80076ac <HAL_RTC_SetAlarm_IT+0x214>)
 800767e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007682:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007686:	4b08      	ldr	r3, [pc, #32]	@ (80076a8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007688:	22ff      	movs	r2, #255	@ 0xff
 800768a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2200      	movs	r2, #0
 8007698:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800769c:	2300      	movs	r3, #0
}
 800769e:	4618      	mov	r0, r3
 80076a0:	371c      	adds	r7, #28
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd90      	pop	{r4, r7, pc}
 80076a6:	bf00      	nop
 80076a8:	40002800 	.word	0x40002800
 80076ac:	58000800 	.word	0x58000800

080076b0 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d101      	bne.n	80076c8 <HAL_RTC_DeactivateAlarm+0x18>
 80076c4:	2302      	movs	r3, #2
 80076c6:	e048      	b.n	800775a <HAL_RTC_DeactivateAlarm+0xaa>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2202      	movs	r2, #2
 80076d4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076d8:	4b22      	ldr	r3, [pc, #136]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076da:	22ca      	movs	r2, #202	@ 0xca
 80076dc:	625a      	str	r2, [r3, #36]	@ 0x24
 80076de:	4b21      	ldr	r3, [pc, #132]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076e0:	2253      	movs	r2, #83	@ 0x53
 80076e2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076ea:	d115      	bne.n	8007718 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80076ec:	4b1d      	ldr	r3, [pc, #116]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076ee:	699b      	ldr	r3, [r3, #24]
 80076f0:	4a1c      	ldr	r2, [pc, #112]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076f2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80076f6:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80076f8:	4b1a      	ldr	r3, [pc, #104]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076fc:	4a19      	ldr	r2, [pc, #100]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007702:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007708:	f023 0201 	bic.w	r2, r3, #1
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007710:	4b14      	ldr	r3, [pc, #80]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007712:	2201      	movs	r2, #1
 8007714:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007716:	e014      	b.n	8007742 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007718:	4b12      	ldr	r3, [pc, #72]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	4a11      	ldr	r2, [pc, #68]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 800771e:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007722:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007724:	4b0f      	ldr	r3, [pc, #60]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007728:	4a0e      	ldr	r2, [pc, #56]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 800772a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800772e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007734:	f023 0202 	bic.w	r2, r3, #2
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800773c:	4b09      	ldr	r3, [pc, #36]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 800773e:	2202      	movs	r2, #2
 8007740:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007742:	4b08      	ldr	r3, [pc, #32]	@ (8007764 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007744:	22ff      	movs	r2, #255	@ 0xff
 8007746:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007758:	2300      	movs	r3, #0
}
 800775a:	4618      	mov	r0, r3
 800775c:	370c      	adds	r7, #12
 800775e:	46bd      	mov	sp, r7
 8007760:	bc80      	pop	{r7}
 8007762:	4770      	bx	lr
 8007764:	40002800 	.word	0x40002800

08007768 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007770:	4b11      	ldr	r3, [pc, #68]	@ (80077b8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007772:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007778:	4013      	ands	r3, r2
 800777a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f003 0301 	and.w	r3, r3, #1
 8007782:	2b00      	cmp	r3, #0
 8007784:	d005      	beq.n	8007792 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007786:	4b0c      	ldr	r3, [pc, #48]	@ (80077b8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007788:	2201      	movs	r2, #1
 800778a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f7fb fa2a 	bl	8002be6 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f003 0302 	and.w	r3, r3, #2
 8007798:	2b00      	cmp	r3, #0
 800779a:	d005      	beq.n	80077a8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800779c:	4b06      	ldr	r3, [pc, #24]	@ (80077b8 <HAL_RTC_AlarmIRQHandler+0x50>)
 800779e:	2202      	movs	r2, #2
 80077a0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 f94a 	bl	8007a3c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80077b0:	bf00      	nop
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	40002800 	.word	0x40002800

080077bc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80077c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007804 <HAL_RTC_WaitForSynchro+0x48>)
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007804 <HAL_RTC_WaitForSynchro+0x48>)
 80077ca:	f023 0320 	bic.w	r3, r3, #32
 80077ce:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80077d0:	f7fa ff86 	bl	80026e0 <HAL_GetTick>
 80077d4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80077d6:	e009      	b.n	80077ec <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80077d8:	f7fa ff82 	bl	80026e0 <HAL_GetTick>
 80077dc:	4602      	mov	r2, r0
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80077e6:	d901      	bls.n	80077ec <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80077e8:	2303      	movs	r3, #3
 80077ea:	e006      	b.n	80077fa <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80077ec:	4b05      	ldr	r3, [pc, #20]	@ (8007804 <HAL_RTC_WaitForSynchro+0x48>)
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	f003 0320 	and.w	r3, r3, #32
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0ef      	beq.n	80077d8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80077f8:	2300      	movs	r3, #0
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3710      	adds	r7, #16
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
 8007802:	bf00      	nop
 8007804:	40002800 	.word	0x40002800

08007808 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007810:	2300      	movs	r3, #0
 8007812:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007814:	4b15      	ldr	r3, [pc, #84]	@ (800786c <RTC_EnterInitMode+0x64>)
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800781c:	2b00      	cmp	r3, #0
 800781e:	d120      	bne.n	8007862 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007820:	4b12      	ldr	r3, [pc, #72]	@ (800786c <RTC_EnterInitMode+0x64>)
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	4a11      	ldr	r2, [pc, #68]	@ (800786c <RTC_EnterInitMode+0x64>)
 8007826:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800782a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800782c:	f7fa ff58 	bl	80026e0 <HAL_GetTick>
 8007830:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007832:	e00d      	b.n	8007850 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007834:	f7fa ff54 	bl	80026e0 <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007842:	d905      	bls.n	8007850 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007844:	2303      	movs	r3, #3
 8007846:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2203      	movs	r2, #3
 800784c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007850:	4b06      	ldr	r3, [pc, #24]	@ (800786c <RTC_EnterInitMode+0x64>)
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007858:	2b00      	cmp	r3, #0
 800785a:	d102      	bne.n	8007862 <RTC_EnterInitMode+0x5a>
 800785c:	7bfb      	ldrb	r3, [r7, #15]
 800785e:	2b03      	cmp	r3, #3
 8007860:	d1e8      	bne.n	8007834 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007862:	7bfb      	ldrb	r3, [r7, #15]
}
 8007864:	4618      	mov	r0, r3
 8007866:	3710      	adds	r7, #16
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}
 800786c:	40002800 	.word	0x40002800

08007870 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007878:	2300      	movs	r3, #0
 800787a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800787c:	4b1a      	ldr	r3, [pc, #104]	@ (80078e8 <RTC_ExitInitMode+0x78>)
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	4a19      	ldr	r2, [pc, #100]	@ (80078e8 <RTC_ExitInitMode+0x78>)
 8007882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007886:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007888:	4b17      	ldr	r3, [pc, #92]	@ (80078e8 <RTC_ExitInitMode+0x78>)
 800788a:	699b      	ldr	r3, [r3, #24]
 800788c:	f003 0320 	and.w	r3, r3, #32
 8007890:	2b00      	cmp	r3, #0
 8007892:	d10c      	bne.n	80078ae <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f7ff ff91 	bl	80077bc <HAL_RTC_WaitForSynchro>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d01e      	beq.n	80078de <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2203      	movs	r2, #3
 80078a4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80078a8:	2303      	movs	r3, #3
 80078aa:	73fb      	strb	r3, [r7, #15]
 80078ac:	e017      	b.n	80078de <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80078ae:	4b0e      	ldr	r3, [pc, #56]	@ (80078e8 <RTC_ExitInitMode+0x78>)
 80078b0:	699b      	ldr	r3, [r3, #24]
 80078b2:	4a0d      	ldr	r2, [pc, #52]	@ (80078e8 <RTC_ExitInitMode+0x78>)
 80078b4:	f023 0320 	bic.w	r3, r3, #32
 80078b8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7ff ff7e 	bl	80077bc <HAL_RTC_WaitForSynchro>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d005      	beq.n	80078d2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2203      	movs	r2, #3
 80078ca:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80078ce:	2303      	movs	r3, #3
 80078d0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80078d2:	4b05      	ldr	r3, [pc, #20]	@ (80078e8 <RTC_ExitInitMode+0x78>)
 80078d4:	699b      	ldr	r3, [r3, #24]
 80078d6:	4a04      	ldr	r2, [pc, #16]	@ (80078e8 <RTC_ExitInitMode+0x78>)
 80078d8:	f043 0320 	orr.w	r3, r3, #32
 80078dc:	6193      	str	r3, [r2, #24]
  }

  return status;
 80078de:	7bfb      	ldrb	r3, [r7, #15]
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	40002800 	.word	0x40002800

080078ec <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	4603      	mov	r3, r0
 80078f4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80078f6:	2300      	movs	r3, #0
 80078f8:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80078fa:	79fb      	ldrb	r3, [r7, #7]
 80078fc:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80078fe:	e005      	b.n	800790c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	3301      	adds	r3, #1
 8007904:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007906:	7afb      	ldrb	r3, [r7, #11]
 8007908:	3b0a      	subs	r3, #10
 800790a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800790c:	7afb      	ldrb	r3, [r7, #11]
 800790e:	2b09      	cmp	r3, #9
 8007910:	d8f6      	bhi.n	8007900 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	b2db      	uxtb	r3, r3
 8007916:	011b      	lsls	r3, r3, #4
 8007918:	b2da      	uxtb	r2, r3
 800791a:	7afb      	ldrb	r3, [r7, #11]
 800791c:	4313      	orrs	r3, r2
 800791e:	b2db      	uxtb	r3, r3
}
 8007920:	4618      	mov	r0, r3
 8007922:	3714      	adds	r7, #20
 8007924:	46bd      	mov	sp, r7
 8007926:	bc80      	pop	{r7}
 8007928:	4770      	bx	lr
	...

0800792c <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800793a:	2b01      	cmp	r3, #1
 800793c:	d101      	bne.n	8007942 <HAL_RTCEx_EnableBypassShadow+0x16>
 800793e:	2302      	movs	r3, #2
 8007940:	e01f      	b.n	8007982 <HAL_RTCEx_EnableBypassShadow+0x56>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2202      	movs	r2, #2
 800794e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007952:	4b0e      	ldr	r3, [pc, #56]	@ (800798c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007954:	22ca      	movs	r2, #202	@ 0xca
 8007956:	625a      	str	r2, [r3, #36]	@ 0x24
 8007958:	4b0c      	ldr	r3, [pc, #48]	@ (800798c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800795a:	2253      	movs	r2, #83	@ 0x53
 800795c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800795e:	4b0b      	ldr	r3, [pc, #44]	@ (800798c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	4a0a      	ldr	r2, [pc, #40]	@ (800798c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007964:	f043 0320 	orr.w	r3, r3, #32
 8007968:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800796a:	4b08      	ldr	r3, [pc, #32]	@ (800798c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800796c:	22ff      	movs	r2, #255	@ 0xff
 800796e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	370c      	adds	r7, #12
 8007986:	46bd      	mov	sp, r7
 8007988:	bc80      	pop	{r7}
 800798a:	4770      	bx	lr
 800798c:	40002800 	.word	0x40002800

08007990 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007990:	b480      	push	{r7}
 8007992:	b083      	sub	sp, #12
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d101      	bne.n	80079a6 <HAL_RTCEx_SetSSRU_IT+0x16>
 80079a2:	2302      	movs	r3, #2
 80079a4:	e027      	b.n	80079f6 <HAL_RTCEx_SetSSRU_IT+0x66>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2202      	movs	r2, #2
 80079b2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079b6:	4b12      	ldr	r3, [pc, #72]	@ (8007a00 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80079b8:	22ca      	movs	r2, #202	@ 0xca
 80079ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80079bc:	4b10      	ldr	r3, [pc, #64]	@ (8007a00 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80079be:	2253      	movs	r2, #83	@ 0x53
 80079c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80079c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007a00 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80079c4:	699b      	ldr	r3, [r3, #24]
 80079c6:	4a0e      	ldr	r2, [pc, #56]	@ (8007a00 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80079c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079cc:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 80079ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007a04 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80079d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079d4:	4a0b      	ldr	r2, [pc, #44]	@ (8007a04 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80079d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80079da:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079de:	4b08      	ldr	r3, [pc, #32]	@ (8007a00 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80079e0:	22ff      	movs	r2, #255	@ 0xff
 80079e2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80079f4:	2300      	movs	r3, #0
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	370c      	adds	r7, #12
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bc80      	pop	{r7}
 80079fe:	4770      	bx	lr
 8007a00:	40002800 	.word	0x40002800
 8007a04:	58000800 	.word	0x58000800

08007a08 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007a10:	4b09      	ldr	r3, [pc, #36]	@ (8007a38 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d005      	beq.n	8007a28 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007a1c:	4b06      	ldr	r3, [pc, #24]	@ (8007a38 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007a1e:	2240      	movs	r2, #64	@ 0x40
 8007a20:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f7fb f8e9 	bl	8002bfa <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007a30:	bf00      	nop
 8007a32:	3708      	adds	r7, #8
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}
 8007a38:	40002800 	.word	0x40002800

08007a3c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b083      	sub	sp, #12
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007a44:	bf00      	nop
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bc80      	pop	{r7}
 8007a4c:	4770      	bx	lr
	...

08007a50 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b087      	sub	sp, #28
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8007a5c:	4b07      	ldr	r3, [pc, #28]	@ (8007a7c <HAL_RTCEx_BKUPWrite+0x2c>)
 8007a5e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	009b      	lsls	r3, r3, #2
 8007a64:	697a      	ldr	r2, [r7, #20]
 8007a66:	4413      	add	r3, r2
 8007a68:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	601a      	str	r2, [r3, #0]
}
 8007a70:	bf00      	nop
 8007a72:	371c      	adds	r7, #28
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bc80      	pop	{r7}
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	4000b100 	.word	0x4000b100

08007a80 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8007a8a:	4b07      	ldr	r3, [pc, #28]	@ (8007aa8 <HAL_RTCEx_BKUPRead+0x28>)
 8007a8c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	4413      	add	r3, r2
 8007a96:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3714      	adds	r7, #20
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bc80      	pop	{r7}
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	4000b100 	.word	0x4000b100

08007aac <LL_PWR_SetRadioBusyTrigger>:
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007ab4:	4b06      	ldr	r3, [pc, #24]	@ (8007ad0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007abc:	4904      	ldr	r1, [pc, #16]	@ (8007ad0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	608b      	str	r3, [r1, #8]
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bc80      	pop	{r7}
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	58000400 	.word	0x58000400

08007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007ad8:	4b05      	ldr	r3, [pc, #20]	@ (8007af0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ade:	4a04      	ldr	r2, [pc, #16]	@ (8007af0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007ae0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ae4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007ae8:	bf00      	nop
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bc80      	pop	{r7}
 8007aee:	4770      	bx	lr
 8007af0:	58000400 	.word	0x58000400

08007af4 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007af4:	b480      	push	{r7}
 8007af6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007af8:	4b05      	ldr	r3, [pc, #20]	@ (8007b10 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007afe:	4a04      	ldr	r2, [pc, #16]	@ (8007b10 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007b00:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007b08:	bf00      	nop
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bc80      	pop	{r7}
 8007b0e:	4770      	bx	lr
 8007b10:	58000400 	.word	0x58000400

08007b14 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007b14:	b480      	push	{r7}
 8007b16:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007b18:	4b03      	ldr	r3, [pc, #12]	@ (8007b28 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007b1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b1e:	619a      	str	r2, [r3, #24]
}
 8007b20:	bf00      	nop
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bc80      	pop	{r7}
 8007b26:	4770      	bx	lr
 8007b28:	58000400 	.word	0x58000400

08007b2c <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007b30:	4b06      	ldr	r3, [pc, #24]	@ (8007b4c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	f003 0302 	and.w	r3, r3, #2
 8007b38:	2b02      	cmp	r3, #2
 8007b3a:	d101      	bne.n	8007b40 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e000      	b.n	8007b42 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bc80      	pop	{r7}
 8007b48:	4770      	bx	lr
 8007b4a:	bf00      	nop
 8007b4c:	58000400 	.word	0x58000400

08007b50 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007b50:	b480      	push	{r7}
 8007b52:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007b54:	4b06      	ldr	r3, [pc, #24]	@ (8007b70 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	f003 0304 	and.w	r3, r3, #4
 8007b5c:	2b04      	cmp	r3, #4
 8007b5e:	d101      	bne.n	8007b64 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007b60:	2301      	movs	r3, #1
 8007b62:	e000      	b.n	8007b66 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bc80      	pop	{r7}
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	58000400 	.word	0x58000400

08007b74 <LL_RCC_RF_DisableReset>:
{
 8007b74:	b480      	push	{r7}
 8007b76:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007b78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b84:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007b88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007b8c:	bf00      	nop
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bc80      	pop	{r7}
 8007b92:	4770      	bx	lr

08007b94 <LL_RCC_IsRFUnderReset>:
{
 8007b94:	b480      	push	{r7}
 8007b96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ba0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ba4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ba8:	d101      	bne.n	8007bae <LL_RCC_IsRFUnderReset+0x1a>
 8007baa:	2301      	movs	r3, #1
 8007bac:	e000      	b.n	8007bb0 <LL_RCC_IsRFUnderReset+0x1c>
 8007bae:	2300      	movs	r3, #0
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bc80      	pop	{r7}
 8007bb6:	4770      	bx	lr

08007bb8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007bc0:	4b06      	ldr	r3, [pc, #24]	@ (8007bdc <LL_EXTI_EnableIT_32_63+0x24>)
 8007bc2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007bc6:	4905      	ldr	r1, [pc, #20]	@ (8007bdc <LL_EXTI_EnableIT_32_63+0x24>)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007bd0:	bf00      	nop
 8007bd2:	370c      	adds	r7, #12
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bc80      	pop	{r7}
 8007bd8:	4770      	bx	lr
 8007bda:	bf00      	nop
 8007bdc:	58000800 	.word	0x58000800

08007be0 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d103      	bne.n	8007bf6 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	73fb      	strb	r3, [r7, #15]
    return status;
 8007bf2:	7bfb      	ldrb	r3, [r7, #15]
 8007bf4:	e052      	b.n	8007c9c <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	799b      	ldrb	r3, [r3, #6]
 8007bfe:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007c00:	7bbb      	ldrb	r3, [r7, #14]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d002      	beq.n	8007c0c <HAL_SUBGHZ_Init+0x2c>
 8007c06:	7bbb      	ldrb	r3, [r7, #14]
 8007c08:	2b03      	cmp	r3, #3
 8007c0a:	d109      	bne.n	8007c20 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f7fa fafa 	bl	800220c <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007c18:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007c1c:	f7ff ffcc 	bl	8007bb8 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007c20:	7bbb      	ldrb	r3, [r7, #14]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d126      	bne.n	8007c74 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2202      	movs	r2, #2
 8007c2a:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8007c2c:	f7ff ffa2 	bl	8007b74 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007c30:	4b1c      	ldr	r3, [pc, #112]	@ (8007ca4 <HAL_SUBGHZ_Init+0xc4>)
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	4613      	mov	r3, r2
 8007c36:	00db      	lsls	r3, r3, #3
 8007c38:	1a9b      	subs	r3, r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	0cdb      	lsrs	r3, r3, #19
 8007c3e:	2264      	movs	r2, #100	@ 0x64
 8007c40:	fb02 f303 	mul.w	r3, r2, r3
 8007c44:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d105      	bne.n	8007c58 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	609a      	str	r2, [r3, #8]
        break;
 8007c56:	e007      	b.n	8007c68 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	3b01      	subs	r3, #1
 8007c5c:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007c5e:	f7ff ff99 	bl	8007b94 <LL_RCC_IsRFUnderReset>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1ee      	bne.n	8007c46 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c68:	f7ff ff34 	bl	8007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007c6c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007c70:	f7ff ff1c 	bl	8007aac <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007c74:	f7ff ff4e 	bl	8007b14 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007c78:	7bfb      	ldrb	r3, [r7, #15]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d10a      	bne.n	8007c94 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4618      	mov	r0, r3
 8007c84:	f000 fac2 	bl	800820c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	719a      	strb	r2, [r3, #6]

  return status;
 8007c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3710      	adds	r7, #16
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	20000014 	.word	0x20000014

08007ca8 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b086      	sub	sp, #24
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	607a      	str	r2, [r7, #4]
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	460b      	mov	r3, r1
 8007cb6:	817b      	strh	r3, [r7, #10]
 8007cb8:	4613      	mov	r3, r2
 8007cba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	799b      	ldrb	r3, [r3, #6]
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d14a      	bne.n	8007d5c <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	795b      	ldrb	r3, [r3, #5]
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d101      	bne.n	8007cd2 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007cce:	2302      	movs	r3, #2
 8007cd0:	e045      	b.n	8007d5e <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2202      	movs	r2, #2
 8007cdc:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f000 fb62 	bl	80083a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007ce4:	f7ff ff06 	bl	8007af4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007ce8:	210d      	movs	r1, #13
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f000 faae 	bl	800824c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007cf0:	897b      	ldrh	r3, [r7, #10]
 8007cf2:	0a1b      	lsrs	r3, r3, #8
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 faa6 	bl	800824c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007d00:	897b      	ldrh	r3, [r7, #10]
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	4619      	mov	r1, r3
 8007d06:	68f8      	ldr	r0, [r7, #12]
 8007d08:	f000 faa0 	bl	800824c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	82bb      	strh	r3, [r7, #20]
 8007d10:	e00a      	b.n	8007d28 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007d12:	8abb      	ldrh	r3, [r7, #20]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	4413      	add	r3, r2
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 fa95 	bl	800824c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007d22:	8abb      	ldrh	r3, [r7, #20]
 8007d24:	3301      	adds	r3, #1
 8007d26:	82bb      	strh	r3, [r7, #20]
 8007d28:	8aba      	ldrh	r2, [r7, #20]
 8007d2a:	893b      	ldrh	r3, [r7, #8]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d3f0      	bcc.n	8007d12 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d30:	f7ff fed0 	bl	8007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	f000 fb57 	bl	80083e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d002      	beq.n	8007d48 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	75fb      	strb	r3, [r7, #23]
 8007d46:	e001      	b.n	8007d4c <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2200      	movs	r2, #0
 8007d56:	715a      	strb	r2, [r3, #5]

    return status;
 8007d58:	7dfb      	ldrb	r3, [r7, #23]
 8007d5a:	e000      	b.n	8007d5e <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007d5c:	2302      	movs	r3, #2
  }
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3718      	adds	r7, #24
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}

08007d66 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007d66:	b580      	push	{r7, lr}
 8007d68:	b088      	sub	sp, #32
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	60f8      	str	r0, [r7, #12]
 8007d6e:	607a      	str	r2, [r7, #4]
 8007d70:	461a      	mov	r2, r3
 8007d72:	460b      	mov	r3, r1
 8007d74:	817b      	strh	r3, [r7, #10]
 8007d76:	4613      	mov	r3, r2
 8007d78:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	799b      	ldrb	r3, [r3, #6]
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d14a      	bne.n	8007e1e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	795b      	ldrb	r3, [r3, #5]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d101      	bne.n	8007d94 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007d90:	2302      	movs	r3, #2
 8007d92:	e045      	b.n	8007e20 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f000 fb04 	bl	80083a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007da0:	f7ff fea8 	bl	8007af4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007da4:	211d      	movs	r1, #29
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 fa50 	bl	800824c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007dac:	897b      	ldrh	r3, [r7, #10]
 8007dae:	0a1b      	lsrs	r3, r3, #8
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	4619      	mov	r1, r3
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	f000 fa48 	bl	800824c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007dbc:	897b      	ldrh	r3, [r7, #10]
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f000 fa42 	bl	800824c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007dc8:	2100      	movs	r1, #0
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f000 fa3e 	bl	800824c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	82fb      	strh	r3, [r7, #22]
 8007dd4:	e009      	b.n	8007dea <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007dd6:	69b9      	ldr	r1, [r7, #24]
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 fa8d 	bl	80082f8 <SUBGHZSPI_Receive>
      pData++;
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	3301      	adds	r3, #1
 8007de2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007de4:	8afb      	ldrh	r3, [r7, #22]
 8007de6:	3301      	adds	r3, #1
 8007de8:	82fb      	strh	r3, [r7, #22]
 8007dea:	8afa      	ldrh	r2, [r7, #22]
 8007dec:	893b      	ldrh	r3, [r7, #8]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d3f1      	bcc.n	8007dd6 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007df2:	f7ff fe6f 	bl	8007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f000 faf6 	bl	80083e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d002      	beq.n	8007e0a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007e04:	2301      	movs	r3, #1
 8007e06:	77fb      	strb	r3, [r7, #31]
 8007e08:	e001      	b.n	8007e0e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2201      	movs	r2, #1
 8007e12:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	715a      	strb	r2, [r3, #5]

    return status;
 8007e1a:	7ffb      	ldrb	r3, [r7, #31]
 8007e1c:	e000      	b.n	8007e20 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007e1e:	2302      	movs	r3, #2
  }
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3720      	adds	r7, #32
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b086      	sub	sp, #24
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	607a      	str	r2, [r7, #4]
 8007e32:	461a      	mov	r2, r3
 8007e34:	460b      	mov	r3, r1
 8007e36:	72fb      	strb	r3, [r7, #11]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	799b      	ldrb	r3, [r3, #6]
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d14a      	bne.n	8007edc <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	795b      	ldrb	r3, [r3, #5]
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	d101      	bne.n	8007e52 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007e4e:	2302      	movs	r3, #2
 8007e50:	e045      	b.n	8007ede <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2201      	movs	r2, #1
 8007e56:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f000 faa5 	bl	80083a8 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007e5e:	7afb      	ldrb	r3, [r7, #11]
 8007e60:	2b84      	cmp	r3, #132	@ 0x84
 8007e62:	d002      	beq.n	8007e6a <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007e64:	7afb      	ldrb	r3, [r7, #11]
 8007e66:	2b94      	cmp	r3, #148	@ 0x94
 8007e68:	d103      	bne.n	8007e72 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	711a      	strb	r2, [r3, #4]
 8007e70:	e002      	b.n	8007e78 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e78:	f7ff fe3c 	bl	8007af4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007e7c:	7afb      	ldrb	r3, [r7, #11]
 8007e7e:	4619      	mov	r1, r3
 8007e80:	68f8      	ldr	r0, [r7, #12]
 8007e82:	f000 f9e3 	bl	800824c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007e86:	2300      	movs	r3, #0
 8007e88:	82bb      	strh	r3, [r7, #20]
 8007e8a:	e00a      	b.n	8007ea2 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007e8c:	8abb      	ldrh	r3, [r7, #20]
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	4413      	add	r3, r2
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	4619      	mov	r1, r3
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f000 f9d8 	bl	800824c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007e9c:	8abb      	ldrh	r3, [r7, #20]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	82bb      	strh	r3, [r7, #20]
 8007ea2:	8aba      	ldrh	r2, [r7, #20]
 8007ea4:	893b      	ldrh	r3, [r7, #8]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d3f0      	bcc.n	8007e8c <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007eaa:	f7ff fe13 	bl	8007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007eae:	7afb      	ldrb	r3, [r7, #11]
 8007eb0:	2b84      	cmp	r3, #132	@ 0x84
 8007eb2:	d002      	beq.n	8007eba <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 fa97 	bl	80083e8 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d002      	beq.n	8007ec8 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	75fb      	strb	r3, [r7, #23]
 8007ec6:	e001      	b.n	8007ecc <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	715a      	strb	r2, [r3, #5]

    return status;
 8007ed8:	7dfb      	ldrb	r3, [r7, #23]
 8007eda:	e000      	b.n	8007ede <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007edc:	2302      	movs	r3, #2
  }
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3718      	adds	r7, #24
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}

08007ee6 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b088      	sub	sp, #32
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	60f8      	str	r0, [r7, #12]
 8007eee:	607a      	str	r2, [r7, #4]
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	460b      	mov	r3, r1
 8007ef4:	72fb      	strb	r3, [r7, #11]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	799b      	ldrb	r3, [r3, #6]
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d13d      	bne.n	8007f84 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	795b      	ldrb	r3, [r3, #5]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d101      	bne.n	8007f14 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007f10:	2302      	movs	r3, #2
 8007f12:	e038      	b.n	8007f86 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2201      	movs	r2, #1
 8007f18:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007f1a:	68f8      	ldr	r0, [r7, #12]
 8007f1c:	f000 fa44 	bl	80083a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007f20:	f7ff fde8 	bl	8007af4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007f24:	7afb      	ldrb	r3, [r7, #11]
 8007f26:	4619      	mov	r1, r3
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f000 f98f 	bl	800824c <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007f2e:	2100      	movs	r1, #0
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f000 f98b 	bl	800824c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007f36:	2300      	movs	r3, #0
 8007f38:	82fb      	strh	r3, [r7, #22]
 8007f3a:	e009      	b.n	8007f50 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007f3c:	69b9      	ldr	r1, [r7, #24]
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f000 f9da 	bl	80082f8 <SUBGHZSPI_Receive>
      pData++;
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	3301      	adds	r3, #1
 8007f48:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007f4a:	8afb      	ldrh	r3, [r7, #22]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	82fb      	strh	r3, [r7, #22]
 8007f50:	8afa      	ldrh	r2, [r7, #22]
 8007f52:	893b      	ldrh	r3, [r7, #8]
 8007f54:	429a      	cmp	r2, r3
 8007f56:	d3f1      	bcc.n	8007f3c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f58:	f7ff fdbc 	bl	8007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 fa43 	bl	80083e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d002      	beq.n	8007f70 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	77fb      	strb	r3, [r7, #31]
 8007f6e:	e001      	b.n	8007f74 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007f70:	2300      	movs	r3, #0
 8007f72:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2201      	movs	r2, #1
 8007f78:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	715a      	strb	r2, [r3, #5]

    return status;
 8007f80:	7ffb      	ldrb	r3, [r7, #31]
 8007f82:	e000      	b.n	8007f86 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007f84:	2302      	movs	r3, #2
  }
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3720      	adds	r7, #32
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b086      	sub	sp, #24
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	60f8      	str	r0, [r7, #12]
 8007f96:	607a      	str	r2, [r7, #4]
 8007f98:	461a      	mov	r2, r3
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	72fb      	strb	r3, [r7, #11]
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	799b      	ldrb	r3, [r3, #6]
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d13e      	bne.n	800802a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	795b      	ldrb	r3, [r3, #5]
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d101      	bne.n	8007fb8 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007fb4:	2302      	movs	r3, #2
 8007fb6:	e039      	b.n	800802c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f000 f9f2 	bl	80083a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007fc4:	f7ff fd96 	bl	8007af4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007fc8:	210e      	movs	r1, #14
 8007fca:	68f8      	ldr	r0, [r7, #12]
 8007fcc:	f000 f93e 	bl	800824c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007fd0:	7afb      	ldrb	r3, [r7, #11]
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	68f8      	ldr	r0, [r7, #12]
 8007fd6:	f000 f939 	bl	800824c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007fda:	2300      	movs	r3, #0
 8007fdc:	82bb      	strh	r3, [r7, #20]
 8007fde:	e00a      	b.n	8007ff6 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007fe0:	8abb      	ldrh	r3, [r7, #20]
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	4619      	mov	r1, r3
 8007fea:	68f8      	ldr	r0, [r7, #12]
 8007fec:	f000 f92e 	bl	800824c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007ff0:	8abb      	ldrh	r3, [r7, #20]
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	82bb      	strh	r3, [r7, #20]
 8007ff6:	8aba      	ldrh	r2, [r7, #20]
 8007ff8:	893b      	ldrh	r3, [r7, #8]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d3f0      	bcc.n	8007fe0 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007ffe:	f7ff fd69 	bl	8007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 f9f0 	bl	80083e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d002      	beq.n	8008016 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	75fb      	strb	r3, [r7, #23]
 8008014:	e001      	b.n	800801a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8008016:	2300      	movs	r3, #0
 8008018:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2201      	movs	r2, #1
 800801e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2200      	movs	r2, #0
 8008024:	715a      	strb	r2, [r3, #5]

    return status;
 8008026:	7dfb      	ldrb	r3, [r7, #23]
 8008028:	e000      	b.n	800802c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800802a:	2302      	movs	r3, #2
  }
}
 800802c:	4618      	mov	r0, r3
 800802e:	3718      	adds	r7, #24
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b088      	sub	sp, #32
 8008038:	af00      	add	r7, sp, #0
 800803a:	60f8      	str	r0, [r7, #12]
 800803c:	607a      	str	r2, [r7, #4]
 800803e:	461a      	mov	r2, r3
 8008040:	460b      	mov	r3, r1
 8008042:	72fb      	strb	r3, [r7, #11]
 8008044:	4613      	mov	r3, r2
 8008046:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	799b      	ldrb	r3, [r3, #6]
 8008050:	b2db      	uxtb	r3, r3
 8008052:	2b01      	cmp	r3, #1
 8008054:	d141      	bne.n	80080da <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	795b      	ldrb	r3, [r3, #5]
 800805a:	2b01      	cmp	r3, #1
 800805c:	d101      	bne.n	8008062 <HAL_SUBGHZ_ReadBuffer+0x2e>
 800805e:	2302      	movs	r3, #2
 8008060:	e03c      	b.n	80080dc <HAL_SUBGHZ_ReadBuffer+0xa8>
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2201      	movs	r2, #1
 8008066:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f000 f99d 	bl	80083a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800806e:	f7ff fd41 	bl	8007af4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8008072:	211e      	movs	r1, #30
 8008074:	68f8      	ldr	r0, [r7, #12]
 8008076:	f000 f8e9 	bl	800824c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800807a:	7afb      	ldrb	r3, [r7, #11]
 800807c:	4619      	mov	r1, r3
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f000 f8e4 	bl	800824c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8008084:	2100      	movs	r1, #0
 8008086:	68f8      	ldr	r0, [r7, #12]
 8008088:	f000 f8e0 	bl	800824c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800808c:	2300      	movs	r3, #0
 800808e:	82fb      	strh	r3, [r7, #22]
 8008090:	e009      	b.n	80080a6 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8008092:	69b9      	ldr	r1, [r7, #24]
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 f92f 	bl	80082f8 <SUBGHZSPI_Receive>
      pData++;
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	3301      	adds	r3, #1
 800809e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80080a0:	8afb      	ldrh	r3, [r7, #22]
 80080a2:	3301      	adds	r3, #1
 80080a4:	82fb      	strh	r3, [r7, #22]
 80080a6:	8afa      	ldrh	r2, [r7, #22]
 80080a8:	893b      	ldrh	r3, [r7, #8]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d3f1      	bcc.n	8008092 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80080ae:	f7ff fd11 	bl	8007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80080b2:	68f8      	ldr	r0, [r7, #12]
 80080b4:	f000 f998 	bl	80083e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d002      	beq.n	80080c6 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 80080c0:	2301      	movs	r3, #1
 80080c2:	77fb      	strb	r3, [r7, #31]
 80080c4:	e001      	b.n	80080ca <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 80080c6:	2300      	movs	r3, #0
 80080c8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2201      	movs	r2, #1
 80080ce:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	715a      	strb	r2, [r3, #5]

    return status;
 80080d6:	7ffb      	ldrb	r3, [r7, #31]
 80080d8:	e000      	b.n	80080dc <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80080da:	2302      	movs	r3, #2
  }
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3720      	adds	r7, #32
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 80080ec:	2300      	movs	r3, #0
 80080ee:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 80080f0:	f107 020c 	add.w	r2, r7, #12
 80080f4:	2302      	movs	r3, #2
 80080f6:	2112      	movs	r1, #18
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f7ff fef4 	bl	8007ee6 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 80080fe:	7b3b      	ldrb	r3, [r7, #12]
 8008100:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8008102:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008106:	021b      	lsls	r3, r3, #8
 8008108:	b21a      	sxth	r2, r3
 800810a:	7b7b      	ldrb	r3, [r7, #13]
 800810c:	b21b      	sxth	r3, r3
 800810e:	4313      	orrs	r3, r2
 8008110:	b21b      	sxth	r3, r3
 8008112:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8008114:	f107 020c 	add.w	r2, r7, #12
 8008118:	2302      	movs	r3, #2
 800811a:	2102      	movs	r1, #2
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f7ff fe83 	bl	8007e28 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8008122:	89fb      	ldrh	r3, [r7, #14]
 8008124:	f003 0301 	and.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	d002      	beq.n	8008132 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f013 fd5d 	bl	801bbec <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET))
 8008132:	89fb      	ldrh	r3, [r7, #14]
 8008134:	085b      	lsrs	r3, r3, #1
 8008136:	f003 0301 	and.w	r3, r3, #1
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00e      	beq.n	800815c <HAL_SUBGHZ_IRQHandler+0x78>
  {
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800813e:	89fb      	ldrh	r3, [r7, #14]
 8008140:	099b      	lsrs	r3, r3, #6
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	2b00      	cmp	r3, #0
 8008148:	d005      	beq.n	8008156 <HAL_SUBGHZ_IRQHandler+0x72>
    {
      hsubghz->ErrorCode |= HAL_SUBGHZ_ERROR_CRC_MISMATCH;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f043 0204 	orr.w	r2, r3, #4
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	609a      	str	r2, [r3, #8]
    }
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f013 fd56 	bl	801bc08 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800815c:	89fb      	ldrh	r3, [r7, #14]
 800815e:	089b      	lsrs	r3, r3, #2
 8008160:	f003 0301 	and.w	r3, r3, #1
 8008164:	2b00      	cmp	r3, #0
 8008166:	d002      	beq.n	800816e <HAL_SUBGHZ_IRQHandler+0x8a>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f013 fda5 	bl	801bcb8 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800816e:	89fb      	ldrh	r3, [r7, #14]
 8008170:	08db      	lsrs	r3, r3, #3
 8008172:	f003 0301 	and.w	r3, r3, #1
 8008176:	2b00      	cmp	r3, #0
 8008178:	d002      	beq.n	8008180 <HAL_SUBGHZ_IRQHandler+0x9c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f013 fdaa 	bl	801bcd4 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8008180:	89fb      	ldrh	r3, [r7, #14]
 8008182:	091b      	lsrs	r3, r3, #4
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b00      	cmp	r3, #0
 800818a:	d002      	beq.n	8008192 <HAL_SUBGHZ_IRQHandler+0xae>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f013 fdaf 	bl	801bcf0 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8008192:	89fb      	ldrh	r3, [r7, #14]
 8008194:	095b      	lsrs	r3, r3, #5
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d002      	beq.n	80081a4 <HAL_SUBGHZ_IRQHandler+0xc0>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f013 fd7c 	bl	801bc9c <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80081a4:	89fb      	ldrh	r3, [r7, #14]
 80081a6:	099b      	lsrs	r3, r3, #6
 80081a8:	f003 0301 	and.w	r3, r3, #1
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d002      	beq.n	80081b6 <HAL_SUBGHZ_IRQHandler+0xd2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f013 fd37 	bl	801bc24 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80081b6:	89fb      	ldrh	r3, [r7, #14]
 80081b8:	09db      	lsrs	r3, r3, #7
 80081ba:	f003 0301 	and.w	r3, r3, #1
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00e      	beq.n	80081e0 <HAL_SUBGHZ_IRQHandler+0xfc>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 80081c2:	89fb      	ldrh	r3, [r7, #14]
 80081c4:	0a1b      	lsrs	r3, r3, #8
 80081c6:	f003 0301 	and.w	r3, r3, #1
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d004      	beq.n	80081d8 <HAL_SUBGHZ_IRQHandler+0xf4>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 80081ce:	2101      	movs	r1, #1
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f013 fd35 	bl	801bc40 <HAL_SUBGHZ_CADStatusCallback>
 80081d6:	e003      	b.n	80081e0 <HAL_SUBGHZ_IRQHandler+0xfc>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 80081d8:	2100      	movs	r1, #0
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f013 fd30 	bl	801bc40 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 80081e0:	89fb      	ldrh	r3, [r7, #14]
 80081e2:	0a5b      	lsrs	r3, r3, #9
 80081e4:	f003 0301 	and.w	r3, r3, #1
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d002      	beq.n	80081f2 <HAL_SUBGHZ_IRQHandler+0x10e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f013 fd45 	bl	801bc7c <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 80081f2:	89fb      	ldrh	r3, [r7, #14]
 80081f4:	0b9b      	lsrs	r3, r3, #14
 80081f6:	f003 0301 	and.w	r3, r3, #1
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d002      	beq.n	8008204 <HAL_SUBGHZ_IRQHandler+0x120>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f013 fd84 	bl	801bd0c <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8008204:	bf00      	nop
 8008206:	3710      	adds	r7, #16
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008214:	4b0c      	ldr	r3, [pc, #48]	@ (8008248 <SUBGHZSPI_Init+0x3c>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a0b      	ldr	r2, [pc, #44]	@ (8008248 <SUBGHZSPI_Init+0x3c>)
 800821a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800821e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8008220:	4a09      	ldr	r2, [pc, #36]	@ (8008248 <SUBGHZSPI_Init+0x3c>)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8008228:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800822a:	4b07      	ldr	r3, [pc, #28]	@ (8008248 <SUBGHZSPI_Init+0x3c>)
 800822c:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8008230:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008232:	4b05      	ldr	r3, [pc, #20]	@ (8008248 <SUBGHZSPI_Init+0x3c>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a04      	ldr	r2, [pc, #16]	@ (8008248 <SUBGHZSPI_Init+0x3c>)
 8008238:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800823c:	6013      	str	r3, [r2, #0]
}
 800823e:	bf00      	nop
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	bc80      	pop	{r7}
 8008246:	4770      	bx	lr
 8008248:	58010000 	.word	0x58010000

0800824c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800824c:	b480      	push	{r7}
 800824e:	b087      	sub	sp, #28
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	460b      	mov	r3, r1
 8008256:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8008258:	2300      	movs	r3, #0
 800825a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800825c:	4b23      	ldr	r3, [pc, #140]	@ (80082ec <SUBGHZSPI_Transmit+0xa0>)
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	4613      	mov	r3, r2
 8008262:	00db      	lsls	r3, r3, #3
 8008264:	1a9b      	subs	r3, r3, r2
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	0cdb      	lsrs	r3, r3, #19
 800826a:	2264      	movs	r2, #100	@ 0x64
 800826c:	fb02 f303 	mul.w	r3, r2, r3
 8008270:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d105      	bne.n	8008284 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8008278:	2301      	movs	r3, #1
 800827a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	609a      	str	r2, [r3, #8]
      break;
 8008282:	e008      	b.n	8008296 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	3b01      	subs	r3, #1
 8008288:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800828a:	4b19      	ldr	r3, [pc, #100]	@ (80082f0 <SUBGHZSPI_Transmit+0xa4>)
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	f003 0302 	and.w	r3, r3, #2
 8008292:	2b02      	cmp	r3, #2
 8008294:	d1ed      	bne.n	8008272 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8008296:	4b17      	ldr	r3, [pc, #92]	@ (80082f4 <SUBGHZSPI_Transmit+0xa8>)
 8008298:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	78fa      	ldrb	r2, [r7, #3]
 800829e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80082a0:	4b12      	ldr	r3, [pc, #72]	@ (80082ec <SUBGHZSPI_Transmit+0xa0>)
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	4613      	mov	r3, r2
 80082a6:	00db      	lsls	r3, r3, #3
 80082a8:	1a9b      	subs	r3, r3, r2
 80082aa:	009b      	lsls	r3, r3, #2
 80082ac:	0cdb      	lsrs	r3, r3, #19
 80082ae:	2264      	movs	r2, #100	@ 0x64
 80082b0:	fb02 f303 	mul.w	r3, r2, r3
 80082b4:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d105      	bne.n	80082c8 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	609a      	str	r2, [r3, #8]
      break;
 80082c6:	e008      	b.n	80082da <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3b01      	subs	r3, #1
 80082cc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80082ce:	4b08      	ldr	r3, [pc, #32]	@ (80082f0 <SUBGHZSPI_Transmit+0xa4>)
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b01      	cmp	r3, #1
 80082d8:	d1ed      	bne.n	80082b6 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80082da:	4b05      	ldr	r3, [pc, #20]	@ (80082f0 <SUBGHZSPI_Transmit+0xa4>)
 80082dc:	68db      	ldr	r3, [r3, #12]

  return status;
 80082de:	7dfb      	ldrb	r3, [r7, #23]
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	371c      	adds	r7, #28
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bc80      	pop	{r7}
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	20000014 	.word	0x20000014
 80082f0:	58010000 	.word	0x58010000
 80082f4:	5801000c 	.word	0x5801000c

080082f8 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b087      	sub	sp, #28
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008302:	2300      	movs	r3, #0
 8008304:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008306:	4b25      	ldr	r3, [pc, #148]	@ (800839c <SUBGHZSPI_Receive+0xa4>)
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	4613      	mov	r3, r2
 800830c:	00db      	lsls	r3, r3, #3
 800830e:	1a9b      	subs	r3, r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	0cdb      	lsrs	r3, r3, #19
 8008314:	2264      	movs	r2, #100	@ 0x64
 8008316:	fb02 f303 	mul.w	r3, r2, r3
 800831a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d105      	bne.n	800832e <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2201      	movs	r2, #1
 800832a:	609a      	str	r2, [r3, #8]
      break;
 800832c:	e008      	b.n	8008340 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	3b01      	subs	r3, #1
 8008332:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008334:	4b1a      	ldr	r3, [pc, #104]	@ (80083a0 <SUBGHZSPI_Receive+0xa8>)
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	f003 0302 	and.w	r3, r3, #2
 800833c:	2b02      	cmp	r3, #2
 800833e:	d1ed      	bne.n	800831c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8008340:	4b18      	ldr	r3, [pc, #96]	@ (80083a4 <SUBGHZSPI_Receive+0xac>)
 8008342:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	22ff      	movs	r2, #255	@ 0xff
 8008348:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800834a:	4b14      	ldr	r3, [pc, #80]	@ (800839c <SUBGHZSPI_Receive+0xa4>)
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	4613      	mov	r3, r2
 8008350:	00db      	lsls	r3, r3, #3
 8008352:	1a9b      	subs	r3, r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	0cdb      	lsrs	r3, r3, #19
 8008358:	2264      	movs	r2, #100	@ 0x64
 800835a:	fb02 f303 	mul.w	r3, r2, r3
 800835e:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d105      	bne.n	8008372 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2201      	movs	r2, #1
 800836e:	609a      	str	r2, [r3, #8]
      break;
 8008370:	e008      	b.n	8008384 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	3b01      	subs	r3, #1
 8008376:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008378:	4b09      	ldr	r3, [pc, #36]	@ (80083a0 <SUBGHZSPI_Receive+0xa8>)
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	f003 0301 	and.w	r3, r3, #1
 8008380:	2b01      	cmp	r3, #1
 8008382:	d1ed      	bne.n	8008360 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8008384:	4b06      	ldr	r3, [pc, #24]	@ (80083a0 <SUBGHZSPI_Receive+0xa8>)
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	b2da      	uxtb	r2, r3
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	701a      	strb	r2, [r3, #0]

  return status;
 800838e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008390:	4618      	mov	r0, r3
 8008392:	371c      	adds	r7, #28
 8008394:	46bd      	mov	sp, r7
 8008396:	bc80      	pop	{r7}
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	20000014 	.word	0x20000014
 80083a0:	58010000 	.word	0x58010000
 80083a4:	5801000c 	.word	0x5801000c

080083a8 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	791b      	ldrb	r3, [r3, #4]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d10d      	bne.n	80083d4 <SUBGHZ_CheckDeviceReady+0x2c>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80083b8:	4b0a      	ldr	r3, [pc, #40]	@ (80083e4 <SUBGHZ_CheckDeviceReady+0x3c>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	0c1b      	lsrs	r3, r3, #16
 80083be:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80083c0:	f7ff fb98 	bl	8007af4 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	3b01      	subs	r3, #1
 80083c8:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1f9      	bne.n	80083c4 <SUBGHZ_CheckDeviceReady+0x1c>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80083d0:	f7ff fb80 	bl	8007ad4 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 f807 	bl	80083e8 <SUBGHZ_WaitOnBusy>
 80083da:	4603      	mov	r3, r0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3710      	adds	r7, #16
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	20000014 	.word	0x20000014

080083e8 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b086      	sub	sp, #24
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80083f0:	2300      	movs	r3, #0
 80083f2:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80083f4:	4b12      	ldr	r3, [pc, #72]	@ (8008440 <SUBGHZ_WaitOnBusy+0x58>)
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	4613      	mov	r3, r2
 80083fa:	005b      	lsls	r3, r3, #1
 80083fc:	4413      	add	r3, r2
 80083fe:	00db      	lsls	r3, r3, #3
 8008400:	0d1b      	lsrs	r3, r3, #20
 8008402:	2264      	movs	r2, #100	@ 0x64
 8008404:	fb02 f303 	mul.w	r3, r2, r3
 8008408:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800840a:	f7ff fba1 	bl	8007b50 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800840e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d105      	bne.n	8008422 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2202      	movs	r2, #2
 800841e:	609a      	str	r2, [r3, #8]
      break;
 8008420:	e009      	b.n	8008436 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	3b01      	subs	r3, #1
 8008426:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8008428:	f7ff fb80 	bl	8007b2c <LL_PWR_IsActiveFlag_RFBUSYS>
 800842c:	4602      	mov	r2, r0
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	4013      	ands	r3, r2
 8008432:	2b01      	cmp	r3, #1
 8008434:	d0e9      	beq.n	800840a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8008436:	7dfb      	ldrb	r3, [r7, #23]
}
 8008438:	4618      	mov	r0, r3
 800843a:	3718      	adds	r7, #24
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	20000014 	.word	0x20000014

08008444 <LL_RCC_GetUSARTClockSource>:
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800844c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008450:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	401a      	ands	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	041b      	lsls	r3, r3, #16
 800845c:	4313      	orrs	r3, r2
}
 800845e:	4618      	mov	r0, r3
 8008460:	370c      	adds	r7, #12
 8008462:	46bd      	mov	sp, r7
 8008464:	bc80      	pop	{r7}
 8008466:	4770      	bx	lr

08008468 <LL_RCC_GetLPUARTClockSource>:
{
 8008468:	b480      	push	{r7}
 800846a:	b083      	sub	sp, #12
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008470:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008474:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4013      	ands	r3, r2
}
 800847c:	4618      	mov	r0, r3
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	bc80      	pop	{r7}
 8008484:	4770      	bx	lr

08008486 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008486:	b580      	push	{r7, lr}
 8008488:	b082      	sub	sp, #8
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d101      	bne.n	8008498 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008494:	2301      	movs	r3, #1
 8008496:	e042      	b.n	800851e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d106      	bne.n	80084b0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f7fa fd82 	bl	8002fb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2224      	movs	r2, #36	@ 0x24
 80084b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f022 0201 	bic.w	r2, r2, #1
 80084c6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d002      	beq.n	80084d6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 ff61 	bl	8009398 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 fcea 	bl	8008eb0 <UART_SetConfig>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d101      	bne.n	80084e6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	e01b      	b.n	800851e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	685a      	ldr	r2, [r3, #4]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	689a      	ldr	r2, [r3, #8]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008504:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f042 0201 	orr.w	r2, r2, #1
 8008514:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 ffdf 	bl	80094da <UART_CheckIdleState>
 800851c:	4603      	mov	r3, r0
}
 800851e:	4618      	mov	r0, r3
 8008520:	3708      	adds	r7, #8
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008526:	b580      	push	{r7, lr}
 8008528:	b08a      	sub	sp, #40	@ 0x28
 800852a:	af02      	add	r7, sp, #8
 800852c:	60f8      	str	r0, [r7, #12]
 800852e:	60b9      	str	r1, [r7, #8]
 8008530:	603b      	str	r3, [r7, #0]
 8008532:	4613      	mov	r3, r2
 8008534:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800853c:	2b20      	cmp	r3, #32
 800853e:	f040 8086 	bne.w	800864e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d002      	beq.n	800854e <HAL_UART_Transmit+0x28>
 8008548:	88fb      	ldrh	r3, [r7, #6]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e07e      	b.n	8008650 <HAL_UART_Transmit+0x12a>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2200      	movs	r2, #0
 8008556:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2221      	movs	r2, #33	@ 0x21
 800855e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008562:	f7fa f8bd 	bl	80026e0 <HAL_GetTick>
 8008566:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	88fa      	ldrh	r2, [r7, #6]
 800856c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	88fa      	ldrh	r2, [r7, #6]
 8008574:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	689b      	ldr	r3, [r3, #8]
 800857c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008580:	d108      	bne.n	8008594 <HAL_UART_Transmit+0x6e>
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	691b      	ldr	r3, [r3, #16]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d104      	bne.n	8008594 <HAL_UART_Transmit+0x6e>
    {
      pdata8bits  = NULL;
 800858a:	2300      	movs	r3, #0
 800858c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	61bb      	str	r3, [r7, #24]
 8008592:	e003      	b.n	800859c <HAL_UART_Transmit+0x76>
    }
    else
    {
      pdata8bits  = pData;
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008598:	2300      	movs	r3, #0
 800859a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800859c:	e03a      	b.n	8008614 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	9300      	str	r3, [sp, #0]
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	2200      	movs	r2, #0
 80085a6:	2180      	movs	r1, #128	@ 0x80
 80085a8:	68f8      	ldr	r0, [r7, #12]
 80085aa:	f001 f840 	bl	800962e <UART_WaitOnFlagUntilTimeout>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d005      	beq.n	80085c0 <HAL_UART_Transmit+0x9a>
      {

        huart->gState = HAL_UART_STATE_READY;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2220      	movs	r2, #32
 80085b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80085bc:	2303      	movs	r3, #3
 80085be:	e047      	b.n	8008650 <HAL_UART_Transmit+0x12a>
      }
      if (pdata8bits == NULL)
 80085c0:	69fb      	ldr	r3, [r7, #28]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d10b      	bne.n	80085de <HAL_UART_Transmit+0xb8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	881b      	ldrh	r3, [r3, #0]
 80085ca:	461a      	mov	r2, r3
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	3302      	adds	r3, #2
 80085da:	61bb      	str	r3, [r7, #24]
 80085dc:	e007      	b.n	80085ee <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	781a      	ldrb	r2, [r3, #0]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	3301      	adds	r3, #1
 80085ec:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085f4:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80085f8:	2b21      	cmp	r3, #33	@ 0x21
 80085fa:	d109      	bne.n	8008610 <HAL_UART_Transmit+0xea>
      {
        huart->TxXferCount--;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008602:	b29b      	uxth	r3, r3
 8008604:	3b01      	subs	r3, #1
 8008606:	b29a      	uxth	r2, r3
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800860e:	e001      	b.n	8008614 <HAL_UART_Transmit+0xee>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8008610:	2301      	movs	r3, #1
 8008612:	e01d      	b.n	8008650 <HAL_UART_Transmit+0x12a>
    while (huart->TxXferCount > 0U)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800861a:	b29b      	uxth	r3, r3
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1be      	bne.n	800859e <HAL_UART_Transmit+0x78>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	9300      	str	r3, [sp, #0]
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	2200      	movs	r2, #0
 8008628:	2140      	movs	r1, #64	@ 0x40
 800862a:	68f8      	ldr	r0, [r7, #12]
 800862c:	f000 ffff 	bl	800962e <UART_WaitOnFlagUntilTimeout>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d005      	beq.n	8008642 <HAL_UART_Transmit+0x11c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2220      	movs	r2, #32
 800863a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800863e:	2303      	movs	r3, #3
 8008640:	e006      	b.n	8008650 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2220      	movs	r2, #32
 8008646:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800864a:	2300      	movs	r3, #0
 800864c:	e000      	b.n	8008650 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800864e:	2302      	movs	r3, #2
  }
}
 8008650:	4618      	mov	r0, r3
 8008652:	3720      	adds	r7, #32
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b08a      	sub	sp, #40	@ 0x28
 800865c:	af00      	add	r7, sp, #0
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	60b9      	str	r1, [r7, #8]
 8008662:	4613      	mov	r3, r2
 8008664:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800866c:	2b20      	cmp	r3, #32
 800866e:	d137      	bne.n	80086e0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d002      	beq.n	800867c <HAL_UART_Receive_IT+0x24>
 8008676:	88fb      	ldrh	r3, [r7, #6]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d101      	bne.n	8008680 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	e030      	b.n	80086e2 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a18      	ldr	r2, [pc, #96]	@ (80086ec <HAL_UART_Receive_IT+0x94>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d01f      	beq.n	80086d0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800869a:	2b00      	cmp	r3, #0
 800869c:	d018      	beq.n	80086d0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	e853 3f00 	ldrex	r3, [r3]
 80086aa:	613b      	str	r3, [r7, #16]
   return(result);
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80086b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	461a      	mov	r2, r3
 80086ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086bc:	623b      	str	r3, [r7, #32]
 80086be:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c0:	69f9      	ldr	r1, [r7, #28]
 80086c2:	6a3a      	ldr	r2, [r7, #32]
 80086c4:	e841 2300 	strex	r3, r2, [r1]
 80086c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d1e6      	bne.n	800869e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80086d0:	88fb      	ldrh	r3, [r7, #6]
 80086d2:	461a      	mov	r2, r3
 80086d4:	68b9      	ldr	r1, [r7, #8]
 80086d6:	68f8      	ldr	r0, [r7, #12]
 80086d8:	f001 f816 	bl	8009708 <UART_Start_Receive_IT>
 80086dc:	4603      	mov	r3, r0
 80086de:	e000      	b.n	80086e2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80086e0:	2302      	movs	r3, #2
  }
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3728      	adds	r7, #40	@ 0x28
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	40008000 	.word	0x40008000

080086f0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b08a      	sub	sp, #40	@ 0x28
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	4613      	mov	r3, r2
 80086fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008704:	2b20      	cmp	r3, #32
 8008706:	d167      	bne.n	80087d8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d002      	beq.n	8008714 <HAL_UART_Transmit_DMA+0x24>
 800870e:	88fb      	ldrh	r3, [r7, #6]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d101      	bne.n	8008718 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008714:	2301      	movs	r3, #1
 8008716:	e060      	b.n	80087da <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	88fa      	ldrh	r2, [r7, #6]
 8008722:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	88fa      	ldrh	r2, [r7, #6]
 800872a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2221      	movs	r2, #33	@ 0x21
 800873a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008742:	2b00      	cmp	r3, #0
 8008744:	d028      	beq.n	8008798 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800874a:	4a26      	ldr	r2, [pc, #152]	@ (80087e4 <HAL_UART_Transmit_DMA+0xf4>)
 800874c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008752:	4a25      	ldr	r2, [pc, #148]	@ (80087e8 <HAL_UART_Transmit_DMA+0xf8>)
 8008754:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800875a:	4a24      	ldr	r2, [pc, #144]	@ (80087ec <HAL_UART_Transmit_DMA+0xfc>)
 800875c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008762:	2200      	movs	r2, #0
 8008764:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800876e:	4619      	mov	r1, r3
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	3328      	adds	r3, #40	@ 0x28
 8008776:	461a      	mov	r2, r3
 8008778:	88fb      	ldrh	r3, [r7, #6]
 800877a:	f7fc fb3b 	bl	8004df4 <HAL_DMA_Start_IT>
 800877e:	4603      	mov	r3, r0
 8008780:	2b00      	cmp	r3, #0
 8008782:	d009      	beq.n	8008798 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2210      	movs	r2, #16
 8008788:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2220      	movs	r2, #32
 8008790:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	e020      	b.n	80087da <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2240      	movs	r2, #64	@ 0x40
 800879e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	3308      	adds	r3, #8
 80087a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	613b      	str	r3, [r7, #16]
   return(result);
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	3308      	adds	r3, #8
 80087be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087c0:	623a      	str	r2, [r7, #32]
 80087c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	69f9      	ldr	r1, [r7, #28]
 80087c6:	6a3a      	ldr	r2, [r7, #32]
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e5      	bne.n	80087a0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80087d4:	2300      	movs	r3, #0
 80087d6:	e000      	b.n	80087da <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80087d8:	2302      	movs	r3, #2
  }
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3728      	adds	r7, #40	@ 0x28
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	08009a93 	.word	0x08009a93
 80087e8:	08009b25 	.word	0x08009b25
 80087ec:	08009b41 	.word	0x08009b41

080087f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b0ba      	sub	sp, #232	@ 0xe8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	69db      	ldr	r3, [r3, #28]
 80087fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008816:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800881a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800881e:	4013      	ands	r3, r2
 8008820:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008824:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008828:	2b00      	cmp	r3, #0
 800882a:	d11b      	bne.n	8008864 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800882c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008830:	f003 0320 	and.w	r3, r3, #32
 8008834:	2b00      	cmp	r3, #0
 8008836:	d015      	beq.n	8008864 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800883c:	f003 0320 	and.w	r3, r3, #32
 8008840:	2b00      	cmp	r3, #0
 8008842:	d105      	bne.n	8008850 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800884c:	2b00      	cmp	r3, #0
 800884e:	d009      	beq.n	8008864 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008854:	2b00      	cmp	r3, #0
 8008856:	f000 8300 	beq.w	8008e5a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	4798      	blx	r3
      }
      return;
 8008862:	e2fa      	b.n	8008e5a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008864:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008868:	2b00      	cmp	r3, #0
 800886a:	f000 8123 	beq.w	8008ab4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800886e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008872:	4b8d      	ldr	r3, [pc, #564]	@ (8008aa8 <HAL_UART_IRQHandler+0x2b8>)
 8008874:	4013      	ands	r3, r2
 8008876:	2b00      	cmp	r3, #0
 8008878:	d106      	bne.n	8008888 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800887a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800887e:	4b8b      	ldr	r3, [pc, #556]	@ (8008aac <HAL_UART_IRQHandler+0x2bc>)
 8008880:	4013      	ands	r3, r2
 8008882:	2b00      	cmp	r3, #0
 8008884:	f000 8116 	beq.w	8008ab4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800888c:	f003 0301 	and.w	r3, r3, #1
 8008890:	2b00      	cmp	r3, #0
 8008892:	d011      	beq.n	80088b8 <HAL_UART_IRQHandler+0xc8>
 8008894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00b      	beq.n	80088b8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2201      	movs	r2, #1
 80088a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ae:	f043 0201 	orr.w	r2, r3, #1
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088bc:	f003 0302 	and.w	r3, r3, #2
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d011      	beq.n	80088e8 <HAL_UART_IRQHandler+0xf8>
 80088c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088c8:	f003 0301 	and.w	r3, r3, #1
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00b      	beq.n	80088e8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	2202      	movs	r2, #2
 80088d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088de:	f043 0204 	orr.w	r2, r3, #4
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088ec:	f003 0304 	and.w	r3, r3, #4
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d011      	beq.n	8008918 <HAL_UART_IRQHandler+0x128>
 80088f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00b      	beq.n	8008918 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2204      	movs	r2, #4
 8008906:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800890e:	f043 0202 	orr.w	r2, r3, #2
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800891c:	f003 0308 	and.w	r3, r3, #8
 8008920:	2b00      	cmp	r3, #0
 8008922:	d017      	beq.n	8008954 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008928:	f003 0320 	and.w	r3, r3, #32
 800892c:	2b00      	cmp	r3, #0
 800892e:	d105      	bne.n	800893c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008930:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008934:	4b5c      	ldr	r3, [pc, #368]	@ (8008aa8 <HAL_UART_IRQHandler+0x2b8>)
 8008936:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008938:	2b00      	cmp	r3, #0
 800893a:	d00b      	beq.n	8008954 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	2208      	movs	r2, #8
 8008942:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800894a:	f043 0208 	orr.w	r2, r3, #8
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008958:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800895c:	2b00      	cmp	r3, #0
 800895e:	d012      	beq.n	8008986 <HAL_UART_IRQHandler+0x196>
 8008960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008964:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008968:	2b00      	cmp	r3, #0
 800896a:	d00c      	beq.n	8008986 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008974:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800897c:	f043 0220 	orr.w	r2, r3, #32
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 8266 	beq.w	8008e5e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008996:	f003 0320 	and.w	r3, r3, #32
 800899a:	2b00      	cmp	r3, #0
 800899c:	d013      	beq.n	80089c6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800899e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a2:	f003 0320 	and.w	r3, r3, #32
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d105      	bne.n	80089b6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80089aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d007      	beq.n	80089c6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d003      	beq.n	80089c6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089da:	2b40      	cmp	r3, #64	@ 0x40
 80089dc:	d005      	beq.n	80089ea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80089de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80089e2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d054      	beq.n	8008a94 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 ffec 	bl	80099c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089fa:	2b40      	cmp	r3, #64	@ 0x40
 80089fc:	d146      	bne.n	8008a8c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	3308      	adds	r3, #8
 8008a04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a0c:	e853 3f00 	ldrex	r3, [r3]
 8008a10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	3308      	adds	r3, #8
 8008a26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a2a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a3a:	e841 2300 	strex	r3, r2, [r1]
 8008a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d1d9      	bne.n	80089fe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d017      	beq.n	8008a84 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a5a:	4a15      	ldr	r2, [pc, #84]	@ (8008ab0 <HAL_UART_IRQHandler+0x2c0>)
 8008a5c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a64:	4618      	mov	r0, r3
 8008a66:	f7fc faa1 	bl	8004fac <HAL_DMA_Abort_IT>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d019      	beq.n	8008aa4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008a7e:	4610      	mov	r0, r2
 8008a80:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a82:	e00f      	b.n	8008aa4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 f9fe 	bl	8008e86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a8a:	e00b      	b.n	8008aa4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 f9fa 	bl	8008e86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a92:	e007      	b.n	8008aa4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 f9f6 	bl	8008e86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008aa2:	e1dc      	b.n	8008e5e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aa4:	bf00      	nop
    return;
 8008aa6:	e1da      	b.n	8008e5e <HAL_UART_IRQHandler+0x66e>
 8008aa8:	10000001 	.word	0x10000001
 8008aac:	04000120 	.word	0x04000120
 8008ab0:	08009bb1 	.word	0x08009bb1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	f040 8170 	bne.w	8008d9e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ac2:	f003 0310 	and.w	r3, r3, #16
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f000 8169 	beq.w	8008d9e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ad0:	f003 0310 	and.w	r3, r3, #16
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	f000 8162 	beq.w	8008d9e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	2210      	movs	r2, #16
 8008ae0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008aec:	2b40      	cmp	r3, #64	@ 0x40
 8008aee:	f040 80d8 	bne.w	8008ca2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	f000 80af 	beq.w	8008c68 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008b10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b14:	429a      	cmp	r2, r3
 8008b16:	f080 80a7 	bcs.w	8008c68 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f003 0320 	and.w	r3, r3, #32
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	f040 8087 	bne.w	8008c46 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b44:	e853 3f00 	ldrex	r3, [r3]
 8008b48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008b66:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b72:	e841 2300 	strex	r3, r2, [r1]
 8008b76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d1da      	bne.n	8008b38 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	3308      	adds	r3, #8
 8008b88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b8c:	e853 3f00 	ldrex	r3, [r3]
 8008b90:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b94:	f023 0301 	bic.w	r3, r3, #1
 8008b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	3308      	adds	r3, #8
 8008ba2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008ba6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008baa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bb2:	e841 2300 	strex	r3, r2, [r1]
 8008bb6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d1e1      	bne.n	8008b82 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	3308      	adds	r3, #8
 8008bc4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bc8:	e853 3f00 	ldrex	r3, [r3]
 8008bcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008bce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	3308      	adds	r3, #8
 8008bde:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008be2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008be4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008be8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bea:	e841 2300 	strex	r3, r2, [r1]
 8008bee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008bf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d1e3      	bne.n	8008bbe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2220      	movs	r2, #32
 8008bfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c0c:	e853 3f00 	ldrex	r3, [r3]
 8008c10:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c14:	f023 0310 	bic.w	r3, r3, #16
 8008c18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	461a      	mov	r2, r3
 8008c22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c26:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c28:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c2e:	e841 2300 	strex	r3, r2, [r1]
 8008c32:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1e4      	bne.n	8008c04 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c40:	4618      	mov	r0, r3
 8008c42:	f7fc f955 	bl	8004ef0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2202      	movs	r2, #2
 8008c4a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	1ad3      	subs	r3, r2, r3
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	4619      	mov	r1, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f919 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008c66:	e0fc      	b.n	8008e62 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c72:	429a      	cmp	r2, r3
 8008c74:	f040 80f5 	bne.w	8008e62 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f003 0320 	and.w	r3, r3, #32
 8008c86:	2b20      	cmp	r3, #32
 8008c88:	f040 80eb 	bne.w	8008e62 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c98:	4619      	mov	r1, r3
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f8fc 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
      return;
 8008ca0:	e0df      	b.n	8008e62 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	1ad3      	subs	r3, r2, r3
 8008cb2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	f000 80d1 	beq.w	8008e66 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008cc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	f000 80cc 	beq.w	8008e66 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd6:	e853 3f00 	ldrex	r3, [r3]
 8008cda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ce2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	461a      	mov	r2, r3
 8008cec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cf2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cf8:	e841 2300 	strex	r3, r2, [r1]
 8008cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d1e4      	bne.n	8008cce <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	3308      	adds	r3, #8
 8008d0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d0e:	e853 3f00 	ldrex	r3, [r3]
 8008d12:	623b      	str	r3, [r7, #32]
   return(result);
 8008d14:	6a3b      	ldr	r3, [r7, #32]
 8008d16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d1a:	f023 0301 	bic.w	r3, r3, #1
 8008d1e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	3308      	adds	r3, #8
 8008d28:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d2c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d34:	e841 2300 	strex	r3, r2, [r1]
 8008d38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d1e1      	bne.n	8008d04 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2220      	movs	r2, #32
 8008d44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f023 0310 	bic.w	r3, r3, #16
 8008d68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	461a      	mov	r2, r3
 8008d72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008d76:	61fb      	str	r3, [r7, #28]
 8008d78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7a:	69b9      	ldr	r1, [r7, #24]
 8008d7c:	69fa      	ldr	r2, [r7, #28]
 8008d7e:	e841 2300 	strex	r3, r2, [r1]
 8008d82:	617b      	str	r3, [r7, #20]
   return(result);
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d1e4      	bne.n	8008d54 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2202      	movs	r2, #2
 8008d8e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d94:	4619      	mov	r1, r3
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 f87e 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008d9c:	e063      	b.n	8008e66 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d00e      	beq.n	8008dc8 <HAL_UART_IRQHandler+0x5d8>
 8008daa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d008      	beq.n	8008dc8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008dbe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f001 fc4f 	bl	800a664 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008dc6:	e051      	b.n	8008e6c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d014      	beq.n	8008dfe <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d105      	bne.n	8008dec <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008de4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d008      	beq.n	8008dfe <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d03a      	beq.n	8008e6a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	4798      	blx	r3
    }
    return;
 8008dfc:	e035      	b.n	8008e6a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d009      	beq.n	8008e1e <HAL_UART_IRQHandler+0x62e>
 8008e0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d003      	beq.n	8008e1e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 fed8 	bl	8009bcc <UART_EndTransmit_IT>
    return;
 8008e1c:	e026      	b.n	8008e6c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d009      	beq.n	8008e3e <HAL_UART_IRQHandler+0x64e>
 8008e2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e2e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d003      	beq.n	8008e3e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f001 fc26 	bl	800a688 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e3c:	e016      	b.n	8008e6c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d010      	beq.n	8008e6c <HAL_UART_IRQHandler+0x67c>
 8008e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	da0c      	bge.n	8008e6c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f001 fc0f 	bl	800a676 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e58:	e008      	b.n	8008e6c <HAL_UART_IRQHandler+0x67c>
      return;
 8008e5a:	bf00      	nop
 8008e5c:	e006      	b.n	8008e6c <HAL_UART_IRQHandler+0x67c>
    return;
 8008e5e:	bf00      	nop
 8008e60:	e004      	b.n	8008e6c <HAL_UART_IRQHandler+0x67c>
      return;
 8008e62:	bf00      	nop
 8008e64:	e002      	b.n	8008e6c <HAL_UART_IRQHandler+0x67c>
      return;
 8008e66:	bf00      	nop
 8008e68:	e000      	b.n	8008e6c <HAL_UART_IRQHandler+0x67c>
    return;
 8008e6a:	bf00      	nop
  }
}
 8008e6c:	37e8      	adds	r7, #232	@ 0xe8
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop

08008e74 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bc80      	pop	{r7}
 8008e84:	4770      	bx	lr

08008e86 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e86:	b480      	push	{r7}
 8008e88:	b083      	sub	sp, #12
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008e8e:	bf00      	nop
 8008e90:	370c      	adds	r7, #12
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bc80      	pop	{r7}
 8008e96:	4770      	bx	lr

08008e98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ea4:	bf00      	nop
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bc80      	pop	{r7}
 8008eac:	4770      	bx	lr
	...

08008eb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008eb4:	b08c      	sub	sp, #48	@ 0x30
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	689a      	ldr	r2, [r3, #8]
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	691b      	ldr	r3, [r3, #16]
 8008ec8:	431a      	orrs	r2, r3
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	695b      	ldr	r3, [r3, #20]
 8008ece:	431a      	orrs	r2, r3
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	69db      	ldr	r3, [r3, #28]
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	4b94      	ldr	r3, [pc, #592]	@ (8009130 <UART_SetConfig+0x280>)
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	697a      	ldr	r2, [r7, #20]
 8008ee4:	6812      	ldr	r2, [r2, #0]
 8008ee6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ee8:	430b      	orrs	r3, r1
 8008eea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	68da      	ldr	r2, [r3, #12]
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	430a      	orrs	r2, r1
 8008f00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	699b      	ldr	r3, [r3, #24]
 8008f06:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a89      	ldr	r2, [pc, #548]	@ (8009134 <UART_SetConfig+0x284>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d004      	beq.n	8008f1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	6a1b      	ldr	r3, [r3, #32]
 8008f16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	689b      	ldr	r3, [r3, #8]
 8008f22:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008f26:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008f2a:	697a      	ldr	r2, [r7, #20]
 8008f2c:	6812      	ldr	r2, [r2, #0]
 8008f2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f30:	430b      	orrs	r3, r1
 8008f32:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3a:	f023 010f 	bic.w	r1, r3, #15
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	430a      	orrs	r2, r1
 8008f48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a7a      	ldr	r2, [pc, #488]	@ (8009138 <UART_SetConfig+0x288>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d127      	bne.n	8008fa4 <UART_SetConfig+0xf4>
 8008f54:	2003      	movs	r0, #3
 8008f56:	f7ff fa75 	bl	8008444 <LL_RCC_GetUSARTClockSource>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8008f60:	2b03      	cmp	r3, #3
 8008f62:	d81b      	bhi.n	8008f9c <UART_SetConfig+0xec>
 8008f64:	a201      	add	r2, pc, #4	@ (adr r2, 8008f6c <UART_SetConfig+0xbc>)
 8008f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f6a:	bf00      	nop
 8008f6c:	08008f7d 	.word	0x08008f7d
 8008f70:	08008f8d 	.word	0x08008f8d
 8008f74:	08008f85 	.word	0x08008f85
 8008f78:	08008f95 	.word	0x08008f95
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f82:	e080      	b.n	8009086 <UART_SetConfig+0x1d6>
 8008f84:	2302      	movs	r3, #2
 8008f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f8a:	e07c      	b.n	8009086 <UART_SetConfig+0x1d6>
 8008f8c:	2304      	movs	r3, #4
 8008f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f92:	e078      	b.n	8009086 <UART_SetConfig+0x1d6>
 8008f94:	2308      	movs	r3, #8
 8008f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f9a:	e074      	b.n	8009086 <UART_SetConfig+0x1d6>
 8008f9c:	2310      	movs	r3, #16
 8008f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fa2:	e070      	b.n	8009086 <UART_SetConfig+0x1d6>
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a64      	ldr	r2, [pc, #400]	@ (800913c <UART_SetConfig+0x28c>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d138      	bne.n	8009020 <UART_SetConfig+0x170>
 8008fae:	200c      	movs	r0, #12
 8008fb0:	f7ff fa48 	bl	8008444 <LL_RCC_GetUSARTClockSource>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8008fba:	2b0c      	cmp	r3, #12
 8008fbc:	d82c      	bhi.n	8009018 <UART_SetConfig+0x168>
 8008fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8008fc4 <UART_SetConfig+0x114>)
 8008fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc4:	08008ff9 	.word	0x08008ff9
 8008fc8:	08009019 	.word	0x08009019
 8008fcc:	08009019 	.word	0x08009019
 8008fd0:	08009019 	.word	0x08009019
 8008fd4:	08009009 	.word	0x08009009
 8008fd8:	08009019 	.word	0x08009019
 8008fdc:	08009019 	.word	0x08009019
 8008fe0:	08009019 	.word	0x08009019
 8008fe4:	08009001 	.word	0x08009001
 8008fe8:	08009019 	.word	0x08009019
 8008fec:	08009019 	.word	0x08009019
 8008ff0:	08009019 	.word	0x08009019
 8008ff4:	08009011 	.word	0x08009011
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ffe:	e042      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009000:	2302      	movs	r3, #2
 8009002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009006:	e03e      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009008:	2304      	movs	r3, #4
 800900a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800900e:	e03a      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009010:	2308      	movs	r3, #8
 8009012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009016:	e036      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009018:	2310      	movs	r3, #16
 800901a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800901e:	e032      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a43      	ldr	r2, [pc, #268]	@ (8009134 <UART_SetConfig+0x284>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d12a      	bne.n	8009080 <UART_SetConfig+0x1d0>
 800902a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800902e:	f7ff fa1b 	bl	8008468 <LL_RCC_GetLPUARTClockSource>
 8009032:	4603      	mov	r3, r0
 8009034:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009038:	d01a      	beq.n	8009070 <UART_SetConfig+0x1c0>
 800903a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800903e:	d81b      	bhi.n	8009078 <UART_SetConfig+0x1c8>
 8009040:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009044:	d00c      	beq.n	8009060 <UART_SetConfig+0x1b0>
 8009046:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800904a:	d815      	bhi.n	8009078 <UART_SetConfig+0x1c8>
 800904c:	2b00      	cmp	r3, #0
 800904e:	d003      	beq.n	8009058 <UART_SetConfig+0x1a8>
 8009050:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009054:	d008      	beq.n	8009068 <UART_SetConfig+0x1b8>
 8009056:	e00f      	b.n	8009078 <UART_SetConfig+0x1c8>
 8009058:	2300      	movs	r3, #0
 800905a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800905e:	e012      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009060:	2302      	movs	r3, #2
 8009062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009066:	e00e      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009068:	2304      	movs	r3, #4
 800906a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800906e:	e00a      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009070:	2308      	movs	r3, #8
 8009072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009076:	e006      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009078:	2310      	movs	r3, #16
 800907a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800907e:	e002      	b.n	8009086 <UART_SetConfig+0x1d6>
 8009080:	2310      	movs	r3, #16
 8009082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a2a      	ldr	r2, [pc, #168]	@ (8009134 <UART_SetConfig+0x284>)
 800908c:	4293      	cmp	r3, r2
 800908e:	f040 80a4 	bne.w	80091da <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009092:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009096:	2b08      	cmp	r3, #8
 8009098:	d823      	bhi.n	80090e2 <UART_SetConfig+0x232>
 800909a:	a201      	add	r2, pc, #4	@ (adr r2, 80090a0 <UART_SetConfig+0x1f0>)
 800909c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a0:	080090c5 	.word	0x080090c5
 80090a4:	080090e3 	.word	0x080090e3
 80090a8:	080090cd 	.word	0x080090cd
 80090ac:	080090e3 	.word	0x080090e3
 80090b0:	080090d3 	.word	0x080090d3
 80090b4:	080090e3 	.word	0x080090e3
 80090b8:	080090e3 	.word	0x080090e3
 80090bc:	080090e3 	.word	0x080090e3
 80090c0:	080090db 	.word	0x080090db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090c4:	f7fd fe78 	bl	8006db8 <HAL_RCC_GetPCLK1Freq>
 80090c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090ca:	e010      	b.n	80090ee <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090cc:	4b1c      	ldr	r3, [pc, #112]	@ (8009140 <UART_SetConfig+0x290>)
 80090ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090d0:	e00d      	b.n	80090ee <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80090d2:	f7fd fdbd 	bl	8006c50 <HAL_RCC_GetSysClockFreq>
 80090d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090d8:	e009      	b.n	80090ee <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80090da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090e0:	e005      	b.n	80090ee <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80090e2:	2300      	movs	r3, #0
 80090e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80090ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80090ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f000 8137 	beq.w	8009364 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090fa:	4a12      	ldr	r2, [pc, #72]	@ (8009144 <UART_SetConfig+0x294>)
 80090fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009100:	461a      	mov	r2, r3
 8009102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009104:	fbb3 f3f2 	udiv	r3, r3, r2
 8009108:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	685a      	ldr	r2, [r3, #4]
 800910e:	4613      	mov	r3, r2
 8009110:	005b      	lsls	r3, r3, #1
 8009112:	4413      	add	r3, r2
 8009114:	69ba      	ldr	r2, [r7, #24]
 8009116:	429a      	cmp	r2, r3
 8009118:	d305      	bcc.n	8009126 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009120:	69ba      	ldr	r2, [r7, #24]
 8009122:	429a      	cmp	r2, r3
 8009124:	d910      	bls.n	8009148 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8009126:	2301      	movs	r3, #1
 8009128:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800912c:	e11a      	b.n	8009364 <UART_SetConfig+0x4b4>
 800912e:	bf00      	nop
 8009130:	cfff69f3 	.word	0xcfff69f3
 8009134:	40008000 	.word	0x40008000
 8009138:	40013800 	.word	0x40013800
 800913c:	40004400 	.word	0x40004400
 8009140:	00f42400 	.word	0x00f42400
 8009144:	08021064 	.word	0x08021064
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800914a:	2200      	movs	r2, #0
 800914c:	60bb      	str	r3, [r7, #8]
 800914e:	60fa      	str	r2, [r7, #12]
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009154:	4a8e      	ldr	r2, [pc, #568]	@ (8009390 <UART_SetConfig+0x4e0>)
 8009156:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800915a:	b29b      	uxth	r3, r3
 800915c:	2200      	movs	r2, #0
 800915e:	603b      	str	r3, [r7, #0]
 8009160:	607a      	str	r2, [r7, #4]
 8009162:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009166:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800916a:	f7f7 ff19 	bl	8000fa0 <__aeabi_uldivmod>
 800916e:	4602      	mov	r2, r0
 8009170:	460b      	mov	r3, r1
 8009172:	4610      	mov	r0, r2
 8009174:	4619      	mov	r1, r3
 8009176:	f04f 0200 	mov.w	r2, #0
 800917a:	f04f 0300 	mov.w	r3, #0
 800917e:	020b      	lsls	r3, r1, #8
 8009180:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009184:	0202      	lsls	r2, r0, #8
 8009186:	6979      	ldr	r1, [r7, #20]
 8009188:	6849      	ldr	r1, [r1, #4]
 800918a:	0849      	lsrs	r1, r1, #1
 800918c:	2000      	movs	r0, #0
 800918e:	460c      	mov	r4, r1
 8009190:	4605      	mov	r5, r0
 8009192:	eb12 0804 	adds.w	r8, r2, r4
 8009196:	eb43 0905 	adc.w	r9, r3, r5
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	2200      	movs	r2, #0
 80091a0:	469a      	mov	sl, r3
 80091a2:	4693      	mov	fp, r2
 80091a4:	4652      	mov	r2, sl
 80091a6:	465b      	mov	r3, fp
 80091a8:	4640      	mov	r0, r8
 80091aa:	4649      	mov	r1, r9
 80091ac:	f7f7 fef8 	bl	8000fa0 <__aeabi_uldivmod>
 80091b0:	4602      	mov	r2, r0
 80091b2:	460b      	mov	r3, r1
 80091b4:	4613      	mov	r3, r2
 80091b6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80091b8:	6a3b      	ldr	r3, [r7, #32]
 80091ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091be:	d308      	bcc.n	80091d2 <UART_SetConfig+0x322>
 80091c0:	6a3b      	ldr	r3, [r7, #32]
 80091c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80091c6:	d204      	bcs.n	80091d2 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6a3a      	ldr	r2, [r7, #32]
 80091ce:	60da      	str	r2, [r3, #12]
 80091d0:	e0c8      	b.n	8009364 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80091d2:	2301      	movs	r3, #1
 80091d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091d8:	e0c4      	b.n	8009364 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	69db      	ldr	r3, [r3, #28]
 80091de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091e2:	d167      	bne.n	80092b4 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80091e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091e8:	2b08      	cmp	r3, #8
 80091ea:	d828      	bhi.n	800923e <UART_SetConfig+0x38e>
 80091ec:	a201      	add	r2, pc, #4	@ (adr r2, 80091f4 <UART_SetConfig+0x344>)
 80091ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f2:	bf00      	nop
 80091f4:	08009219 	.word	0x08009219
 80091f8:	08009221 	.word	0x08009221
 80091fc:	08009229 	.word	0x08009229
 8009200:	0800923f 	.word	0x0800923f
 8009204:	0800922f 	.word	0x0800922f
 8009208:	0800923f 	.word	0x0800923f
 800920c:	0800923f 	.word	0x0800923f
 8009210:	0800923f 	.word	0x0800923f
 8009214:	08009237 	.word	0x08009237
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009218:	f7fd fdce 	bl	8006db8 <HAL_RCC_GetPCLK1Freq>
 800921c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800921e:	e014      	b.n	800924a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009220:	f7fd fddc 	bl	8006ddc <HAL_RCC_GetPCLK2Freq>
 8009224:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009226:	e010      	b.n	800924a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009228:	4b5a      	ldr	r3, [pc, #360]	@ (8009394 <UART_SetConfig+0x4e4>)
 800922a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800922c:	e00d      	b.n	800924a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800922e:	f7fd fd0f 	bl	8006c50 <HAL_RCC_GetSysClockFreq>
 8009232:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009234:	e009      	b.n	800924a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800923a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800923c:	e005      	b.n	800924a <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800923e:	2300      	movs	r3, #0
 8009240:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009242:	2301      	movs	r3, #1
 8009244:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009248:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800924a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924c:	2b00      	cmp	r3, #0
 800924e:	f000 8089 	beq.w	8009364 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009256:	4a4e      	ldr	r2, [pc, #312]	@ (8009390 <UART_SetConfig+0x4e0>)
 8009258:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800925c:	461a      	mov	r2, r3
 800925e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009260:	fbb3 f3f2 	udiv	r3, r3, r2
 8009264:	005a      	lsls	r2, r3, #1
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	085b      	lsrs	r3, r3, #1
 800926c:	441a      	add	r2, r3
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	fbb2 f3f3 	udiv	r3, r2, r3
 8009276:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009278:	6a3b      	ldr	r3, [r7, #32]
 800927a:	2b0f      	cmp	r3, #15
 800927c:	d916      	bls.n	80092ac <UART_SetConfig+0x3fc>
 800927e:	6a3b      	ldr	r3, [r7, #32]
 8009280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009284:	d212      	bcs.n	80092ac <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009286:	6a3b      	ldr	r3, [r7, #32]
 8009288:	b29b      	uxth	r3, r3
 800928a:	f023 030f 	bic.w	r3, r3, #15
 800928e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009290:	6a3b      	ldr	r3, [r7, #32]
 8009292:	085b      	lsrs	r3, r3, #1
 8009294:	b29b      	uxth	r3, r3
 8009296:	f003 0307 	and.w	r3, r3, #7
 800929a:	b29a      	uxth	r2, r3
 800929c:	8bfb      	ldrh	r3, [r7, #30]
 800929e:	4313      	orrs	r3, r2
 80092a0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	8bfa      	ldrh	r2, [r7, #30]
 80092a8:	60da      	str	r2, [r3, #12]
 80092aa:	e05b      	b.n	8009364 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80092ac:	2301      	movs	r3, #1
 80092ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80092b2:	e057      	b.n	8009364 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80092b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80092b8:	2b08      	cmp	r3, #8
 80092ba:	d828      	bhi.n	800930e <UART_SetConfig+0x45e>
 80092bc:	a201      	add	r2, pc, #4	@ (adr r2, 80092c4 <UART_SetConfig+0x414>)
 80092be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c2:	bf00      	nop
 80092c4:	080092e9 	.word	0x080092e9
 80092c8:	080092f1 	.word	0x080092f1
 80092cc:	080092f9 	.word	0x080092f9
 80092d0:	0800930f 	.word	0x0800930f
 80092d4:	080092ff 	.word	0x080092ff
 80092d8:	0800930f 	.word	0x0800930f
 80092dc:	0800930f 	.word	0x0800930f
 80092e0:	0800930f 	.word	0x0800930f
 80092e4:	08009307 	.word	0x08009307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092e8:	f7fd fd66 	bl	8006db8 <HAL_RCC_GetPCLK1Freq>
 80092ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092ee:	e014      	b.n	800931a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092f0:	f7fd fd74 	bl	8006ddc <HAL_RCC_GetPCLK2Freq>
 80092f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092f6:	e010      	b.n	800931a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092f8:	4b26      	ldr	r3, [pc, #152]	@ (8009394 <UART_SetConfig+0x4e4>)
 80092fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092fc:	e00d      	b.n	800931a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092fe:	f7fd fca7 	bl	8006c50 <HAL_RCC_GetSysClockFreq>
 8009302:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009304:	e009      	b.n	800931a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800930a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800930c:	e005      	b.n	800931a <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800930e:	2300      	movs	r3, #0
 8009310:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009312:	2301      	movs	r3, #1
 8009314:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009318:	bf00      	nop
    }

    if (pclk != 0U)
 800931a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931c:	2b00      	cmp	r3, #0
 800931e:	d021      	beq.n	8009364 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009324:	4a1a      	ldr	r2, [pc, #104]	@ (8009390 <UART_SetConfig+0x4e0>)
 8009326:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800932a:	461a      	mov	r2, r3
 800932c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	085b      	lsrs	r3, r3, #1
 8009338:	441a      	add	r2, r3
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	685b      	ldr	r3, [r3, #4]
 800933e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009342:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009344:	6a3b      	ldr	r3, [r7, #32]
 8009346:	2b0f      	cmp	r3, #15
 8009348:	d909      	bls.n	800935e <UART_SetConfig+0x4ae>
 800934a:	6a3b      	ldr	r3, [r7, #32]
 800934c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009350:	d205      	bcs.n	800935e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009352:	6a3b      	ldr	r3, [r7, #32]
 8009354:	b29a      	uxth	r2, r3
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	60da      	str	r2, [r3, #12]
 800935c:	e002      	b.n	8009364 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	2201      	movs	r2, #1
 8009368:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	2201      	movs	r2, #1
 8009370:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	2200      	movs	r2, #0
 8009378:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	2200      	movs	r2, #0
 800937e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009380:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009384:	4618      	mov	r0, r3
 8009386:	3730      	adds	r7, #48	@ 0x30
 8009388:	46bd      	mov	sp, r7
 800938a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800938e:	bf00      	nop
 8009390:	08021064 	.word	0x08021064
 8009394:	00f42400 	.word	0x00f42400

08009398 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009398:	b480      	push	{r7}
 800939a:	b083      	sub	sp, #12
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093a4:	f003 0308 	and.w	r3, r3, #8
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d00a      	beq.n	80093c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	430a      	orrs	r2, r1
 80093c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00a      	beq.n	80093e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	430a      	orrs	r2, r1
 80093e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093e8:	f003 0302 	and.w	r3, r3, #2
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00a      	beq.n	8009406 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	430a      	orrs	r2, r1
 8009404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800940a:	f003 0304 	and.w	r3, r3, #4
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00a      	beq.n	8009428 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	430a      	orrs	r2, r1
 8009426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800942c:	f003 0310 	and.w	r3, r3, #16
 8009430:	2b00      	cmp	r3, #0
 8009432:	d00a      	beq.n	800944a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	689b      	ldr	r3, [r3, #8]
 800943a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	430a      	orrs	r2, r1
 8009448:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800944e:	f003 0320 	and.w	r3, r3, #32
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00a      	beq.n	800946c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	430a      	orrs	r2, r1
 800946a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009474:	2b00      	cmp	r3, #0
 8009476:	d01a      	beq.n	80094ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	430a      	orrs	r2, r1
 800948c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009492:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009496:	d10a      	bne.n	80094ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	430a      	orrs	r2, r1
 80094ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d00a      	beq.n	80094d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	685b      	ldr	r3, [r3, #4]
 80094c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	430a      	orrs	r2, r1
 80094ce:	605a      	str	r2, [r3, #4]
  }
}
 80094d0:	bf00      	nop
 80094d2:	370c      	adds	r7, #12
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bc80      	pop	{r7}
 80094d8:	4770      	bx	lr

080094da <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80094da:	b580      	push	{r7, lr}
 80094dc:	b098      	sub	sp, #96	@ 0x60
 80094de:	af02      	add	r7, sp, #8
 80094e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80094ea:	f7f9 f8f9 	bl	80026e0 <HAL_GetTick>
 80094ee:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f003 0308 	and.w	r3, r3, #8
 80094fa:	2b08      	cmp	r3, #8
 80094fc:	d12f      	bne.n	800955e <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009502:	9300      	str	r3, [sp, #0]
 8009504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009506:	2200      	movs	r2, #0
 8009508:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 f88e 	bl	800962e <UART_WaitOnFlagUntilTimeout>
 8009512:	4603      	mov	r3, r0
 8009514:	2b00      	cmp	r3, #0
 8009516:	d022      	beq.n	800955e <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009520:	e853 3f00 	ldrex	r3, [r3]
 8009524:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009528:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800952c:	653b      	str	r3, [r7, #80]	@ 0x50
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	461a      	mov	r2, r3
 8009534:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009536:	647b      	str	r3, [r7, #68]	@ 0x44
 8009538:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800953c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800953e:	e841 2300 	strex	r3, r2, [r1]
 8009542:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009546:	2b00      	cmp	r3, #0
 8009548:	d1e6      	bne.n	8009518 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2220      	movs	r2, #32
 800954e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2200      	movs	r2, #0
 8009556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800955a:	2303      	movs	r3, #3
 800955c:	e063      	b.n	8009626 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f003 0304 	and.w	r3, r3, #4
 8009568:	2b04      	cmp	r3, #4
 800956a:	d149      	bne.n	8009600 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800956c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009570:	9300      	str	r3, [sp, #0]
 8009572:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009574:	2200      	movs	r2, #0
 8009576:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f000 f857 	bl	800962e <UART_WaitOnFlagUntilTimeout>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d03c      	beq.n	8009600 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800958c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958e:	e853 3f00 	ldrex	r3, [r3]
 8009592:	623b      	str	r3, [r7, #32]
   return(result);
 8009594:	6a3b      	ldr	r3, [r7, #32]
 8009596:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800959a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	461a      	mov	r2, r3
 80095a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80095a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ac:	e841 2300 	strex	r3, r2, [r1]
 80095b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d1e6      	bne.n	8009586 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	3308      	adds	r3, #8
 80095be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	e853 3f00 	ldrex	r3, [r3]
 80095c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f023 0301 	bic.w	r3, r3, #1
 80095ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	3308      	adds	r3, #8
 80095d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095d8:	61fa      	str	r2, [r7, #28]
 80095da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095dc:	69b9      	ldr	r1, [r7, #24]
 80095de:	69fa      	ldr	r2, [r7, #28]
 80095e0:	e841 2300 	strex	r3, r2, [r1]
 80095e4:	617b      	str	r3, [r7, #20]
   return(result);
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d1e5      	bne.n	80095b8 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2220      	movs	r2, #32
 80095f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e012      	b.n	8009626 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2220      	movs	r2, #32
 8009604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2220      	movs	r2, #32
 800960c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009624:	2300      	movs	r3, #0
}
 8009626:	4618      	mov	r0, r3
 8009628:	3758      	adds	r7, #88	@ 0x58
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b084      	sub	sp, #16
 8009632:	af00      	add	r7, sp, #0
 8009634:	60f8      	str	r0, [r7, #12]
 8009636:	60b9      	str	r1, [r7, #8]
 8009638:	603b      	str	r3, [r7, #0]
 800963a:	4613      	mov	r3, r2
 800963c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800963e:	e04f      	b.n	80096e0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009640:	69bb      	ldr	r3, [r7, #24]
 8009642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009646:	d04b      	beq.n	80096e0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009648:	f7f9 f84a 	bl	80026e0 <HAL_GetTick>
 800964c:	4602      	mov	r2, r0
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	1ad3      	subs	r3, r2, r3
 8009652:	69ba      	ldr	r2, [r7, #24]
 8009654:	429a      	cmp	r2, r3
 8009656:	d302      	bcc.n	800965e <UART_WaitOnFlagUntilTimeout+0x30>
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d101      	bne.n	8009662 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800965e:	2303      	movs	r3, #3
 8009660:	e04e      	b.n	8009700 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f003 0304 	and.w	r3, r3, #4
 800966c:	2b00      	cmp	r3, #0
 800966e:	d037      	beq.n	80096e0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	2b80      	cmp	r3, #128	@ 0x80
 8009674:	d034      	beq.n	80096e0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	2b40      	cmp	r3, #64	@ 0x40
 800967a:	d031      	beq.n	80096e0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	f003 0308 	and.w	r3, r3, #8
 8009686:	2b08      	cmp	r3, #8
 8009688:	d110      	bne.n	80096ac <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2208      	movs	r2, #8
 8009690:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f000 f998 	bl	80099c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2208      	movs	r2, #8
 800969c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2200      	movs	r2, #0
 80096a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80096a8:	2301      	movs	r3, #1
 80096aa:	e029      	b.n	8009700 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	69db      	ldr	r3, [r3, #28]
 80096b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80096b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096ba:	d111      	bne.n	80096e0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80096c4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096c6:	68f8      	ldr	r0, [r7, #12]
 80096c8:	f000 f97e 	bl	80099c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2220      	movs	r2, #32
 80096d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2200      	movs	r2, #0
 80096d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80096dc:	2303      	movs	r3, #3
 80096de:	e00f      	b.n	8009700 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	69da      	ldr	r2, [r3, #28]
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	4013      	ands	r3, r2
 80096ea:	68ba      	ldr	r2, [r7, #8]
 80096ec:	429a      	cmp	r2, r3
 80096ee:	bf0c      	ite	eq
 80096f0:	2301      	moveq	r3, #1
 80096f2:	2300      	movne	r3, #0
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	461a      	mov	r2, r3
 80096f8:	79fb      	ldrb	r3, [r7, #7]
 80096fa:	429a      	cmp	r2, r3
 80096fc:	d0a0      	beq.n	8009640 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009708:	b480      	push	{r7}
 800970a:	b0a3      	sub	sp, #140	@ 0x8c
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	4613      	mov	r3, r2
 8009714:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	68ba      	ldr	r2, [r7, #8]
 800971a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	88fa      	ldrh	r2, [r7, #6]
 8009720:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	88fa      	ldrh	r2, [r7, #6]
 8009728:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800973a:	d10e      	bne.n	800975a <UART_Start_Receive_IT+0x52>
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	691b      	ldr	r3, [r3, #16]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d105      	bne.n	8009750 <UART_Start_Receive_IT+0x48>
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800974a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800974e:	e02d      	b.n	80097ac <UART_Start_Receive_IT+0xa4>
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	22ff      	movs	r2, #255	@ 0xff
 8009754:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009758:	e028      	b.n	80097ac <UART_Start_Receive_IT+0xa4>
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	689b      	ldr	r3, [r3, #8]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d10d      	bne.n	800977e <UART_Start_Receive_IT+0x76>
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	691b      	ldr	r3, [r3, #16]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d104      	bne.n	8009774 <UART_Start_Receive_IT+0x6c>
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	22ff      	movs	r2, #255	@ 0xff
 800976e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009772:	e01b      	b.n	80097ac <UART_Start_Receive_IT+0xa4>
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	227f      	movs	r2, #127	@ 0x7f
 8009778:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800977c:	e016      	b.n	80097ac <UART_Start_Receive_IT+0xa4>
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009786:	d10d      	bne.n	80097a4 <UART_Start_Receive_IT+0x9c>
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d104      	bne.n	800979a <UART_Start_Receive_IT+0x92>
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	227f      	movs	r2, #127	@ 0x7f
 8009794:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009798:	e008      	b.n	80097ac <UART_Start_Receive_IT+0xa4>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	223f      	movs	r2, #63	@ 0x3f
 800979e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80097a2:	e003      	b.n	80097ac <UART_Start_Receive_IT+0xa4>
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2200      	movs	r2, #0
 80097b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2222      	movs	r2, #34	@ 0x22
 80097b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	3308      	adds	r3, #8
 80097c2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097c6:	e853 3f00 	ldrex	r3, [r3]
 80097ca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80097cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80097ce:	f043 0301 	orr.w	r3, r3, #1
 80097d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	3308      	adds	r3, #8
 80097dc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80097e0:	673a      	str	r2, [r7, #112]	@ 0x70
 80097e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097e4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80097e6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80097e8:	e841 2300 	strex	r3, r2, [r1]
 80097ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80097ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d1e3      	bne.n	80097bc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097fc:	d14f      	bne.n	800989e <UART_Start_Receive_IT+0x196>
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009804:	88fa      	ldrh	r2, [r7, #6]
 8009806:	429a      	cmp	r2, r3
 8009808:	d349      	bcc.n	800989e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009812:	d107      	bne.n	8009824 <UART_Start_Receive_IT+0x11c>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	691b      	ldr	r3, [r3, #16]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d103      	bne.n	8009824 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	4a46      	ldr	r2, [pc, #280]	@ (8009938 <UART_Start_Receive_IT+0x230>)
 8009820:	675a      	str	r2, [r3, #116]	@ 0x74
 8009822:	e002      	b.n	800982a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	4a45      	ldr	r2, [pc, #276]	@ (800993c <UART_Start_Receive_IT+0x234>)
 8009828:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	691b      	ldr	r3, [r3, #16]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d01a      	beq.n	8009868 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009838:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800983a:	e853 3f00 	ldrex	r3, [r3]
 800983e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009840:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009842:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009846:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	461a      	mov	r2, r3
 8009850:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009854:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009856:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009858:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800985a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800985c:	e841 2300 	strex	r3, r2, [r1]
 8009860:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009862:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1e4      	bne.n	8009832 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	3308      	adds	r3, #8
 800986e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009870:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009872:	e853 3f00 	ldrex	r3, [r3]
 8009876:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800987a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800987e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	3308      	adds	r3, #8
 8009886:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009888:	64ba      	str	r2, [r7, #72]	@ 0x48
 800988a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800988e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009890:	e841 2300 	strex	r3, r2, [r1]
 8009894:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009896:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009898:	2b00      	cmp	r3, #0
 800989a:	d1e5      	bne.n	8009868 <UART_Start_Receive_IT+0x160>
 800989c:	e046      	b.n	800992c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098a6:	d107      	bne.n	80098b8 <UART_Start_Receive_IT+0x1b0>
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	691b      	ldr	r3, [r3, #16]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d103      	bne.n	80098b8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	4a23      	ldr	r2, [pc, #140]	@ (8009940 <UART_Start_Receive_IT+0x238>)
 80098b4:	675a      	str	r2, [r3, #116]	@ 0x74
 80098b6:	e002      	b.n	80098be <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	4a22      	ldr	r2, [pc, #136]	@ (8009944 <UART_Start_Receive_IT+0x23c>)
 80098bc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	691b      	ldr	r3, [r3, #16]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d019      	beq.n	80098fa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ce:	e853 3f00 	ldrex	r3, [r3]
 80098d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80098da:	677b      	str	r3, [r7, #116]	@ 0x74
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	461a      	mov	r2, r3
 80098e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80098e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80098e6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80098ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80098ec:	e841 2300 	strex	r3, r2, [r1]
 80098f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80098f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d1e6      	bne.n	80098c6 <UART_Start_Receive_IT+0x1be>
 80098f8:	e018      	b.n	800992c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	e853 3f00 	ldrex	r3, [r3]
 8009906:	613b      	str	r3, [r7, #16]
   return(result);
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	f043 0320 	orr.w	r3, r3, #32
 800990e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	461a      	mov	r2, r3
 8009916:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009918:	623b      	str	r3, [r7, #32]
 800991a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800991c:	69f9      	ldr	r1, [r7, #28]
 800991e:	6a3a      	ldr	r2, [r7, #32]
 8009920:	e841 2300 	strex	r3, r2, [r1]
 8009924:	61bb      	str	r3, [r7, #24]
   return(result);
 8009926:	69bb      	ldr	r3, [r7, #24]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d1e6      	bne.n	80098fa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800992c:	2300      	movs	r3, #0
}
 800992e:	4618      	mov	r0, r3
 8009930:	378c      	adds	r7, #140	@ 0x8c
 8009932:	46bd      	mov	sp, r7
 8009934:	bc80      	pop	{r7}
 8009936:	4770      	bx	lr
 8009938:	0800a2f9 	.word	0x0800a2f9
 800993c:	08009f95 	.word	0x08009f95
 8009940:	08009ddd 	.word	0x08009ddd
 8009944:	08009c25 	.word	0x08009c25

08009948 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009948:	b480      	push	{r7}
 800994a:	b08f      	sub	sp, #60	@ 0x3c
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009956:	6a3b      	ldr	r3, [r7, #32]
 8009958:	e853 3f00 	ldrex	r3, [r3]
 800995c:	61fb      	str	r3, [r7, #28]
   return(result);
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009964:	637b      	str	r3, [r7, #52]	@ 0x34
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	461a      	mov	r2, r3
 800996c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800996e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009970:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009972:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009974:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009976:	e841 2300 	strex	r3, r2, [r1]
 800997a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800997c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1e6      	bne.n	8009950 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	3308      	adds	r3, #8
 8009988:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	e853 3f00 	ldrex	r3, [r3]
 8009990:	60bb      	str	r3, [r7, #8]
   return(result);
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009998:	633b      	str	r3, [r7, #48]	@ 0x30
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	3308      	adds	r3, #8
 80099a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099a2:	61ba      	str	r2, [r7, #24]
 80099a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a6:	6979      	ldr	r1, [r7, #20]
 80099a8:	69ba      	ldr	r2, [r7, #24]
 80099aa:	e841 2300 	strex	r3, r2, [r1]
 80099ae:	613b      	str	r3, [r7, #16]
   return(result);
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1e5      	bne.n	8009982 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2220      	movs	r2, #32
 80099ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80099be:	bf00      	nop
 80099c0:	373c      	adds	r7, #60	@ 0x3c
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bc80      	pop	{r7}
 80099c6:	4770      	bx	lr

080099c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b095      	sub	sp, #84	@ 0x54
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099d8:	e853 3f00 	ldrex	r3, [r3]
 80099dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	461a      	mov	r2, r3
 80099ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80099f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80099f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80099f6:	e841 2300 	strex	r3, r2, [r1]
 80099fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80099fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d1e6      	bne.n	80099d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	3308      	adds	r3, #8
 8009a08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0a:	6a3b      	ldr	r3, [r7, #32]
 8009a0c:	e853 3f00 	ldrex	r3, [r3]
 8009a10:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a18:	f023 0301 	bic.w	r3, r3, #1
 8009a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	3308      	adds	r3, #8
 8009a24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a2e:	e841 2300 	strex	r3, r2, [r1]
 8009a32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d1e3      	bne.n	8009a02 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d118      	bne.n	8009a74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	e853 3f00 	ldrex	r3, [r3]
 8009a4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	f023 0310 	bic.w	r3, r3, #16
 8009a56:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a60:	61bb      	str	r3, [r7, #24]
 8009a62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a64:	6979      	ldr	r1, [r7, #20]
 8009a66:	69ba      	ldr	r2, [r7, #24]
 8009a68:	e841 2300 	strex	r3, r2, [r1]
 8009a6c:	613b      	str	r3, [r7, #16]
   return(result);
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d1e6      	bne.n	8009a42 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2220      	movs	r2, #32
 8009a78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009a88:	bf00      	nop
 8009a8a:	3754      	adds	r7, #84	@ 0x54
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bc80      	pop	{r7}
 8009a90:	4770      	bx	lr

08009a92 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b090      	sub	sp, #64	@ 0x40
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f003 0320 	and.w	r3, r3, #32
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d133      	bne.n	8009b16 <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	3308      	adds	r3, #8
 8009ab4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab8:	e853 3f00 	ldrex	r3, [r3]
 8009abc:	623b      	str	r3, [r7, #32]
   return(result);
 8009abe:	6a3b      	ldr	r3, [r7, #32]
 8009ac0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009ac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	3308      	adds	r3, #8
 8009acc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ace:	633a      	str	r2, [r7, #48]	@ 0x30
 8009ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ad6:	e841 2300 	strex	r3, r2, [r1]
 8009ada:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d1e5      	bne.n	8009aae <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	e853 3f00 	ldrex	r3, [r3]
 8009aee:	60fb      	str	r3, [r7, #12]
   return(result);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009af6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009af8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	461a      	mov	r2, r3
 8009afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b00:	61fb      	str	r3, [r7, #28]
 8009b02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b04:	69b9      	ldr	r1, [r7, #24]
 8009b06:	69fa      	ldr	r2, [r7, #28]
 8009b08:	e841 2300 	strex	r3, r2, [r1]
 8009b0c:	617b      	str	r3, [r7, #20]
   return(result);
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d1e6      	bne.n	8009ae2 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b14:	e002      	b.n	8009b1c <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 8009b16:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009b18:	f7f9 fc6c 	bl	80033f4 <HAL_UART_TxCpltCallback>
}
 8009b1c:	bf00      	nop
 8009b1e:	3740      	adds	r7, #64	@ 0x40
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b084      	sub	sp, #16
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b30:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009b32:	68f8      	ldr	r0, [r7, #12]
 8009b34:	f7ff f99e 	bl	8008e74 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b38:	bf00      	nop
 8009b3a:	3710      	adds	r7, #16
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}

08009b40 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b086      	sub	sp, #24
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b4c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b54:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b5c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b68:	2b80      	cmp	r3, #128	@ 0x80
 8009b6a:	d105      	bne.n	8009b78 <UART_DMAError+0x38>
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	2b21      	cmp	r3, #33	@ 0x21
 8009b70:	d102      	bne.n	8009b78 <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8009b72:	6978      	ldr	r0, [r7, #20]
 8009b74:	f7ff fee8 	bl	8009948 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	689b      	ldr	r3, [r3, #8]
 8009b7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b82:	2b40      	cmp	r3, #64	@ 0x40
 8009b84:	d105      	bne.n	8009b92 <UART_DMAError+0x52>
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2b22      	cmp	r3, #34	@ 0x22
 8009b8a:	d102      	bne.n	8009b92 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 8009b8c:	6978      	ldr	r0, [r7, #20]
 8009b8e:	f7ff ff1b 	bl	80099c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b98:	f043 0210 	orr.w	r2, r3, #16
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ba2:	6978      	ldr	r0, [r7, #20]
 8009ba4:	f7ff f96f 	bl	8008e86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ba8:	bf00      	nop
 8009baa:	3718      	adds	r7, #24
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bbc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009bbe:	68f8      	ldr	r0, [r7, #12]
 8009bc0:	f7ff f961 	bl	8008e86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009bc4:	bf00      	nop
 8009bc6:	3710      	adds	r7, #16
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b088      	sub	sp, #32
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	e853 3f00 	ldrex	r3, [r3]
 8009be0:	60bb      	str	r3, [r7, #8]
   return(result);
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009be8:	61fb      	str	r3, [r7, #28]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	461a      	mov	r2, r3
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	61bb      	str	r3, [r7, #24]
 8009bf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf6:	6979      	ldr	r1, [r7, #20]
 8009bf8:	69ba      	ldr	r2, [r7, #24]
 8009bfa:	e841 2300 	strex	r3, r2, [r1]
 8009bfe:	613b      	str	r3, [r7, #16]
   return(result);
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d1e6      	bne.n	8009bd4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2220      	movs	r2, #32
 8009c0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2200      	movs	r2, #0
 8009c12:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f7f9 fbed 	bl	80033f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c1a:	bf00      	nop
 8009c1c:	3720      	adds	r7, #32
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}
	...

08009c24 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b09c      	sub	sp, #112	@ 0x70
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009c32:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c3c:	2b22      	cmp	r3, #34	@ 0x22
 8009c3e:	f040 80be 	bne.w	8009dbe <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c48:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009c4c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009c50:	b2d9      	uxtb	r1, r3
 8009c52:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009c56:	b2da      	uxtb	r2, r3
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c5c:	400a      	ands	r2, r1
 8009c5e:	b2d2      	uxtb	r2, r2
 8009c60:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c66:	1c5a      	adds	r2, r3, #1
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c72:	b29b      	uxth	r3, r3
 8009c74:	3b01      	subs	r3, #1
 8009c76:	b29a      	uxth	r2, r3
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c84:	b29b      	uxth	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	f040 80a1 	bne.w	8009dce <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c94:	e853 3f00 	ldrex	r3, [r3]
 8009c98:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ca0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009caa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009cb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009cb2:	e841 2300 	strex	r3, r2, [r1]
 8009cb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009cb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d1e6      	bne.n	8009c8c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	3308      	adds	r3, #8
 8009cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc8:	e853 3f00 	ldrex	r3, [r3]
 8009ccc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cd0:	f023 0301 	bic.w	r3, r3, #1
 8009cd4:	667b      	str	r3, [r7, #100]	@ 0x64
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	3308      	adds	r3, #8
 8009cdc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009cde:	647a      	str	r2, [r7, #68]	@ 0x44
 8009ce0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ce4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ce6:	e841 2300 	strex	r3, r2, [r1]
 8009cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1e5      	bne.n	8009cbe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2220      	movs	r2, #32
 8009cf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2200      	movs	r2, #0
 8009d04:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a33      	ldr	r2, [pc, #204]	@ (8009dd8 <UART_RxISR_8BIT+0x1b4>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d01f      	beq.n	8009d50 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d018      	beq.n	8009d50 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d26:	e853 3f00 	ldrex	r3, [r3]
 8009d2a:	623b      	str	r3, [r7, #32]
   return(result);
 8009d2c:	6a3b      	ldr	r3, [r7, #32]
 8009d2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009d32:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	461a      	mov	r2, r3
 8009d3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d44:	e841 2300 	strex	r3, r2, [r1]
 8009d48:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d1e6      	bne.n	8009d1e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d12e      	bne.n	8009db6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d64:	693b      	ldr	r3, [r7, #16]
 8009d66:	e853 3f00 	ldrex	r3, [r3]
 8009d6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f023 0310 	bic.w	r3, r3, #16
 8009d72:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	461a      	mov	r2, r3
 8009d7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d7c:	61fb      	str	r3, [r7, #28]
 8009d7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d80:	69b9      	ldr	r1, [r7, #24]
 8009d82:	69fa      	ldr	r2, [r7, #28]
 8009d84:	e841 2300 	strex	r3, r2, [r1]
 8009d88:	617b      	str	r3, [r7, #20]
   return(result);
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d1e6      	bne.n	8009d5e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	69db      	ldr	r3, [r3, #28]
 8009d96:	f003 0310 	and.w	r3, r3, #16
 8009d9a:	2b10      	cmp	r3, #16
 8009d9c:	d103      	bne.n	8009da6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2210      	movs	r2, #16
 8009da4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009dac:	4619      	mov	r1, r3
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f7ff f872 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009db4:	e00b      	b.n	8009dce <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f7f9 fb32 	bl	8003420 <HAL_UART_RxCpltCallback>
}
 8009dbc:	e007      	b.n	8009dce <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	699a      	ldr	r2, [r3, #24]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f042 0208 	orr.w	r2, r2, #8
 8009dcc:	619a      	str	r2, [r3, #24]
}
 8009dce:	bf00      	nop
 8009dd0:	3770      	adds	r7, #112	@ 0x70
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop
 8009dd8:	40008000 	.word	0x40008000

08009ddc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b09c      	sub	sp, #112	@ 0x70
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009dea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009df4:	2b22      	cmp	r3, #34	@ 0x22
 8009df6:	f040 80be 	bne.w	8009f76 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e00:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e08:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009e0a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009e0e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009e12:	4013      	ands	r3, r2
 8009e14:	b29a      	uxth	r2, r3
 8009e16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e18:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e1e:	1c9a      	adds	r2, r3, #2
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e2a:	b29b      	uxth	r3, r3
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	b29a      	uxth	r2, r3
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e3c:	b29b      	uxth	r3, r3
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	f040 80a1 	bne.w	8009f86 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e4c:	e853 3f00 	ldrex	r3, [r3]
 8009e50:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009e52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e58:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	461a      	mov	r2, r3
 8009e60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e62:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e64:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e66:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009e68:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009e6a:	e841 2300 	strex	r3, r2, [r1]
 8009e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009e70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d1e6      	bne.n	8009e44 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	3308      	adds	r3, #8
 8009e7c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e80:	e853 3f00 	ldrex	r3, [r3]
 8009e84:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e88:	f023 0301 	bic.w	r3, r3, #1
 8009e8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3308      	adds	r3, #8
 8009e94:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009e96:	643a      	str	r2, [r7, #64]	@ 0x40
 8009e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e9e:	e841 2300 	strex	r3, r2, [r1]
 8009ea2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d1e5      	bne.n	8009e76 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2220      	movs	r2, #32
 8009eae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a33      	ldr	r2, [pc, #204]	@ (8009f90 <UART_RxISR_16BIT+0x1b4>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d01f      	beq.n	8009f08 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d018      	beq.n	8009f08 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009edc:	6a3b      	ldr	r3, [r7, #32]
 8009ede:	e853 3f00 	ldrex	r3, [r3]
 8009ee2:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ee4:	69fb      	ldr	r3, [r7, #28]
 8009ee6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009eea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ef6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009efc:	e841 2300 	strex	r3, r2, [r1]
 8009f00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d1e6      	bne.n	8009ed6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d12e      	bne.n	8009f6e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	e853 3f00 	ldrex	r3, [r3]
 8009f22:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	f023 0310 	bic.w	r3, r3, #16
 8009f2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	461a      	mov	r2, r3
 8009f32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f34:	61bb      	str	r3, [r7, #24]
 8009f36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f38:	6979      	ldr	r1, [r7, #20]
 8009f3a:	69ba      	ldr	r2, [r7, #24]
 8009f3c:	e841 2300 	strex	r3, r2, [r1]
 8009f40:	613b      	str	r3, [r7, #16]
   return(result);
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1e6      	bne.n	8009f16 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	69db      	ldr	r3, [r3, #28]
 8009f4e:	f003 0310 	and.w	r3, r3, #16
 8009f52:	2b10      	cmp	r3, #16
 8009f54:	d103      	bne.n	8009f5e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	2210      	movs	r2, #16
 8009f5c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f64:	4619      	mov	r1, r3
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f7fe ff96 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f6c:	e00b      	b.n	8009f86 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f7f9 fa56 	bl	8003420 <HAL_UART_RxCpltCallback>
}
 8009f74:	e007      	b.n	8009f86 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	699a      	ldr	r2, [r3, #24]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f042 0208 	orr.w	r2, r2, #8
 8009f84:	619a      	str	r2, [r3, #24]
}
 8009f86:	bf00      	nop
 8009f88:	3770      	adds	r7, #112	@ 0x70
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
 8009f8e:	bf00      	nop
 8009f90:	40008000 	.word	0x40008000

08009f94 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b0ac      	sub	sp, #176	@ 0xb0
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009fa2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	69db      	ldr	r3, [r3, #28]
 8009fac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	689b      	ldr	r3, [r3, #8]
 8009fc0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009fca:	2b22      	cmp	r3, #34	@ 0x22
 8009fcc:	f040 8183 	bne.w	800a2d6 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009fd6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009fda:	e126      	b.n	800a22a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fe2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009fe6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009fea:	b2d9      	uxtb	r1, r3
 8009fec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009ff0:	b2da      	uxtb	r2, r3
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ff6:	400a      	ands	r2, r1
 8009ff8:	b2d2      	uxtb	r2, r2
 8009ffa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a000:	1c5a      	adds	r2, r3, #1
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a00c:	b29b      	uxth	r3, r3
 800a00e:	3b01      	subs	r3, #1
 800a010:	b29a      	uxth	r2, r3
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	69db      	ldr	r3, [r3, #28]
 800a01e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a022:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a026:	f003 0307 	and.w	r3, r3, #7
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d053      	beq.n	800a0d6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a02e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a032:	f003 0301 	and.w	r3, r3, #1
 800a036:	2b00      	cmp	r3, #0
 800a038:	d011      	beq.n	800a05e <UART_RxISR_8BIT_FIFOEN+0xca>
 800a03a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a03e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a042:	2b00      	cmp	r3, #0
 800a044:	d00b      	beq.n	800a05e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2201      	movs	r2, #1
 800a04c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a054:	f043 0201 	orr.w	r2, r3, #1
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a05e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a062:	f003 0302 	and.w	r3, r3, #2
 800a066:	2b00      	cmp	r3, #0
 800a068:	d011      	beq.n	800a08e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a06a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a06e:	f003 0301 	and.w	r3, r3, #1
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00b      	beq.n	800a08e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	2202      	movs	r2, #2
 800a07c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a084:	f043 0204 	orr.w	r2, r3, #4
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a08e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a092:	f003 0304 	and.w	r3, r3, #4
 800a096:	2b00      	cmp	r3, #0
 800a098:	d011      	beq.n	800a0be <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a09a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a09e:	f003 0301 	and.w	r3, r3, #1
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d00b      	beq.n	800a0be <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	2204      	movs	r2, #4
 800a0ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0b4:	f043 0202 	orr.w	r2, r3, #2
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d006      	beq.n	800a0d6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f7fe fedc 	bl	8008e86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a0dc:	b29b      	uxth	r3, r3
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	f040 80a3 	bne.w	800a22a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0ec:	e853 3f00 	ldrex	r3, [r3]
 800a0f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a0f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	461a      	mov	r2, r3
 800a102:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a106:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a108:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a10a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a10c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a10e:	e841 2300 	strex	r3, r2, [r1]
 800a112:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a114:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a116:	2b00      	cmp	r3, #0
 800a118:	d1e4      	bne.n	800a0e4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	3308      	adds	r3, #8
 800a120:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a122:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a124:	e853 3f00 	ldrex	r3, [r3]
 800a128:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a12a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a12c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a130:	f023 0301 	bic.w	r3, r3, #1
 800a134:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	3308      	adds	r3, #8
 800a13e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a142:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a144:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a146:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a148:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a14a:	e841 2300 	strex	r3, r2, [r1]
 800a14e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a150:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a152:	2b00      	cmp	r3, #0
 800a154:	d1e1      	bne.n	800a11a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2220      	movs	r2, #32
 800a15a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2200      	movs	r2, #0
 800a162:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2200      	movs	r2, #0
 800a168:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4a60      	ldr	r2, [pc, #384]	@ (800a2f0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a170:	4293      	cmp	r3, r2
 800a172:	d021      	beq.n	800a1b8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d01a      	beq.n	800a1b8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a18a:	e853 3f00 	ldrex	r3, [r3]
 800a18e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a190:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a192:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a196:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a1a4:	657b      	str	r3, [r7, #84]	@ 0x54
 800a1a6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a1aa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a1ac:	e841 2300 	strex	r3, r2, [r1]
 800a1b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a1b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d1e4      	bne.n	800a182 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d130      	bne.n	800a222 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ce:	e853 3f00 	ldrex	r3, [r3]
 800a1d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d6:	f023 0310 	bic.w	r3, r3, #16
 800a1da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a1e8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1f0:	e841 2300 	strex	r3, r2, [r1]
 800a1f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d1e4      	bne.n	800a1c6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	69db      	ldr	r3, [r3, #28]
 800a202:	f003 0310 	and.w	r3, r3, #16
 800a206:	2b10      	cmp	r3, #16
 800a208:	d103      	bne.n	800a212 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	2210      	movs	r2, #16
 800a210:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a218:	4619      	mov	r1, r3
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f7fe fe3c 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a220:	e00e      	b.n	800a240 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f7f9 f8fc 	bl	8003420 <HAL_UART_RxCpltCallback>
        break;
 800a228:	e00a      	b.n	800a240 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a22a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d006      	beq.n	800a240 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800a232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a236:	f003 0320 	and.w	r3, r3, #32
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	f47f aece 	bne.w	8009fdc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a246:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a24a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d049      	beq.n	800a2e6 <UART_RxISR_8BIT_FIFOEN+0x352>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a258:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d242      	bcs.n	800a2e6 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	3308      	adds	r3, #8
 800a266:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a268:	6a3b      	ldr	r3, [r7, #32]
 800a26a:	e853 3f00 	ldrex	r3, [r3]
 800a26e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a270:	69fb      	ldr	r3, [r7, #28]
 800a272:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a276:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	3308      	adds	r3, #8
 800a280:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a284:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a286:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a28a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a28c:	e841 2300 	strex	r3, r2, [r1]
 800a290:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a294:	2b00      	cmp	r3, #0
 800a296:	d1e3      	bne.n	800a260 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	4a16      	ldr	r2, [pc, #88]	@ (800a2f4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a29c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	e853 3f00 	ldrex	r3, [r3]
 800a2aa:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	f043 0320 	orr.w	r3, r3, #32
 800a2b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a2c0:	61bb      	str	r3, [r7, #24]
 800a2c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c4:	6979      	ldr	r1, [r7, #20]
 800a2c6:	69ba      	ldr	r2, [r7, #24]
 800a2c8:	e841 2300 	strex	r3, r2, [r1]
 800a2cc:	613b      	str	r3, [r7, #16]
   return(result);
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d1e4      	bne.n	800a29e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a2d4:	e007      	b.n	800a2e6 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	699a      	ldr	r2, [r3, #24]
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f042 0208 	orr.w	r2, r2, #8
 800a2e4:	619a      	str	r2, [r3, #24]
}
 800a2e6:	bf00      	nop
 800a2e8:	37b0      	adds	r7, #176	@ 0xb0
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	40008000 	.word	0x40008000
 800a2f4:	08009c25 	.word	0x08009c25

0800a2f8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b0ae      	sub	sp, #184	@ 0xb8
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a306:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	69db      	ldr	r3, [r3, #28]
 800a310:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a32e:	2b22      	cmp	r3, #34	@ 0x22
 800a330:	f040 8187 	bne.w	800a642 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a33a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a33e:	e12a      	b.n	800a596 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a346:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a34e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a352:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a356:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a35a:	4013      	ands	r3, r2
 800a35c:	b29a      	uxth	r2, r3
 800a35e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a362:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a368:	1c9a      	adds	r2, r3, #2
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a374:	b29b      	uxth	r3, r3
 800a376:	3b01      	subs	r3, #1
 800a378:	b29a      	uxth	r2, r3
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	69db      	ldr	r3, [r3, #28]
 800a386:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a38a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a38e:	f003 0307 	and.w	r3, r3, #7
 800a392:	2b00      	cmp	r3, #0
 800a394:	d053      	beq.n	800a43e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a396:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a39a:	f003 0301 	and.w	r3, r3, #1
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d011      	beq.n	800a3c6 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a3a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d00b      	beq.n	800a3c6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3bc:	f043 0201 	orr.w	r2, r3, #1
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a3ca:	f003 0302 	and.w	r3, r3, #2
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d011      	beq.n	800a3f6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a3d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a3d6:	f003 0301 	and.w	r3, r3, #1
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00b      	beq.n	800a3f6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2202      	movs	r2, #2
 800a3e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3ec:	f043 0204 	orr.w	r2, r3, #4
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a3fa:	f003 0304 	and.w	r3, r3, #4
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d011      	beq.n	800a426 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a402:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a406:	f003 0301 	and.w	r3, r3, #1
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d00b      	beq.n	800a426 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2204      	movs	r2, #4
 800a414:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a41c:	f043 0202 	orr.w	r2, r3, #2
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d006      	beq.n	800a43e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f7fe fd28 	bl	8008e86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a444:	b29b      	uxth	r3, r3
 800a446:	2b00      	cmp	r3, #0
 800a448:	f040 80a5 	bne.w	800a596 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a452:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a454:	e853 3f00 	ldrex	r3, [r3]
 800a458:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a45a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a45c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a460:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	461a      	mov	r2, r3
 800a46a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a46e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a472:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a474:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a476:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a47a:	e841 2300 	strex	r3, r2, [r1]
 800a47e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a480:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1e2      	bne.n	800a44c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	3308      	adds	r3, #8
 800a48c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a48e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a490:	e853 3f00 	ldrex	r3, [r3]
 800a494:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a496:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a498:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a49c:	f023 0301 	bic.w	r3, r3, #1
 800a4a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	3308      	adds	r3, #8
 800a4aa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a4ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a4b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a4b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a4b6:	e841 2300 	strex	r3, r2, [r1]
 800a4ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a4bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d1e1      	bne.n	800a486 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2220      	movs	r2, #32
 800a4c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a60      	ldr	r2, [pc, #384]	@ (800a65c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d021      	beq.n	800a524 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d01a      	beq.n	800a524 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4f6:	e853 3f00 	ldrex	r3, [r3]
 800a4fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a4fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a4fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a502:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	461a      	mov	r2, r3
 800a50c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a510:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a512:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a514:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a516:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a518:	e841 2300 	strex	r3, r2, [r1]
 800a51c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a51e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a520:	2b00      	cmp	r3, #0
 800a522:	d1e4      	bne.n	800a4ee <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a528:	2b01      	cmp	r3, #1
 800a52a:	d130      	bne.n	800a58e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a53a:	e853 3f00 	ldrex	r3, [r3]
 800a53e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a542:	f023 0310 	bic.w	r3, r3, #16
 800a546:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	461a      	mov	r2, r3
 800a550:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a554:	647b      	str	r3, [r7, #68]	@ 0x44
 800a556:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a558:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a55a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a55c:	e841 2300 	strex	r3, r2, [r1]
 800a560:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a564:	2b00      	cmp	r3, #0
 800a566:	d1e4      	bne.n	800a532 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	69db      	ldr	r3, [r3, #28]
 800a56e:	f003 0310 	and.w	r3, r3, #16
 800a572:	2b10      	cmp	r3, #16
 800a574:	d103      	bne.n	800a57e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	2210      	movs	r2, #16
 800a57c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a584:	4619      	mov	r1, r3
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f7fe fc86 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a58c:	e00e      	b.n	800a5ac <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f7f8 ff46 	bl	8003420 <HAL_UART_RxCpltCallback>
        break;
 800a594:	e00a      	b.n	800a5ac <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a596:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d006      	beq.n	800a5ac <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800a59e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a5a2:	f003 0320 	and.w	r3, r3, #32
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	f47f aeca 	bne.w	800a340 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5b2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a5b6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d049      	beq.n	800a652 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a5c4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a5c8:	429a      	cmp	r2, r3
 800a5ca:	d242      	bcs.n	800a652 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	3308      	adds	r3, #8
 800a5d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d6:	e853 3f00 	ldrex	r3, [r3]
 800a5da:	623b      	str	r3, [r7, #32]
   return(result);
 800a5dc:	6a3b      	ldr	r3, [r7, #32]
 800a5de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a5e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	3308      	adds	r3, #8
 800a5ec:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a5f0:	633a      	str	r2, [r7, #48]	@ 0x30
 800a5f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5f8:	e841 2300 	strex	r3, r2, [r1]
 800a5fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a600:	2b00      	cmp	r3, #0
 800a602:	d1e3      	bne.n	800a5cc <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	4a16      	ldr	r2, [pc, #88]	@ (800a660 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a608:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a610:	693b      	ldr	r3, [r7, #16]
 800a612:	e853 3f00 	ldrex	r3, [r3]
 800a616:	60fb      	str	r3, [r7, #12]
   return(result);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f043 0320 	orr.w	r3, r3, #32
 800a61e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	461a      	mov	r2, r3
 800a628:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a62c:	61fb      	str	r3, [r7, #28]
 800a62e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a630:	69b9      	ldr	r1, [r7, #24]
 800a632:	69fa      	ldr	r2, [r7, #28]
 800a634:	e841 2300 	strex	r3, r2, [r1]
 800a638:	617b      	str	r3, [r7, #20]
   return(result);
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d1e4      	bne.n	800a60a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a640:	e007      	b.n	800a652 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	699a      	ldr	r2, [r3, #24]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f042 0208 	orr.w	r2, r2, #8
 800a650:	619a      	str	r2, [r3, #24]
}
 800a652:	bf00      	nop
 800a654:	37b8      	adds	r7, #184	@ 0xb8
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}
 800a65a:	bf00      	nop
 800a65c:	40008000 	.word	0x40008000
 800a660:	08009ddd 	.word	0x08009ddd

0800a664 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a664:	b480      	push	{r7}
 800a666:	b083      	sub	sp, #12
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a66c:	bf00      	nop
 800a66e:	370c      	adds	r7, #12
 800a670:	46bd      	mov	sp, r7
 800a672:	bc80      	pop	{r7}
 800a674:	4770      	bx	lr

0800a676 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a676:	b480      	push	{r7}
 800a678:	b083      	sub	sp, #12
 800a67a:	af00      	add	r7, sp, #0
 800a67c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a67e:	bf00      	nop
 800a680:	370c      	adds	r7, #12
 800a682:	46bd      	mov	sp, r7
 800a684:	bc80      	pop	{r7}
 800a686:	4770      	bx	lr

0800a688 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a690:	bf00      	nop
 800a692:	370c      	adds	r7, #12
 800a694:	46bd      	mov	sp, r7
 800a696:	bc80      	pop	{r7}
 800a698:	4770      	bx	lr

0800a69a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a69a:	b580      	push	{r7, lr}
 800a69c:	b088      	sub	sp, #32
 800a69e:	af02      	add	r7, sp, #8
 800a6a0:	60f8      	str	r0, [r7, #12]
 800a6a2:	1d3b      	adds	r3, r7, #4
 800a6a4:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d101      	bne.n	800a6ba <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a6b6:	2302      	movs	r3, #2
 800a6b8:	e046      	b.n	800a748 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2201      	movs	r2, #1
 800a6be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2224      	movs	r2, #36	@ 0x24
 800a6c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f022 0201 	bic.w	r2, r2, #1
 800a6d8:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	430a      	orrs	r2, r1
 800a6ec:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d105      	bne.n	800a700 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a6f4:	1d3b      	adds	r3, r7, #4
 800a6f6:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a6fa:	68f8      	ldr	r0, [r7, #12]
 800a6fc:	f000 f90e 	bl	800a91c <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	681a      	ldr	r2, [r3, #0]
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f042 0201 	orr.w	r2, r2, #1
 800a70e:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a710:	f7f7 ffe6 	bl	80026e0 <HAL_GetTick>
 800a714:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a716:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a71a:	9300      	str	r3, [sp, #0]
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	2200      	movs	r2, #0
 800a720:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a724:	68f8      	ldr	r0, [r7, #12]
 800a726:	f7fe ff82 	bl	800962e <UART_WaitOnFlagUntilTimeout>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d002      	beq.n	800a736 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a730:	2303      	movs	r3, #3
 800a732:	75fb      	strb	r3, [r7, #23]
 800a734:	e003      	b.n	800a73e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2220      	movs	r2, #32
 800a73a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2200      	movs	r2, #0
 800a742:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800a746:	7dfb      	ldrb	r3, [r7, #23]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3718      	adds	r7, #24
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a750:	b480      	push	{r7}
 800a752:	b089      	sub	sp, #36	@ 0x24
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d101      	bne.n	800a766 <HAL_UARTEx_EnableStopMode+0x16>
 800a762:	2302      	movs	r3, #2
 800a764:	e021      	b.n	800a7aa <HAL_UARTEx_EnableStopMode+0x5a>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2201      	movs	r2, #1
 800a76a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	e853 3f00 	ldrex	r3, [r3]
 800a77a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	f043 0302 	orr.w	r3, r3, #2
 800a782:	61fb      	str	r3, [r7, #28]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	461a      	mov	r2, r3
 800a78a:	69fb      	ldr	r3, [r7, #28]
 800a78c:	61bb      	str	r3, [r7, #24]
 800a78e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a790:	6979      	ldr	r1, [r7, #20]
 800a792:	69ba      	ldr	r2, [r7, #24]
 800a794:	e841 2300 	strex	r3, r2, [r1]
 800a798:	613b      	str	r3, [r7, #16]
   return(result);
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1e6      	bne.n	800a76e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a7a8:	2300      	movs	r3, #0
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3724      	adds	r7, #36	@ 0x24
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bc80      	pop	{r7}
 800a7b2:	4770      	bx	lr

0800a7b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a7c2:	2b01      	cmp	r3, #1
 800a7c4:	d101      	bne.n	800a7ca <HAL_UARTEx_DisableFifoMode+0x16>
 800a7c6:	2302      	movs	r3, #2
 800a7c8:	e027      	b.n	800a81a <HAL_UARTEx_DisableFifoMode+0x66>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2224      	movs	r2, #36	@ 0x24
 800a7d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	681a      	ldr	r2, [r3, #0]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f022 0201 	bic.w	r2, r2, #1
 800a7f0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a7f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	68fa      	ldr	r2, [r7, #12]
 800a806:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2220      	movs	r2, #32
 800a80c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a818:	2300      	movs	r3, #0
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3714      	adds	r7, #20
 800a81e:	46bd      	mov	sp, r7
 800a820:	bc80      	pop	{r7}
 800a822:	4770      	bx	lr

0800a824 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
 800a82c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a834:	2b01      	cmp	r3, #1
 800a836:	d101      	bne.n	800a83c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a838:	2302      	movs	r3, #2
 800a83a:	e02d      	b.n	800a898 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2224      	movs	r2, #36	@ 0x24
 800a848:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f022 0201 	bic.w	r2, r2, #1
 800a862:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	689b      	ldr	r3, [r3, #8]
 800a86a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	683a      	ldr	r2, [r7, #0]
 800a874:	430a      	orrs	r2, r1
 800a876:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f000 f871 	bl	800a960 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	68fa      	ldr	r2, [r7, #12]
 800a884:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2220      	movs	r2, #32
 800a88a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2200      	movs	r2, #0
 800a892:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a896:	2300      	movs	r3, #0
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3710      	adds	r7, #16
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b084      	sub	sp, #16
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d101      	bne.n	800a8b8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a8b4:	2302      	movs	r3, #2
 800a8b6:	e02d      	b.n	800a914 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2224      	movs	r2, #36	@ 0x24
 800a8c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	681a      	ldr	r2, [r3, #0]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f022 0201 	bic.w	r2, r2, #1
 800a8de:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	683a      	ldr	r2, [r7, #0]
 800a8f0:	430a      	orrs	r2, r1
 800a8f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 f833 	bl	800a960 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	68fa      	ldr	r2, [r7, #12]
 800a900:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2220      	movs	r2, #32
 800a906:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b085      	sub	sp, #20
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	1d3b      	adds	r3, r7, #4
 800a926:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	f023 0210 	bic.w	r2, r3, #16
 800a934:	893b      	ldrh	r3, [r7, #8]
 800a936:	4619      	mov	r1, r3
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	430a      	orrs	r2, r1
 800a93e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a94a:	7abb      	ldrb	r3, [r7, #10]
 800a94c:	061a      	lsls	r2, r3, #24
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	430a      	orrs	r2, r1
 800a954:	605a      	str	r2, [r3, #4]
}
 800a956:	bf00      	nop
 800a958:	3714      	adds	r7, #20
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bc80      	pop	{r7}
 800a95e:	4770      	bx	lr

0800a960 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a960:	b480      	push	{r7}
 800a962:	b085      	sub	sp, #20
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d108      	bne.n	800a982 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2201      	movs	r2, #1
 800a974:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2201      	movs	r2, #1
 800a97c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a980:	e031      	b.n	800a9e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a982:	2308      	movs	r3, #8
 800a984:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a986:	2308      	movs	r3, #8
 800a988:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	689b      	ldr	r3, [r3, #8]
 800a990:	0e5b      	lsrs	r3, r3, #25
 800a992:	b2db      	uxtb	r3, r3
 800a994:	f003 0307 	and.w	r3, r3, #7
 800a998:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	0f5b      	lsrs	r3, r3, #29
 800a9a2:	b2db      	uxtb	r3, r3
 800a9a4:	f003 0307 	and.w	r3, r3, #7
 800a9a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9aa:	7bbb      	ldrb	r3, [r7, #14]
 800a9ac:	7b3a      	ldrb	r2, [r7, #12]
 800a9ae:	4910      	ldr	r1, [pc, #64]	@ (800a9f0 <UARTEx_SetNbDataToProcess+0x90>)
 800a9b0:	5c8a      	ldrb	r2, [r1, r2]
 800a9b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9b6:	7b3a      	ldrb	r2, [r7, #12]
 800a9b8:	490e      	ldr	r1, [pc, #56]	@ (800a9f4 <UARTEx_SetNbDataToProcess+0x94>)
 800a9ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9bc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9c0:	b29a      	uxth	r2, r3
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9c8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ca:	7b7a      	ldrb	r2, [r7, #13]
 800a9cc:	4908      	ldr	r1, [pc, #32]	@ (800a9f0 <UARTEx_SetNbDataToProcess+0x90>)
 800a9ce:	5c8a      	ldrb	r2, [r1, r2]
 800a9d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a9d4:	7b7a      	ldrb	r2, [r7, #13]
 800a9d6:	4907      	ldr	r1, [pc, #28]	@ (800a9f4 <UARTEx_SetNbDataToProcess+0x94>)
 800a9d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9da:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9de:	b29a      	uxth	r2, r3
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a9e6:	bf00      	nop
 800a9e8:	3714      	adds	r7, #20
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bc80      	pop	{r7}
 800a9ee:	4770      	bx	lr
 800a9f0:	0802107c 	.word	0x0802107c
 800a9f4:	08021084 	.word	0x08021084

0800a9f8 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a9fc:	f7f7 fc4e 	bl	800229c <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800aa00:	f000 f820 	bl	800aa44 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800aa04:	bf00      	nop
 800aa06:	bd80      	pop	{r7, pc}

0800aa08 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800aa0c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa10:	f011 ff06 	bl	801c820 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800aa14:	bf00      	nop
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800aa1c:	f3bf 8f4f 	dsb	sy
}
 800aa20:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800aa22:	4b06      	ldr	r3, [pc, #24]	@ (800aa3c <__NVIC_SystemReset+0x24>)
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800aa2a:	4904      	ldr	r1, [pc, #16]	@ (800aa3c <__NVIC_SystemReset+0x24>)
 800aa2c:	4b04      	ldr	r3, [pc, #16]	@ (800aa40 <__NVIC_SystemReset+0x28>)
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800aa32:	f3bf 8f4f 	dsb	sy
}
 800aa36:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800aa38:	bf00      	nop
 800aa3a:	e7fd      	b.n	800aa38 <__NVIC_SystemReset+0x20>
 800aa3c:	e000ed00 	.word	0xe000ed00
 800aa40:	05fa0004 	.word	0x05fa0004

0800aa44 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b086      	sub	sp, #24
 800aa48:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800aa4e:	2300      	movs	r3, #0
 800aa50:	9302      	str	r3, [sp, #8]
 800aa52:	2304      	movs	r3, #4
 800aa54:	9301      	str	r3, [sp, #4]
 800aa56:	2301      	movs	r3, #1
 800aa58:	9300      	str	r3, [sp, #0]
 800aa5a:	4b5a      	ldr	r3, [pc, #360]	@ (800abc4 <LoRaWAN_Init+0x180>)
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	2100      	movs	r1, #0
 800aa60:	2002      	movs	r0, #2
 800aa62:	f012 fb29 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800aa66:	2302      	movs	r3, #2
 800aa68:	9302      	str	r3, [sp, #8]
 800aa6a:	2306      	movs	r3, #6
 800aa6c:	9301      	str	r3, [sp, #4]
 800aa6e:	2302      	movs	r3, #2
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	4b55      	ldr	r3, [pc, #340]	@ (800abc8 <LoRaWAN_Init+0x184>)
 800aa74:	2200      	movs	r2, #0
 800aa76:	2100      	movs	r1, #0
 800aa78:	2002      	movs	r0, #2
 800aa7a:	f012 fb1d 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800aa7e:	2301      	movs	r3, #1
 800aa80:	9302      	str	r3, [sp, #8]
 800aa82:	2303      	movs	r3, #3
 800aa84:	9301      	str	r3, [sp, #4]
 800aa86:	2301      	movs	r3, #1
 800aa88:	9300      	str	r3, [sp, #0]
 800aa8a:	4b50      	ldr	r3, [pc, #320]	@ (800abcc <LoRaWAN_Init+0x188>)
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	2100      	movs	r1, #0
 800aa90:	2002      	movs	r0, #2
 800aa92:	f012 fb11 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800aa96:	1d3b      	adds	r3, r7, #4
 800aa98:	4619      	mov	r1, r3
 800aa9a:	2000      	movs	r0, #0
 800aa9c:	f003 fe30 	bl	800e700 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	0e1b      	lsrs	r3, r3, #24
 800aaa4:	b2db      	uxtb	r3, r3
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	0c1b      	lsrs	r3, r3, #16
 800aaac:	b2db      	uxtb	r3, r3
 800aaae:	4619      	mov	r1, r3
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	0a1b      	lsrs	r3, r3, #8
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	9302      	str	r3, [sp, #8]
 800aab8:	9101      	str	r1, [sp, #4]
 800aaba:	9200      	str	r2, [sp, #0]
 800aabc:	4b44      	ldr	r3, [pc, #272]	@ (800abd0 <LoRaWAN_Init+0x18c>)
 800aabe:	2200      	movs	r2, #0
 800aac0:	2100      	movs	r1, #0
 800aac2:	2002      	movs	r0, #2
 800aac4:	f012 faf8 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800aac8:	1d3b      	adds	r3, r7, #4
 800aaca:	4619      	mov	r1, r3
 800aacc:	2001      	movs	r0, #1
 800aace:	f003 fe17 	bl	800e700 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	0e1b      	lsrs	r3, r3, #24
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	461a      	mov	r2, r3
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	0c1b      	lsrs	r3, r3, #16
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	4619      	mov	r1, r3
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	0a1b      	lsrs	r3, r3, #8
 800aae6:	b2db      	uxtb	r3, r3
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	b2c0      	uxtb	r0, r0
 800aaec:	9003      	str	r0, [sp, #12]
 800aaee:	9302      	str	r3, [sp, #8]
 800aaf0:	9101      	str	r1, [sp, #4]
 800aaf2:	9200      	str	r2, [sp, #0]
 800aaf4:	4b37      	ldr	r3, [pc, #220]	@ (800abd4 <LoRaWAN_Init+0x190>)
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	2100      	movs	r1, #0
 800aafa:	2002      	movs	r0, #2
 800aafc:	f012 fadc 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800ab00:	2300      	movs	r3, #0
 800ab02:	9300      	str	r3, [sp, #0]
 800ab04:	4b34      	ldr	r3, [pc, #208]	@ (800abd8 <LoRaWAN_Init+0x194>)
 800ab06:	2200      	movs	r2, #0
 800ab08:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800ab0c:	4833      	ldr	r0, [pc, #204]	@ (800abdc <LoRaWAN_Init+0x198>)
 800ab0e:	f012 f825 	bl	801cb5c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800ab12:	2300      	movs	r3, #0
 800ab14:	9300      	str	r3, [sp, #0]
 800ab16:	4b32      	ldr	r3, [pc, #200]	@ (800abe0 <LoRaWAN_Init+0x19c>)
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800ab1e:	4831      	ldr	r0, [pc, #196]	@ (800abe4 <LoRaWAN_Init+0x1a0>)
 800ab20:	f012 f81c 	bl	801cb5c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800ab24:	2300      	movs	r3, #0
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	4b2f      	ldr	r3, [pc, #188]	@ (800abe8 <LoRaWAN_Init+0x1a4>)
 800ab2a:	2201      	movs	r2, #1
 800ab2c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800ab30:	482e      	ldr	r0, [pc, #184]	@ (800abec <LoRaWAN_Init+0x1a8>)
 800ab32:	f012 f813 	bl	801cb5c <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800ab36:	2300      	movs	r3, #0
 800ab38:	9300      	str	r3, [sp, #0]
 800ab3a:	4b2d      	ldr	r3, [pc, #180]	@ (800abf0 <LoRaWAN_Init+0x1ac>)
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800ab42:	482c      	ldr	r0, [pc, #176]	@ (800abf4 <LoRaWAN_Init+0x1b0>)
 800ab44:	f012 f80a 	bl	801cb5c <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800ab48:	4a2b      	ldr	r2, [pc, #172]	@ (800abf8 <LoRaWAN_Init+0x1b4>)
 800ab4a:	2100      	movs	r1, #0
 800ab4c:	2001      	movs	r0, #1
 800ab4e:	f011 ff63 	bl	801ca18 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800ab52:	4a2a      	ldr	r2, [pc, #168]	@ (800abfc <LoRaWAN_Init+0x1b8>)
 800ab54:	2100      	movs	r1, #0
 800ab56:	2002      	movs	r0, #2
 800ab58:	f011 ff5e 	bl	801ca18 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800ab5c:	4a28      	ldr	r2, [pc, #160]	@ (800ac00 <LoRaWAN_Init+0x1bc>)
 800ab5e:	2100      	movs	r1, #0
 800ab60:	2004      	movs	r0, #4
 800ab62:	f011 ff59 	bl	801ca18 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800ab66:	4a27      	ldr	r2, [pc, #156]	@ (800ac04 <LoRaWAN_Init+0x1c0>)
 800ab68:	2100      	movs	r1, #0
 800ab6a:	2008      	movs	r0, #8
 800ab6c:	f011 ff54 	bl	801ca18 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800ab70:	f001 f830 	bl	800bbd4 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800ab74:	f04f 7182 	mov.w	r1, #17039360	@ 0x1040000
 800ab78:	4823      	ldr	r0, [pc, #140]	@ (800ac08 <LoRaWAN_Init+0x1c4>)
 800ab7a:	f002 fe27 	bl	800d7cc <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800ab7e:	4823      	ldr	r0, [pc, #140]	@ (800ac0c <LoRaWAN_Init+0x1c8>)
 800ab80:	f002 fe92 	bl	800d8a8 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800ab84:	4819      	ldr	r0, [pc, #100]	@ (800abec <LoRaWAN_Init+0x1a8>)
 800ab86:	f012 f81f 	bl	801cbc8 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800ab8a:	4b21      	ldr	r3, [pc, #132]	@ (800ac10 <LoRaWAN_Init+0x1cc>)
 800ab8c:	781b      	ldrb	r3, [r3, #0]
 800ab8e:	4a21      	ldr	r2, [pc, #132]	@ (800ac14 <LoRaWAN_Init+0x1d0>)
 800ab90:	7812      	ldrb	r2, [r2, #0]
 800ab92:	4611      	mov	r1, r2
 800ab94:	4618      	mov	r0, r3
 800ab96:	f002 ffeb 	bl	800db70 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800ab9a:	4b1f      	ldr	r3, [pc, #124]	@ (800ac18 <LoRaWAN_Init+0x1d4>)
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d10b      	bne.n	800abba <LoRaWAN_Init+0x176>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800aba2:	4b1e      	ldr	r3, [pc, #120]	@ (800ac1c <LoRaWAN_Init+0x1d8>)
 800aba4:	6819      	ldr	r1, [r3, #0]
 800aba6:	2300      	movs	r3, #0
 800aba8:	9300      	str	r3, [sp, #0]
 800abaa:	4b1d      	ldr	r3, [pc, #116]	@ (800ac20 <LoRaWAN_Init+0x1dc>)
 800abac:	2200      	movs	r2, #0
 800abae:	481d      	ldr	r0, [pc, #116]	@ (800ac24 <LoRaWAN_Init+0x1e0>)
 800abb0:	f011 ffd4 	bl	801cb5c <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800abb4:	481b      	ldr	r0, [pc, #108]	@ (800ac24 <LoRaWAN_Init+0x1e0>)
 800abb6:	f012 f807 	bl	801cbc8 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800abba:	bf00      	nop
 800abbc:	3708      	adds	r7, #8
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
 800abc2:	bf00      	nop
 800abc4:	080204b8 	.word	0x080204b8
 800abc8:	080204dc 	.word	0x080204dc
 800abcc:	08020500 	.word	0x08020500
 800abd0:	08020524 	.word	0x08020524
 800abd4:	08020548 	.word	0x08020548
 800abd8:	0800b705 	.word	0x0800b705
 800abdc:	200009b4 	.word	0x200009b4
 800abe0:	0800b717 	.word	0x0800b717
 800abe4:	200009cc 	.word	0x200009cc
 800abe8:	0800b729 	.word	0x0800b729
 800abec:	200009e4 	.word	0x200009e4
 800abf0:	0800bae5 	.word	0x0800bae5
 800abf4:	200008a8 	.word	0x200008a8
 800abf8:	0800db05 	.word	0x0800db05
 800abfc:	0800adf1 	.word	0x0800adf1
 800ac00:	0800bb09 	.word	0x0800bb09
 800ac04:	0800ba65 	.word	0x0800ba65
 800ac08:	20000020 	.word	0x20000020
 800ac0c:	2000006c 	.word	0x2000006c
 800ac10:	2000001c 	.word	0x2000001c
 800ac14:	2000001d 	.word	0x2000001d
 800ac18:	2000088c 	.word	0x2000088c
 800ac1c:	20000084 	.word	0x20000084
 800ac20:	0800b6e1 	.word	0x0800b6e1
 800ac24:	20000890 	.word	0x20000890

0800ac28 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ac28:	b590      	push	{r4, r7, lr}
 800ac2a:	b087      	sub	sp, #28
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	4603      	mov	r3, r0
 800ac30:	80fb      	strh	r3, [r7, #6]
char ledpulado[] = "Led pulsado\r\n";
 800ac32:	4b19      	ldr	r3, [pc, #100]	@ (800ac98 <HAL_GPIO_EXTI_Callback+0x70>)
 800ac34:	f107 0408 	add.w	r4, r7, #8
 800ac38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ac3a:	c407      	stmia	r4!, {r0, r1, r2}
 800ac3c:	8023      	strh	r3, [r4, #0]
  switch (GPIO_Pin)
 800ac3e:	88fb      	ldrh	r3, [r7, #6]
 800ac40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac44:	d003      	beq.n	800ac4e <HAL_GPIO_EXTI_Callback+0x26>
 800ac46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac4a:	d01c      	beq.n	800ac86 <HAL_GPIO_EXTI_Callback+0x5e>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
      }
      break;

    default:
      break;
 800ac4c:	e020      	b.n	800ac90 <HAL_GPIO_EXTI_Callback+0x68>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800ac4e:	2201      	movs	r2, #1
 800ac50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ac54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ac58:	f7fa ffd9 	bl	8005c0e <HAL_GPIO_WritePin>
      HAL_UART_Transmit(&huart1, (uint8_t*)ledpulado, strlen(ledpulado), HAL_MAX_DELAY);
 800ac5c:	f107 0308 	add.w	r3, r7, #8
 800ac60:	4618      	mov	r0, r3
 800ac62:	f7f5 fa8d 	bl	8000180 <strlen>
 800ac66:	4603      	mov	r3, r0
 800ac68:	b29a      	uxth	r2, r3
 800ac6a:	f107 0108 	add.w	r1, r7, #8
 800ac6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac72:	480a      	ldr	r0, [pc, #40]	@ (800ac9c <HAL_GPIO_EXTI_Callback+0x74>)
 800ac74:	f7fd fc57 	bl	8008526 <HAL_UART_Transmit>
      UTIL_TIMER_Start(&LedTimer);
 800ac78:	4809      	ldr	r0, [pc, #36]	@ (800aca0 <HAL_GPIO_EXTI_Callback+0x78>)
 800ac7a:	f011 ffa5 	bl	801cbc8 <UTIL_TIMER_Start>
      button_pressed = 1;
 800ac7e:	4b09      	ldr	r3, [pc, #36]	@ (800aca4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800ac80:	2201      	movs	r2, #1
 800ac82:	701a      	strb	r2, [r3, #0]
      break;
 800ac84:	e004      	b.n	800ac90 <HAL_GPIO_EXTI_Callback+0x68>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800ac86:	2100      	movs	r1, #0
 800ac88:	2002      	movs	r0, #2
 800ac8a:	f011 fee7 	bl	801ca5c <UTIL_SEQ_SetTask>
      break;
 800ac8e:	bf00      	nop
  }
}
 800ac90:	bf00      	nop
 800ac92:	371c      	adds	r7, #28
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd90      	pop	{r4, r7, pc}
 800ac98:	0802056c 	.word	0x0802056c
 800ac9c:	200004ac 	.word	0x200004ac
 800aca0:	200003ac 	.word	0x200003ac
 800aca4:	200003a9 	.word	0x200003a9

0800aca8 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800aca8:	b5b0      	push	{r4, r5, r7, lr}
 800acaa:	b08a      	sub	sp, #40	@ 0x28
 800acac:	af06      	add	r7, sp, #24
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800acb2:	2300      	movs	r3, #0
 800acb4:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	f000 8086 	beq.w	800adca <OnRxData+0x122>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800acbe:	4845      	ldr	r0, [pc, #276]	@ (800add4 <OnRxData+0x12c>)
 800acc0:	f011 ff82 	bl	801cbc8 <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	781b      	ldrb	r3, [r3, #0]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d05a      	beq.n	800ad82 <OnRxData+0xda>
    {
      if (appData != NULL)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d057      	beq.n	800ad82 <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d050      	beq.n	800ad82 <OnRxData+0xda>
        {
          switch (appData->Port)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	781b      	ldrb	r3, [r3, #0]
 800ace4:	2b02      	cmp	r3, #2
 800ace6:	d01f      	beq.n	800ad28 <OnRxData+0x80>
 800ace8:	2b03      	cmp	r3, #3
 800acea:	d145      	bne.n	800ad78 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	785b      	ldrb	r3, [r3, #1]
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d143      	bne.n	800ad7c <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	685b      	ldr	r3, [r3, #4]
 800acf8:	781b      	ldrb	r3, [r3, #0]
 800acfa:	2b02      	cmp	r3, #2
 800acfc:	d00e      	beq.n	800ad1c <OnRxData+0x74>
 800acfe:	2b02      	cmp	r3, #2
 800ad00:	dc10      	bgt.n	800ad24 <OnRxData+0x7c>
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d002      	beq.n	800ad0c <OnRxData+0x64>
 800ad06:	2b01      	cmp	r3, #1
 800ad08:	d004      	beq.n	800ad14 <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800ad0a:	e00b      	b.n	800ad24 <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800ad0c:	2000      	movs	r0, #0
 800ad0e:	f003 f8e3 	bl	800ded8 <LmHandlerRequestClass>
                    break;
 800ad12:	e008      	b.n	800ad26 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800ad14:	2001      	movs	r0, #1
 800ad16:	f003 f8df 	bl	800ded8 <LmHandlerRequestClass>
                    break;
 800ad1a:	e004      	b.n	800ad26 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800ad1c:	2002      	movs	r0, #2
 800ad1e:	f003 f8db 	bl	800ded8 <LmHandlerRequestClass>
                    break;
 800ad22:	e000      	b.n	800ad26 <OnRxData+0x7e>
                    break;
 800ad24:	bf00      	nop
                }
              }
              break;
 800ad26:	e029      	b.n	800ad7c <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	785b      	ldrb	r3, [r3, #1]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d127      	bne.n	800ad80 <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	f003 0301 	and.w	r3, r3, #1
 800ad3a:	b2da      	uxtb	r2, r3
 800ad3c:	4b26      	ldr	r3, [pc, #152]	@ (800add8 <OnRxData+0x130>)
 800ad3e:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800ad40:	4b25      	ldr	r3, [pc, #148]	@ (800add8 <OnRxData+0x130>)
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d10b      	bne.n	800ad60 <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800ad48:	4b24      	ldr	r3, [pc, #144]	@ (800addc <OnRxData+0x134>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	2100      	movs	r1, #0
 800ad4e:	2003      	movs	r0, #3
 800ad50:	f012 f9b2 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800ad54:	2201      	movs	r2, #1
 800ad56:	2120      	movs	r1, #32
 800ad58:	4821      	ldr	r0, [pc, #132]	@ (800ade0 <OnRxData+0x138>)
 800ad5a:	f7fa ff58 	bl	8005c0e <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800ad5e:	e00f      	b.n	800ad80 <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800ad60:	4b20      	ldr	r3, [pc, #128]	@ (800ade4 <OnRxData+0x13c>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	2100      	movs	r1, #0
 800ad66:	2003      	movs	r0, #3
 800ad68:	f012 f9a6 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	2120      	movs	r1, #32
 800ad70:	481b      	ldr	r0, [pc, #108]	@ (800ade0 <OnRxData+0x138>)
 800ad72:	f7fa ff4c 	bl	8005c0e <HAL_GPIO_WritePin>
              break;
 800ad76:	e003      	b.n	800ad80 <OnRxData+0xd8>

            default:

              break;
 800ad78:	bf00      	nop
 800ad7a:	e002      	b.n	800ad82 <OnRxData+0xda>
              break;
 800ad7c:	bf00      	nop
 800ad7e:	e000      	b.n	800ad82 <OnRxData+0xda>
              break;
 800ad80:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	7c1b      	ldrb	r3, [r3, #16]
 800ad86:	2b05      	cmp	r3, #5
 800ad88:	d81f      	bhi.n	800adca <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	68db      	ldr	r3, [r3, #12]
 800ad8e:	7bfa      	ldrb	r2, [r7, #15]
 800ad90:	6839      	ldr	r1, [r7, #0]
 800ad92:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800ad96:	460c      	mov	r4, r1
 800ad98:	6839      	ldr	r1, [r7, #0]
 800ad9a:	7c09      	ldrb	r1, [r1, #16]
 800ad9c:	4608      	mov	r0, r1
 800ad9e:	4912      	ldr	r1, [pc, #72]	@ (800ade8 <OnRxData+0x140>)
 800ada0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ada4:	6838      	ldr	r0, [r7, #0]
 800ada6:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800adaa:	4605      	mov	r5, r0
 800adac:	6838      	ldr	r0, [r7, #0]
 800adae:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800adb2:	9005      	str	r0, [sp, #20]
 800adb4:	9504      	str	r5, [sp, #16]
 800adb6:	9103      	str	r1, [sp, #12]
 800adb8:	9402      	str	r4, [sp, #8]
 800adba:	9201      	str	r2, [sp, #4]
 800adbc:	9300      	str	r3, [sp, #0]
 800adbe:	4b0b      	ldr	r3, [pc, #44]	@ (800adec <OnRxData+0x144>)
 800adc0:	2200      	movs	r2, #0
 800adc2:	2100      	movs	r1, #0
 800adc4:	2003      	movs	r0, #3
 800adc6:	f012 f977 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800adca:	bf00      	nop
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bdb0      	pop	{r4, r5, r7, pc}
 800add2:	bf00      	nop
 800add4:	200009cc 	.word	0x200009cc
 800add8:	200009b2 	.word	0x200009b2
 800addc:	0802057c 	.word	0x0802057c
 800ade0:	48000400 	.word	0x48000400
 800ade4:	08020588 	.word	0x08020588
 800ade8:	20000090 	.word	0x20000090
 800adec:	08020594 	.word	0x08020594

0800adf0 <SendTxData>:

static void SendTxData(void)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b090      	sub	sp, #64	@ 0x40
 800adf4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800adf6:	23ff      	movs	r3, #255	@ 0xff
 800adf8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  UTIL_TIMER_Time_t nextTxIn = 0;
 800adfc:	2300      	movs	r3, #0
 800adfe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t payload_index = 0;
 800ae00:	2300      	movs	r3, #0
 800ae02:	633b      	str	r3, [r7, #48]	@ 0x30

  AppData.Port = LORAWAN_USER_APP_PORT;
 800ae04:	4b2d      	ldr	r3, [pc, #180]	@ (800aebc <SendTxData+0xcc>)
 800ae06:	2202      	movs	r2, #2
 800ae08:	701a      	strb	r2, [r3, #0]

  // Verificar si hay datos del medidor listos
  if (meter_data_ready) {
 800ae0a:	4b2d      	ldr	r3, [pc, #180]	@ (800aec0 <SendTxData+0xd0>)
 800ae0c:	781b      	ldrb	r3, [r3, #0]
 800ae0e:	b2db      	uxtb	r3, r3
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	f000 8382 	beq.w	800b51a <SendTxData+0x72a>
      APP_LOG(TS_ON, VLEVEL_M, "Construyendo payload TLV desde datos OBIS...\r\n");
 800ae16:	4b2b      	ldr	r3, [pc, #172]	@ (800aec4 <SendTxData+0xd4>)
 800ae18:	2201      	movs	r2, #1
 800ae1a:	2100      	movs	r1, #0
 800ae1c:	2002      	movs	r0, #2
 800ae1e:	f012 f94b 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>

      // Variables temporales para parseo
      float valor_float = 0.0f;
 800ae22:	f04f 0300 	mov.w	r3, #0
 800ae26:	607b      	str	r3, [r7, #4]
      uint32_t valor_uint32 = 0;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	603b      	str	r3, [r7, #0]
      bool parse_ok = false;
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // ===== 0x02: Batera (%) - 1 byte =====
    uint8_t bateria_level_lora = GetBatteryLevel();
 800ae32:	f7f7 fa67 	bl	8002304 <GetBatteryLevel>
 800ae36:	4603      	mov	r3, r0
 800ae38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t bateria_pct = 0xFF;
 800ae3c:	23ff      	movs	r3, #255	@ 0xff
 800ae3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* Convert LoRa battery level (1..254) to percentage (0..100).
     Keep 0xFF as 'not measured' sentinel. */
    if (bateria_level_lora == 0xFF)
 800ae42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ae46:	2bff      	cmp	r3, #255	@ 0xff
 800ae48:	d103      	bne.n	800ae52 <SendTxData+0x62>
    {
      bateria_pct = 0xFF;
 800ae4a:	23ff      	movs	r3, #255	@ 0xff
 800ae4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ae50:	e017      	b.n	800ae82 <SendTxData+0x92>
    }
    else if (bateria_level_lora == 0)
 800ae52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d103      	bne.n	800ae62 <SendTxData+0x72>
    {
      bateria_pct = 0;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ae60:	e00f      	b.n	800ae82 <SendTxData+0x92>
    }
    else
    {
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800ae62:	23fe      	movs	r3, #254	@ 0xfe
 800ae64:	84bb      	strh	r3, [r7, #36]	@ 0x24
      bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800ae66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ae6a:	2264      	movs	r2, #100	@ 0x64
 800ae6c:	fb02 f303 	mul.w	r3, r2, r3
 800ae70:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ae72:	0852      	lsrs	r2, r2, #1
 800ae74:	b292      	uxth	r2, r2
 800ae76:	441a      	add	r2, r3
 800ae78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ae7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    AppData.Buffer[payload_index++] = 0x02;  // ID
 800ae82:	4b0e      	ldr	r3, [pc, #56]	@ (800aebc <SendTxData+0xcc>)
 800ae84:	685a      	ldr	r2, [r3, #4]
 800ae86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae88:	1c59      	adds	r1, r3, #1
 800ae8a:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae8c:	4413      	add	r3, r2
 800ae8e:	2202      	movs	r2, #2
 800ae90:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[payload_index++] = bateria_pct;
 800ae92:	4b0a      	ldr	r3, [pc, #40]	@ (800aebc <SendTxData+0xcc>)
 800ae94:	685a      	ldr	r2, [r3, #4]
 800ae96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae98:	1c59      	adds	r1, r3, #1
 800ae9a:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae9c:	4413      	add	r3, r2
 800ae9e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800aea2:	701a      	strb	r2, [r3, #0]
    if (bateria_pct == 0xFF)
 800aea4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800aea8:	2bff      	cmp	r3, #255	@ 0xff
 800aeaa:	d10f      	bne.n	800aecc <SendTxData+0xdc>
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800aeac:	4b06      	ldr	r3, [pc, #24]	@ (800aec8 <SendTxData+0xd8>)
 800aeae:	2201      	movs	r2, #1
 800aeb0:	2100      	movs	r1, #0
 800aeb2:	2002      	movs	r0, #2
 800aeb4:	f012 f900 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
 800aeb8:	e011      	b.n	800aede <SendTxData+0xee>
 800aeba:	bf00      	nop
 800aebc:	20000088 	.word	0x20000088
 800aec0:	200003a8 	.word	0x200003a8
 800aec4:	080205dc 	.word	0x080205dc
 800aec8:	0802060c 	.word	0x0802060c
    }
    else
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800aecc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800aed0:	9300      	str	r3, [sp, #0]
 800aed2:	4bac      	ldr	r3, [pc, #688]	@ (800b184 <SendTxData+0x394>)
 800aed4:	2201      	movs	r2, #1
 800aed6:	2100      	movs	r1, #0
 800aed8:	2002      	movs	r0, #2
 800aeda:	f012 f8ed 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

    /* ===== 0x04: network_state (1 byte) - detect external 3.3V on PB5 ===== */
    {
      uint8_t net_state = 0;
 800aede:	2300      	movs	r3, #0
 800aee0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800aee4:	2120      	movs	r1, #32
 800aee6:	48a8      	ldr	r0, [pc, #672]	@ (800b188 <SendTxData+0x398>)
 800aee8:	f7fa fe7a 	bl	8005be0 <HAL_GPIO_ReadPin>
 800aeec:	4603      	mov	r3, r0
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	d102      	bne.n	800aef8 <SendTxData+0x108>
      {
        net_state = 1; /* external 3.3V present */
 800aef2:	2301      	movs	r3, #1
 800aef4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      }
      AppData.Buffer[payload_index++] = 0x04; /* ID */
 800aef8:	4ba4      	ldr	r3, [pc, #656]	@ (800b18c <SendTxData+0x39c>)
 800aefa:	685a      	ldr	r2, [r3, #4]
 800aefc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aefe:	1c59      	adds	r1, r3, #1
 800af00:	6339      	str	r1, [r7, #48]	@ 0x30
 800af02:	4413      	add	r3, r2
 800af04:	2204      	movs	r2, #4
 800af06:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = net_state;
 800af08:	4ba0      	ldr	r3, [pc, #640]	@ (800b18c <SendTxData+0x39c>)
 800af0a:	685a      	ldr	r2, [r3, #4]
 800af0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af0e:	1c59      	adds	r1, r3, #1
 800af10:	6339      	str	r1, [r7, #48]	@ 0x30
 800af12:	4413      	add	r3, r2
 800af14:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800af18:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800af1a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800af1e:	9300      	str	r3, [sp, #0]
 800af20:	4b9b      	ldr	r3, [pc, #620]	@ (800b190 <SendTxData+0x3a0>)
 800af22:	2201      	movs	r2, #1
 800af24:	2100      	movs	r1, #0
 800af26:	2002      	movs	r0, #2
 800af28:	f012 f8c6 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0A: Energa activa total (15.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "15.8.0(", &valor_float);
 800af2c:	1d3b      	adds	r3, r7, #4
 800af2e:	461a      	mov	r2, r3
 800af30:	4998      	ldr	r1, [pc, #608]	@ (800b194 <SendTxData+0x3a4>)
 800af32:	4899      	ldr	r0, [pc, #612]	@ (800b198 <SendTxData+0x3a8>)
 800af34:	f000 fe8a 	bl	800bc4c <ParseOBISFloat>
 800af38:	4603      	mov	r3, r0
 800af3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800af3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af42:	2b00      	cmp	r3, #0
 800af44:	d04d      	beq.n	800afe2 <SendTxData+0x1f2>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f04f 0100 	mov.w	r1, #0
 800af4c:	4618      	mov	r0, r3
 800af4e:	f7f5 ffcd 	bl	8000eec <__aeabi_fcmpge>
 800af52:	4603      	mov	r3, r0
 800af54:	2b00      	cmp	r3, #0
 800af56:	d044      	beq.n	800afe2 <SendTxData+0x1f2>
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	4990      	ldr	r1, [pc, #576]	@ (800b19c <SendTxData+0x3ac>)
 800af5c:	4618      	mov	r0, r3
 800af5e:	f7f5 ffb1 	bl	8000ec4 <__aeabi_fcmplt>
 800af62:	4603      	mov	r3, r0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d03c      	beq.n	800afe2 <SendTxData+0x1f2>
      uint32_t energia_kwh = (uint32_t)(valor_float);  // kWh a Wh
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	4618      	mov	r0, r3
 800af6c:	f7f5 fff8 	bl	8000f60 <__aeabi_f2uiz>
 800af70:	4603      	mov	r3, r0
 800af72:	623b      	str	r3, [r7, #32]
      AppData.Buffer[payload_index++] = 0x0A;  // ID
 800af74:	4b85      	ldr	r3, [pc, #532]	@ (800b18c <SendTxData+0x39c>)
 800af76:	685a      	ldr	r2, [r3, #4]
 800af78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af7a:	1c59      	adds	r1, r3, #1
 800af7c:	6339      	str	r1, [r7, #48]	@ 0x30
 800af7e:	4413      	add	r3, r2
 800af80:	220a      	movs	r2, #10
 800af82:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 24) & 0xFF;
 800af84:	6a3b      	ldr	r3, [r7, #32]
 800af86:	0e18      	lsrs	r0, r3, #24
 800af88:	4b80      	ldr	r3, [pc, #512]	@ (800b18c <SendTxData+0x39c>)
 800af8a:	685a      	ldr	r2, [r3, #4]
 800af8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8e:	1c59      	adds	r1, r3, #1
 800af90:	6339      	str	r1, [r7, #48]	@ 0x30
 800af92:	4413      	add	r3, r2
 800af94:	b2c2      	uxtb	r2, r0
 800af96:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 16) & 0xFF;
 800af98:	6a3b      	ldr	r3, [r7, #32]
 800af9a:	0c18      	lsrs	r0, r3, #16
 800af9c:	4b7b      	ldr	r3, [pc, #492]	@ (800b18c <SendTxData+0x39c>)
 800af9e:	685a      	ldr	r2, [r3, #4]
 800afa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa2:	1c59      	adds	r1, r3, #1
 800afa4:	6339      	str	r1, [r7, #48]	@ 0x30
 800afa6:	4413      	add	r3, r2
 800afa8:	b2c2      	uxtb	r2, r0
 800afaa:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 8) & 0xFF;
 800afac:	6a3b      	ldr	r3, [r7, #32]
 800afae:	0a18      	lsrs	r0, r3, #8
 800afb0:	4b76      	ldr	r3, [pc, #472]	@ (800b18c <SendTxData+0x39c>)
 800afb2:	685a      	ldr	r2, [r3, #4]
 800afb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb6:	1c59      	adds	r1, r3, #1
 800afb8:	6339      	str	r1, [r7, #48]	@ 0x30
 800afba:	4413      	add	r3, r2
 800afbc:	b2c2      	uxtb	r2, r0
 800afbe:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = energia_kwh & 0xFF;
 800afc0:	4b72      	ldr	r3, [pc, #456]	@ (800b18c <SendTxData+0x39c>)
 800afc2:	685a      	ldr	r2, [r3, #4]
 800afc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc6:	1c59      	adds	r1, r3, #1
 800afc8:	6339      	str	r1, [r7, #48]	@ 0x30
 800afca:	4413      	add	r3, r2
 800afcc:	6a3a      	ldr	r2, [r7, #32]
 800afce:	b2d2      	uxtb	r2, r2
 800afd0:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0A Activa_Total=%u Wh\r\n", (unsigned int)energia_kwh);
 800afd2:	6a3b      	ldr	r3, [r7, #32]
 800afd4:	9300      	str	r3, [sp, #0]
 800afd6:	4b72      	ldr	r3, [pc, #456]	@ (800b1a0 <SendTxData+0x3b0>)
 800afd8:	2201      	movs	r2, #1
 800afda:	2100      	movs	r1, #0
 800afdc:	2002      	movs	r0, #2
 800afde:	f012 f86b 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0B: Energa reactiva total (130.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "130.8.0(", &valor_float);
 800afe2:	1d3b      	adds	r3, r7, #4
 800afe4:	461a      	mov	r2, r3
 800afe6:	496f      	ldr	r1, [pc, #444]	@ (800b1a4 <SendTxData+0x3b4>)
 800afe8:	486b      	ldr	r0, [pc, #428]	@ (800b198 <SendTxData+0x3a8>)
 800afea:	f000 fe2f 	bl	800bc4c <ParseOBISFloat>
 800afee:	4603      	mov	r3, r0
 800aff0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800aff4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d04d      	beq.n	800b098 <SendTxData+0x2a8>
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f04f 0100 	mov.w	r1, #0
 800b002:	4618      	mov	r0, r3
 800b004:	f7f5 ff72 	bl	8000eec <__aeabi_fcmpge>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d044      	beq.n	800b098 <SendTxData+0x2a8>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	4962      	ldr	r1, [pc, #392]	@ (800b19c <SendTxData+0x3ac>)
 800b012:	4618      	mov	r0, r3
 800b014:	f7f5 ff56 	bl	8000ec4 <__aeabi_fcmplt>
 800b018:	4603      	mov	r3, r0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d03c      	beq.n	800b098 <SendTxData+0x2a8>
      uint32_t reactiva_kvarh = (uint32_t)(valor_float);  // kVArh a VArh
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	4618      	mov	r0, r3
 800b022:	f7f5 ff9d 	bl	8000f60 <__aeabi_f2uiz>
 800b026:	4603      	mov	r3, r0
 800b028:	61fb      	str	r3, [r7, #28]
      AppData.Buffer[payload_index++] = 0x0B;  // ID
 800b02a:	4b58      	ldr	r3, [pc, #352]	@ (800b18c <SendTxData+0x39c>)
 800b02c:	685a      	ldr	r2, [r3, #4]
 800b02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b030:	1c59      	adds	r1, r3, #1
 800b032:	6339      	str	r1, [r7, #48]	@ 0x30
 800b034:	4413      	add	r3, r2
 800b036:	220b      	movs	r2, #11
 800b038:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 24) & 0xFF;
 800b03a:	69fb      	ldr	r3, [r7, #28]
 800b03c:	0e18      	lsrs	r0, r3, #24
 800b03e:	4b53      	ldr	r3, [pc, #332]	@ (800b18c <SendTxData+0x39c>)
 800b040:	685a      	ldr	r2, [r3, #4]
 800b042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b044:	1c59      	adds	r1, r3, #1
 800b046:	6339      	str	r1, [r7, #48]	@ 0x30
 800b048:	4413      	add	r3, r2
 800b04a:	b2c2      	uxtb	r2, r0
 800b04c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 16) & 0xFF;
 800b04e:	69fb      	ldr	r3, [r7, #28]
 800b050:	0c18      	lsrs	r0, r3, #16
 800b052:	4b4e      	ldr	r3, [pc, #312]	@ (800b18c <SendTxData+0x39c>)
 800b054:	685a      	ldr	r2, [r3, #4]
 800b056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b058:	1c59      	adds	r1, r3, #1
 800b05a:	6339      	str	r1, [r7, #48]	@ 0x30
 800b05c:	4413      	add	r3, r2
 800b05e:	b2c2      	uxtb	r2, r0
 800b060:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 8) & 0xFF;
 800b062:	69fb      	ldr	r3, [r7, #28]
 800b064:	0a18      	lsrs	r0, r3, #8
 800b066:	4b49      	ldr	r3, [pc, #292]	@ (800b18c <SendTxData+0x39c>)
 800b068:	685a      	ldr	r2, [r3, #4]
 800b06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b06c:	1c59      	adds	r1, r3, #1
 800b06e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b070:	4413      	add	r3, r2
 800b072:	b2c2      	uxtb	r2, r0
 800b074:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_kvarh & 0xFF;
 800b076:	4b45      	ldr	r3, [pc, #276]	@ (800b18c <SendTxData+0x39c>)
 800b078:	685a      	ldr	r2, [r3, #4]
 800b07a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b07c:	1c59      	adds	r1, r3, #1
 800b07e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b080:	4413      	add	r3, r2
 800b082:	69fa      	ldr	r2, [r7, #28]
 800b084:	b2d2      	uxtb	r2, r2
 800b086:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0B Reactiva_Total=%u VArh\r\n", (unsigned int)reactiva_kvarh);
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	9300      	str	r3, [sp, #0]
 800b08c:	4b46      	ldr	r3, [pc, #280]	@ (800b1a8 <SendTxData+0x3b8>)
 800b08e:	2201      	movs	r2, #1
 800b090:	2100      	movs	r1, #0
 800b092:	2002      	movs	r0, #2
 800b094:	f012 f810 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x28: Demanda mxima potencia (1.6.0) - 2 bytes en W =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "1.6.0(", &valor_float);
 800b098:	1d3b      	adds	r3, r7, #4
 800b09a:	461a      	mov	r2, r3
 800b09c:	4943      	ldr	r1, [pc, #268]	@ (800b1ac <SendTxData+0x3bc>)
 800b09e:	483e      	ldr	r0, [pc, #248]	@ (800b198 <SendTxData+0x3a8>)
 800b0a0:	f000 fdd4 	bl	800bc4c <ParseOBISFloat>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 65.535f) {
 800b0aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d03a      	beq.n	800b128 <SendTxData+0x338>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f04f 0100 	mov.w	r1, #0
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7f5 ff17 	bl	8000eec <__aeabi_fcmpge>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d031      	beq.n	800b128 <SendTxData+0x338>
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	493a      	ldr	r1, [pc, #232]	@ (800b1b0 <SendTxData+0x3c0>)
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7f5 fefb 	bl	8000ec4 <__aeabi_fcmplt>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d029      	beq.n	800b128 <SendTxData+0x338>
      uint16_t peak_demand_kw = (uint16_t)(valor_float);  // kW a W
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f7f5 ff42 	bl	8000f60 <__aeabi_f2uiz>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	837b      	strh	r3, [r7, #26]
      AppData.Buffer[payload_index++] = 0x28;  // ID
 800b0e0:	4b2a      	ldr	r3, [pc, #168]	@ (800b18c <SendTxData+0x39c>)
 800b0e2:	685a      	ldr	r2, [r3, #4]
 800b0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0e6:	1c59      	adds	r1, r3, #1
 800b0e8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b0ea:	4413      	add	r3, r2
 800b0ec:	2228      	movs	r2, #40	@ 0x28
 800b0ee:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (peak_demand_kw >> 8) & 0xFF;
 800b0f0:	8b7b      	ldrh	r3, [r7, #26]
 800b0f2:	0a1b      	lsrs	r3, r3, #8
 800b0f4:	b298      	uxth	r0, r3
 800b0f6:	4b25      	ldr	r3, [pc, #148]	@ (800b18c <SendTxData+0x39c>)
 800b0f8:	685a      	ldr	r2, [r3, #4]
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0fc:	1c59      	adds	r1, r3, #1
 800b0fe:	6339      	str	r1, [r7, #48]	@ 0x30
 800b100:	4413      	add	r3, r2
 800b102:	b2c2      	uxtb	r2, r0
 800b104:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = peak_demand_kw & 0xFF;
 800b106:	4b21      	ldr	r3, [pc, #132]	@ (800b18c <SendTxData+0x39c>)
 800b108:	685a      	ldr	r2, [r3, #4]
 800b10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b10c:	1c59      	adds	r1, r3, #1
 800b10e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b110:	4413      	add	r3, r2
 800b112:	8b7a      	ldrh	r2, [r7, #26]
 800b114:	b2d2      	uxtb	r2, r2
 800b116:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x28 Demanda_Max=%u W\r\n", (unsigned int)peak_demand_kw);
 800b118:	8b7b      	ldrh	r3, [r7, #26]
 800b11a:	9300      	str	r3, [sp, #0]
 800b11c:	4b25      	ldr	r3, [pc, #148]	@ (800b1b4 <SendTxData+0x3c4>)
 800b11e:	2201      	movs	r2, #1
 800b120:	2100      	movs	r1, #0
 800b122:	2002      	movs	r0, #2
 800b124:	f011 ffc8 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3C: Energa activa consumida (1.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "1.8.0(", &valor_float);
 800b128:	1d3b      	adds	r3, r7, #4
 800b12a:	461a      	mov	r2, r3
 800b12c:	4922      	ldr	r1, [pc, #136]	@ (800b1b8 <SendTxData+0x3c8>)
 800b12e:	481a      	ldr	r0, [pc, #104]	@ (800b198 <SendTxData+0x3a8>)
 800b130:	f000 fd8c 	bl	800bc4c <ParseOBISFloat>
 800b134:	4603      	mov	r3, r0
 800b136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b13a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d06b      	beq.n	800b21a <SendTxData+0x42a>
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f04f 0100 	mov.w	r1, #0
 800b148:	4618      	mov	r0, r3
 800b14a:	f7f5 fecf 	bl	8000eec <__aeabi_fcmpge>
 800b14e:	4603      	mov	r3, r0
 800b150:	2b00      	cmp	r3, #0
 800b152:	d062      	beq.n	800b21a <SendTxData+0x42a>
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	4911      	ldr	r1, [pc, #68]	@ (800b19c <SendTxData+0x3ac>)
 800b158:	4618      	mov	r0, r3
 800b15a:	f7f5 feb3 	bl	8000ec4 <__aeabi_fcmplt>
 800b15e:	4603      	mov	r3, r0
 800b160:	2b00      	cmp	r3, #0
 800b162:	d05a      	beq.n	800b21a <SendTxData+0x42a>
      uint32_t consumida_kwh = (uint32_t)(valor_float);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	4618      	mov	r0, r3
 800b168:	f7f5 fefa 	bl	8000f60 <__aeabi_f2uiz>
 800b16c:	4603      	mov	r3, r0
 800b16e:	617b      	str	r3, [r7, #20]
      AppData.Buffer[payload_index++] = 0x3C;  // ID
 800b170:	4b06      	ldr	r3, [pc, #24]	@ (800b18c <SendTxData+0x39c>)
 800b172:	685a      	ldr	r2, [r3, #4]
 800b174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b176:	1c59      	adds	r1, r3, #1
 800b178:	6339      	str	r1, [r7, #48]	@ 0x30
 800b17a:	4413      	add	r3, r2
 800b17c:	223c      	movs	r2, #60	@ 0x3c
 800b17e:	701a      	strb	r2, [r3, #0]
 800b180:	e01c      	b.n	800b1bc <SendTxData+0x3cc>
 800b182:	bf00      	nop
 800b184:	08020624 	.word	0x08020624
 800b188:	48000400 	.word	0x48000400
 800b18c:	20000088 	.word	0x20000088
 800b190:	08020640 	.word	0x08020640
 800b194:	08020660 	.word	0x08020660
 800b198:	20000670 	.word	0x20000670
 800b19c:	4b189680 	.word	0x4b189680
 800b1a0:	08020668 	.word	0x08020668
 800b1a4:	08020688 	.word	0x08020688
 800b1a8:	08020694 	.word	0x08020694
 800b1ac:	080206b8 	.word	0x080206b8
 800b1b0:	428311ec 	.word	0x428311ec
 800b1b4:	080206c0 	.word	0x080206c0
 800b1b8:	080206e0 	.word	0x080206e0
      AppData.Buffer[payload_index++] = (consumida_kwh >> 24) & 0xFF;
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	0e18      	lsrs	r0, r3, #24
 800b1c0:	4ba7      	ldr	r3, [pc, #668]	@ (800b460 <SendTxData+0x670>)
 800b1c2:	685a      	ldr	r2, [r3, #4]
 800b1c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c6:	1c59      	adds	r1, r3, #1
 800b1c8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1ca:	4413      	add	r3, r2
 800b1cc:	b2c2      	uxtb	r2, r0
 800b1ce:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 16) & 0xFF;
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	0c18      	lsrs	r0, r3, #16
 800b1d4:	4ba2      	ldr	r3, [pc, #648]	@ (800b460 <SendTxData+0x670>)
 800b1d6:	685a      	ldr	r2, [r3, #4]
 800b1d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1da:	1c59      	adds	r1, r3, #1
 800b1dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1de:	4413      	add	r3, r2
 800b1e0:	b2c2      	uxtb	r2, r0
 800b1e2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 8) & 0xFF;
 800b1e4:	697b      	ldr	r3, [r7, #20]
 800b1e6:	0a18      	lsrs	r0, r3, #8
 800b1e8:	4b9d      	ldr	r3, [pc, #628]	@ (800b460 <SendTxData+0x670>)
 800b1ea:	685a      	ldr	r2, [r3, #4]
 800b1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ee:	1c59      	adds	r1, r3, #1
 800b1f0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1f2:	4413      	add	r3, r2
 800b1f4:	b2c2      	uxtb	r2, r0
 800b1f6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = consumida_kwh & 0xFF;
 800b1f8:	4b99      	ldr	r3, [pc, #612]	@ (800b460 <SendTxData+0x670>)
 800b1fa:	685a      	ldr	r2, [r3, #4]
 800b1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1fe:	1c59      	adds	r1, r3, #1
 800b200:	6339      	str	r1, [r7, #48]	@ 0x30
 800b202:	4413      	add	r3, r2
 800b204:	697a      	ldr	r2, [r7, #20]
 800b206:	b2d2      	uxtb	r2, r2
 800b208:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3C Activa_Consumida=%u Wh\r\n", (unsigned int)consumida_kwh);
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	4b95      	ldr	r3, [pc, #596]	@ (800b464 <SendTxData+0x674>)
 800b210:	2201      	movs	r2, #1
 800b212:	2100      	movs	r1, #0
 800b214:	2002      	movs	r0, #2
 800b216:	f011 ff4f 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3D: Energa activa generada (2.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "2.8.0(", &valor_float);
 800b21a:	1d3b      	adds	r3, r7, #4
 800b21c:	461a      	mov	r2, r3
 800b21e:	4992      	ldr	r1, [pc, #584]	@ (800b468 <SendTxData+0x678>)
 800b220:	4892      	ldr	r0, [pc, #584]	@ (800b46c <SendTxData+0x67c>)
 800b222:	f000 fd13 	bl	800bc4c <ParseOBISFloat>
 800b226:	4603      	mov	r3, r0
 800b228:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b22c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b230:	2b00      	cmp	r3, #0
 800b232:	d04d      	beq.n	800b2d0 <SendTxData+0x4e0>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f04f 0100 	mov.w	r1, #0
 800b23a:	4618      	mov	r0, r3
 800b23c:	f7f5 fe56 	bl	8000eec <__aeabi_fcmpge>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d044      	beq.n	800b2d0 <SendTxData+0x4e0>
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	4989      	ldr	r1, [pc, #548]	@ (800b470 <SendTxData+0x680>)
 800b24a:	4618      	mov	r0, r3
 800b24c:	f7f5 fe3a 	bl	8000ec4 <__aeabi_fcmplt>
 800b250:	4603      	mov	r3, r0
 800b252:	2b00      	cmp	r3, #0
 800b254:	d03c      	beq.n	800b2d0 <SendTxData+0x4e0>
      uint32_t generada_kwh = (uint32_t)(valor_float);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	4618      	mov	r0, r3
 800b25a:	f7f5 fe81 	bl	8000f60 <__aeabi_f2uiz>
 800b25e:	4603      	mov	r3, r0
 800b260:	613b      	str	r3, [r7, #16]
      AppData.Buffer[payload_index++] = 0x3D;  // ID
 800b262:	4b7f      	ldr	r3, [pc, #508]	@ (800b460 <SendTxData+0x670>)
 800b264:	685a      	ldr	r2, [r3, #4]
 800b266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b268:	1c59      	adds	r1, r3, #1
 800b26a:	6339      	str	r1, [r7, #48]	@ 0x30
 800b26c:	4413      	add	r3, r2
 800b26e:	223d      	movs	r2, #61	@ 0x3d
 800b270:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 24) & 0xFF;
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	0e18      	lsrs	r0, r3, #24
 800b276:	4b7a      	ldr	r3, [pc, #488]	@ (800b460 <SendTxData+0x670>)
 800b278:	685a      	ldr	r2, [r3, #4]
 800b27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27c:	1c59      	adds	r1, r3, #1
 800b27e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b280:	4413      	add	r3, r2
 800b282:	b2c2      	uxtb	r2, r0
 800b284:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 16) & 0xFF;
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	0c18      	lsrs	r0, r3, #16
 800b28a:	4b75      	ldr	r3, [pc, #468]	@ (800b460 <SendTxData+0x670>)
 800b28c:	685a      	ldr	r2, [r3, #4]
 800b28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b290:	1c59      	adds	r1, r3, #1
 800b292:	6339      	str	r1, [r7, #48]	@ 0x30
 800b294:	4413      	add	r3, r2
 800b296:	b2c2      	uxtb	r2, r0
 800b298:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 8) & 0xFF;
 800b29a:	693b      	ldr	r3, [r7, #16]
 800b29c:	0a18      	lsrs	r0, r3, #8
 800b29e:	4b70      	ldr	r3, [pc, #448]	@ (800b460 <SendTxData+0x670>)
 800b2a0:	685a      	ldr	r2, [r3, #4]
 800b2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a4:	1c59      	adds	r1, r3, #1
 800b2a6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2a8:	4413      	add	r3, r2
 800b2aa:	b2c2      	uxtb	r2, r0
 800b2ac:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = generada_kwh & 0xFF;
 800b2ae:	4b6c      	ldr	r3, [pc, #432]	@ (800b460 <SendTxData+0x670>)
 800b2b0:	685a      	ldr	r2, [r3, #4]
 800b2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b4:	1c59      	adds	r1, r3, #1
 800b2b6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2b8:	4413      	add	r3, r2
 800b2ba:	693a      	ldr	r2, [r7, #16]
 800b2bc:	b2d2      	uxtb	r2, r2
 800b2be:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3D Activa_Generada=%u Wh\r\n", (unsigned int)generada_kwh);
 800b2c0:	693b      	ldr	r3, [r7, #16]
 800b2c2:	9300      	str	r3, [sp, #0]
 800b2c4:	4b6b      	ldr	r3, [pc, #428]	@ (800b474 <SendTxData+0x684>)
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	2100      	movs	r1, #0
 800b2ca:	2002      	movs	r0, #2
 800b2cc:	f011 fef4 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3E: Energa reactiva consumida (3.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "3.8.0(", &valor_float);
 800b2d0:	1d3b      	adds	r3, r7, #4
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	4968      	ldr	r1, [pc, #416]	@ (800b478 <SendTxData+0x688>)
 800b2d6:	4865      	ldr	r0, [pc, #404]	@ (800b46c <SendTxData+0x67c>)
 800b2d8:	f000 fcb8 	bl	800bc4c <ParseOBISFloat>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b2e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d04d      	beq.n	800b386 <SendTxData+0x596>
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f04f 0100 	mov.w	r1, #0
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f7f5 fdfb 	bl	8000eec <__aeabi_fcmpge>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d044      	beq.n	800b386 <SendTxData+0x596>
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	495c      	ldr	r1, [pc, #368]	@ (800b470 <SendTxData+0x680>)
 800b300:	4618      	mov	r0, r3
 800b302:	f7f5 fddf 	bl	8000ec4 <__aeabi_fcmplt>
 800b306:	4603      	mov	r3, r0
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d03c      	beq.n	800b386 <SendTxData+0x596>
      uint32_t reactiva_cons_kvarh = (uint32_t)(valor_float);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	4618      	mov	r0, r3
 800b310:	f7f5 fe26 	bl	8000f60 <__aeabi_f2uiz>
 800b314:	4603      	mov	r3, r0
 800b316:	60fb      	str	r3, [r7, #12]
      AppData.Buffer[payload_index++] = 0x3E;  // ID
 800b318:	4b51      	ldr	r3, [pc, #324]	@ (800b460 <SendTxData+0x670>)
 800b31a:	685a      	ldr	r2, [r3, #4]
 800b31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b31e:	1c59      	adds	r1, r3, #1
 800b320:	6339      	str	r1, [r7, #48]	@ 0x30
 800b322:	4413      	add	r3, r2
 800b324:	223e      	movs	r2, #62	@ 0x3e
 800b326:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 24) & 0xFF;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	0e18      	lsrs	r0, r3, #24
 800b32c:	4b4c      	ldr	r3, [pc, #304]	@ (800b460 <SendTxData+0x670>)
 800b32e:	685a      	ldr	r2, [r3, #4]
 800b330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b332:	1c59      	adds	r1, r3, #1
 800b334:	6339      	str	r1, [r7, #48]	@ 0x30
 800b336:	4413      	add	r3, r2
 800b338:	b2c2      	uxtb	r2, r0
 800b33a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 16) & 0xFF;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	0c18      	lsrs	r0, r3, #16
 800b340:	4b47      	ldr	r3, [pc, #284]	@ (800b460 <SendTxData+0x670>)
 800b342:	685a      	ldr	r2, [r3, #4]
 800b344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b346:	1c59      	adds	r1, r3, #1
 800b348:	6339      	str	r1, [r7, #48]	@ 0x30
 800b34a:	4413      	add	r3, r2
 800b34c:	b2c2      	uxtb	r2, r0
 800b34e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 8) & 0xFF;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	0a18      	lsrs	r0, r3, #8
 800b354:	4b42      	ldr	r3, [pc, #264]	@ (800b460 <SendTxData+0x670>)
 800b356:	685a      	ldr	r2, [r3, #4]
 800b358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b35a:	1c59      	adds	r1, r3, #1
 800b35c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b35e:	4413      	add	r3, r2
 800b360:	b2c2      	uxtb	r2, r0
 800b362:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_cons_kvarh & 0xFF;
 800b364:	4b3e      	ldr	r3, [pc, #248]	@ (800b460 <SendTxData+0x670>)
 800b366:	685a      	ldr	r2, [r3, #4]
 800b368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b36a:	1c59      	adds	r1, r3, #1
 800b36c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b36e:	4413      	add	r3, r2
 800b370:	68fa      	ldr	r2, [r7, #12]
 800b372:	b2d2      	uxtb	r2, r2
 800b374:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3E Reactiva_Consumida=%u VArh\r\n", (unsigned int)reactiva_cons_kvarh);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	4b40      	ldr	r3, [pc, #256]	@ (800b47c <SendTxData+0x68c>)
 800b37c:	2201      	movs	r2, #1
 800b37e:	2100      	movs	r1, #0
 800b380:	2002      	movs	r0, #2
 800b382:	f011 fe99 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3F: Energa reactiva generada (4.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "4.8.0(", &valor_float);
 800b386:	1d3b      	adds	r3, r7, #4
 800b388:	461a      	mov	r2, r3
 800b38a:	493d      	ldr	r1, [pc, #244]	@ (800b480 <SendTxData+0x690>)
 800b38c:	4837      	ldr	r0, [pc, #220]	@ (800b46c <SendTxData+0x67c>)
 800b38e:	f000 fc5d 	bl	800bc4c <ParseOBISFloat>
 800b392:	4603      	mov	r3, r0
 800b394:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d04d      	beq.n	800b43c <SendTxData+0x64c>
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f04f 0100 	mov.w	r1, #0
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7f5 fda0 	bl	8000eec <__aeabi_fcmpge>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d044      	beq.n	800b43c <SendTxData+0x64c>
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	492e      	ldr	r1, [pc, #184]	@ (800b470 <SendTxData+0x680>)
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	f7f5 fd84 	bl	8000ec4 <__aeabi_fcmplt>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d03c      	beq.n	800b43c <SendTxData+0x64c>
      uint32_t reactiva_gen_kvarh = (uint32_t)(valor_float);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7f5 fdcb 	bl	8000f60 <__aeabi_f2uiz>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	60bb      	str	r3, [r7, #8]
      AppData.Buffer[payload_index++] = 0x3F;  // ID
 800b3ce:	4b24      	ldr	r3, [pc, #144]	@ (800b460 <SendTxData+0x670>)
 800b3d0:	685a      	ldr	r2, [r3, #4]
 800b3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d4:	1c59      	adds	r1, r3, #1
 800b3d6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3d8:	4413      	add	r3, r2
 800b3da:	223f      	movs	r2, #63	@ 0x3f
 800b3dc:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 24) & 0xFF;
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	0e18      	lsrs	r0, r3, #24
 800b3e2:	4b1f      	ldr	r3, [pc, #124]	@ (800b460 <SendTxData+0x670>)
 800b3e4:	685a      	ldr	r2, [r3, #4]
 800b3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e8:	1c59      	adds	r1, r3, #1
 800b3ea:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3ec:	4413      	add	r3, r2
 800b3ee:	b2c2      	uxtb	r2, r0
 800b3f0:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 16) & 0xFF;
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	0c18      	lsrs	r0, r3, #16
 800b3f6:	4b1a      	ldr	r3, [pc, #104]	@ (800b460 <SendTxData+0x670>)
 800b3f8:	685a      	ldr	r2, [r3, #4]
 800b3fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3fc:	1c59      	adds	r1, r3, #1
 800b3fe:	6339      	str	r1, [r7, #48]	@ 0x30
 800b400:	4413      	add	r3, r2
 800b402:	b2c2      	uxtb	r2, r0
 800b404:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 8) & 0xFF;
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	0a18      	lsrs	r0, r3, #8
 800b40a:	4b15      	ldr	r3, [pc, #84]	@ (800b460 <SendTxData+0x670>)
 800b40c:	685a      	ldr	r2, [r3, #4]
 800b40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b410:	1c59      	adds	r1, r3, #1
 800b412:	6339      	str	r1, [r7, #48]	@ 0x30
 800b414:	4413      	add	r3, r2
 800b416:	b2c2      	uxtb	r2, r0
 800b418:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_gen_kvarh & 0xFF;
 800b41a:	4b11      	ldr	r3, [pc, #68]	@ (800b460 <SendTxData+0x670>)
 800b41c:	685a      	ldr	r2, [r3, #4]
 800b41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b420:	1c59      	adds	r1, r3, #1
 800b422:	6339      	str	r1, [r7, #48]	@ 0x30
 800b424:	4413      	add	r3, r2
 800b426:	68ba      	ldr	r2, [r7, #8]
 800b428:	b2d2      	uxtb	r2, r2
 800b42a:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3F Reactiva_Generada=%u VArh\r\n", (unsigned int)reactiva_gen_kvarh);
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	9300      	str	r3, [sp, #0]
 800b430:	4b14      	ldr	r3, [pc, #80]	@ (800b484 <SendTxData+0x694>)
 800b432:	2201      	movs	r2, #1
 800b434:	2100      	movs	r1, #0
 800b436:	2002      	movs	r0, #2
 800b438:	f011 fe3e 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x5A: Nmero de serie (C.1.0) - 4 bytes =====
    parse_ok = ParseOBISUint32(uart_rx_buffer, "C.1.0(", &valor_uint32);
 800b43c:	463b      	mov	r3, r7
 800b43e:	461a      	mov	r2, r3
 800b440:	4911      	ldr	r1, [pc, #68]	@ (800b488 <SendTxData+0x698>)
 800b442:	480a      	ldr	r0, [pc, #40]	@ (800b46c <SendTxData+0x67c>)
 800b444:	f000 fc7c 	bl	800bd40 <ParseOBISUint32>
 800b448:	4603      	mov	r3, r0
 800b44a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_uint32 != 0) {
 800b44e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b452:	2b00      	cmp	r3, #0
 800b454:	d051      	beq.n	800b4fa <SendTxData+0x70a>
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d04e      	beq.n	800b4fa <SendTxData+0x70a>
 800b45c:	e016      	b.n	800b48c <SendTxData+0x69c>
 800b45e:	bf00      	nop
 800b460:	20000088 	.word	0x20000088
 800b464:	080206e8 	.word	0x080206e8
 800b468:	0802070c 	.word	0x0802070c
 800b46c:	20000670 	.word	0x20000670
 800b470:	4b189680 	.word	0x4b189680
 800b474:	08020714 	.word	0x08020714
 800b478:	08020738 	.word	0x08020738
 800b47c:	08020740 	.word	0x08020740
 800b480:	08020768 	.word	0x08020768
 800b484:	08020770 	.word	0x08020770
 800b488:	08020798 	.word	0x08020798
      AppData.Buffer[payload_index++] = 0x5A;  // ID
 800b48c:	4b83      	ldr	r3, [pc, #524]	@ (800b69c <SendTxData+0x8ac>)
 800b48e:	685a      	ldr	r2, [r3, #4]
 800b490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b492:	1c59      	adds	r1, r3, #1
 800b494:	6339      	str	r1, [r7, #48]	@ 0x30
 800b496:	4413      	add	r3, r2
 800b498:	225a      	movs	r2, #90	@ 0x5a
 800b49a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 24) & 0xFF;
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	0e18      	lsrs	r0, r3, #24
 800b4a0:	4b7e      	ldr	r3, [pc, #504]	@ (800b69c <SendTxData+0x8ac>)
 800b4a2:	685a      	ldr	r2, [r3, #4]
 800b4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a6:	1c59      	adds	r1, r3, #1
 800b4a8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4aa:	4413      	add	r3, r2
 800b4ac:	b2c2      	uxtb	r2, r0
 800b4ae:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 16) & 0xFF;
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	0c18      	lsrs	r0, r3, #16
 800b4b4:	4b79      	ldr	r3, [pc, #484]	@ (800b69c <SendTxData+0x8ac>)
 800b4b6:	685a      	ldr	r2, [r3, #4]
 800b4b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ba:	1c59      	adds	r1, r3, #1
 800b4bc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4be:	4413      	add	r3, r2
 800b4c0:	b2c2      	uxtb	r2, r0
 800b4c2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 8) & 0xFF;
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	0a18      	lsrs	r0, r3, #8
 800b4c8:	4b74      	ldr	r3, [pc, #464]	@ (800b69c <SendTxData+0x8ac>)
 800b4ca:	685a      	ldr	r2, [r3, #4]
 800b4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ce:	1c59      	adds	r1, r3, #1
 800b4d0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4d2:	4413      	add	r3, r2
 800b4d4:	b2c2      	uxtb	r2, r0
 800b4d6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = valor_uint32 & 0xFF;
 800b4d8:	6838      	ldr	r0, [r7, #0]
 800b4da:	4b70      	ldr	r3, [pc, #448]	@ (800b69c <SendTxData+0x8ac>)
 800b4dc:	685a      	ldr	r2, [r3, #4]
 800b4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4e0:	1c59      	adds	r1, r3, #1
 800b4e2:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4e4:	4413      	add	r3, r2
 800b4e6:	b2c2      	uxtb	r2, r0
 800b4e8:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x5A Numero_Serie=%u\r\n", (unsigned int)valor_uint32);
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	9300      	str	r3, [sp, #0]
 800b4ee:	4b6c      	ldr	r3, [pc, #432]	@ (800b6a0 <SendTxData+0x8b0>)
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	2100      	movs	r1, #0
 800b4f4:	2002      	movs	r0, #2
 800b4f6:	f011 fddf 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }

      AppData.BufferSize = payload_index;
 800b4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4fc:	b2da      	uxtb	r2, r3
 800b4fe:	4b67      	ldr	r3, [pc, #412]	@ (800b69c <SendTxData+0x8ac>)
 800b500:	705a      	strb	r2, [r3, #1]
      meter_data_ready = 0;
 800b502:	4b68      	ldr	r3, [pc, #416]	@ (800b6a4 <SendTxData+0x8b4>)
 800b504:	2200      	movs	r2, #0
 800b506:	701a      	strb	r2, [r3, #0]

      APP_LOG(TS_ON, VLEVEL_M, "Payload TLV construido: %d bytes\r\n", payload_index);
 800b508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b50a:	9300      	str	r3, [sp, #0]
 800b50c:	4b66      	ldr	r3, [pc, #408]	@ (800b6a8 <SendTxData+0x8b8>)
 800b50e:	2201      	movs	r2, #1
 800b510:	2100      	movs	r1, #0
 800b512:	2002      	movs	r0, #2
 800b514:	f011 fdd0 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
 800b518:	e06f      	b.n	800b5fa <SendTxData+0x80a>

  } else {
      // Sin datos del medidor, enviar solo batera
      APP_LOG(TS_ON, VLEVEL_M, "Sin datos del medidor, enviando solo bateria\r\n");
 800b51a:	4b64      	ldr	r3, [pc, #400]	@ (800b6ac <SendTxData+0x8bc>)
 800b51c:	2201      	movs	r2, #1
 800b51e:	2100      	movs	r1, #0
 800b520:	2002      	movs	r0, #2
 800b522:	f011 fdc9 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    {
      /* Fallback: send battery + network_state */
      uint8_t bateria_level_lora = GetBatteryLevel();
 800b526:	f7f6 feed 	bl	8002304 <GetBatteryLevel>
 800b52a:	4603      	mov	r3, r0
 800b52c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      uint8_t bateria_pct = 0xFF;
 800b530:	23ff      	movs	r3, #255	@ 0xff
 800b532:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800b536:	23fe      	movs	r3, #254	@ 0xfe
 800b538:	853b      	strh	r3, [r7, #40]	@ 0x28
      if (bateria_level_lora == 0xFF)
 800b53a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b53e:	2bff      	cmp	r3, #255	@ 0xff
 800b540:	d103      	bne.n	800b54a <SendTxData+0x75a>
      {
        bateria_pct = 0xFF;
 800b542:	23ff      	movs	r3, #255	@ 0xff
 800b544:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800b548:	e015      	b.n	800b576 <SendTxData+0x786>
      }
      else if (bateria_level_lora == 0)
 800b54a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d103      	bne.n	800b55a <SendTxData+0x76a>
      {
        bateria_pct = 0;
 800b552:	2300      	movs	r3, #0
 800b554:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800b558:	e00d      	b.n	800b576 <SendTxData+0x786>
      }
      else
      {
        bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800b55a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b55e:	2264      	movs	r2, #100	@ 0x64
 800b560:	fb02 f303 	mul.w	r3, r2, r3
 800b564:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b566:	0852      	lsrs	r2, r2, #1
 800b568:	b292      	uxth	r2, r2
 800b56a:	441a      	add	r2, r3
 800b56c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b56e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b572:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      }
      AppData.Buffer[0] = 0x02;  // ID Batera
 800b576:	4b49      	ldr	r3, [pc, #292]	@ (800b69c <SendTxData+0x8ac>)
 800b578:	685b      	ldr	r3, [r3, #4]
 800b57a:	2202      	movs	r2, #2
 800b57c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[1] = bateria_pct;
 800b57e:	4b47      	ldr	r3, [pc, #284]	@ (800b69c <SendTxData+0x8ac>)
 800b580:	685b      	ldr	r3, [r3, #4]
 800b582:	3301      	adds	r3, #1
 800b584:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800b588:	701a      	strb	r2, [r3, #0]

      /* Add network_state TLV (0x04) */
      uint8_t net_state = 0;
 800b58a:	2300      	movs	r3, #0
 800b58c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800b590:	2120      	movs	r1, #32
 800b592:	4847      	ldr	r0, [pc, #284]	@ (800b6b0 <SendTxData+0x8c0>)
 800b594:	f7fa fb24 	bl	8005be0 <HAL_GPIO_ReadPin>
 800b598:	4603      	mov	r3, r0
 800b59a:	2b01      	cmp	r3, #1
 800b59c:	d102      	bne.n	800b5a4 <SendTxData+0x7b4>
      {
        net_state = 1;
 800b59e:	2301      	movs	r3, #1
 800b5a0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      }
      AppData.Buffer[2] = 0x04;
 800b5a4:	4b3d      	ldr	r3, [pc, #244]	@ (800b69c <SendTxData+0x8ac>)
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	3302      	adds	r3, #2
 800b5aa:	2204      	movs	r2, #4
 800b5ac:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[3] = net_state;
 800b5ae:	4b3b      	ldr	r3, [pc, #236]	@ (800b69c <SendTxData+0x8ac>)
 800b5b0:	685b      	ldr	r3, [r3, #4]
 800b5b2:	3303      	adds	r3, #3
 800b5b4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800b5b8:	701a      	strb	r2, [r3, #0]
      AppData.BufferSize = 4;
 800b5ba:	4b38      	ldr	r3, [pc, #224]	@ (800b69c <SendTxData+0x8ac>)
 800b5bc:	2204      	movs	r2, #4
 800b5be:	705a      	strb	r2, [r3, #1]

      if (bateria_pct == 0xFF)
 800b5c0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b5c4:	2bff      	cmp	r3, #255	@ 0xff
 800b5c6:	d106      	bne.n	800b5d6 <SendTxData+0x7e6>
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800b5c8:	4b3a      	ldr	r3, [pc, #232]	@ (800b6b4 <SendTxData+0x8c4>)
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	2100      	movs	r1, #0
 800b5ce:	2002      	movs	r0, #2
 800b5d0:	f011 fd72 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
 800b5d4:	e008      	b.n	800b5e8 <SendTxData+0x7f8>
      }
      else
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800b5d6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b5da:	9300      	str	r3, [sp, #0]
 800b5dc:	4b36      	ldr	r3, [pc, #216]	@ (800b6b8 <SendTxData+0x8c8>)
 800b5de:	2201      	movs	r2, #1
 800b5e0:	2100      	movs	r1, #0
 800b5e2:	2002      	movs	r0, #2
 800b5e4:	f011 fd68 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
      }
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800b5e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b5ec:	9300      	str	r3, [sp, #0]
 800b5ee:	4b33      	ldr	r3, [pc, #204]	@ (800b6bc <SendTxData+0x8cc>)
 800b5f0:	2201      	movs	r2, #1
 800b5f2:	2100      	movs	r1, #0
 800b5f4:	2002      	movs	r0, #2
 800b5f6:	f011 fd5f 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b5fa:	4b31      	ldr	r3, [pc, #196]	@ (800b6c0 <SendTxData+0x8d0>)
 800b5fc:	7a5b      	ldrb	r3, [r3, #9]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d007      	beq.n	800b612 <SendTxData+0x822>
 800b602:	f002 fb57 	bl	800dcb4 <LmHandlerJoinStatus>
 800b606:	4603      	mov	r3, r0
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d102      	bne.n	800b612 <SendTxData+0x822>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800b60c:	482c      	ldr	r0, [pc, #176]	@ (800b6c0 <SendTxData+0x8d0>)
 800b60e:	f011 fb49 	bl	801cca4 <UTIL_TIMER_Stop>
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800b612:	4b2c      	ldr	r3, [pc, #176]	@ (800b6c4 <SendTxData+0x8d4>)
 800b614:	78db      	ldrb	r3, [r3, #3]
 800b616:	2200      	movs	r2, #0
 800b618:	4619      	mov	r1, r3
 800b61a:	4820      	ldr	r0, [pc, #128]	@ (800b69c <SendTxData+0x8ac>)
 800b61c:	f002 fb66 	bl	800dcec <LmHandlerSend>
 800b620:	4603      	mov	r3, r0
 800b622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (LORAMAC_HANDLER_SUCCESS == status)
 800b626:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d106      	bne.n	800b63c <SendTxData+0x84c>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800b62e:	4b26      	ldr	r3, [pc, #152]	@ (800b6c8 <SendTxData+0x8d8>)
 800b630:	2201      	movs	r2, #1
 800b632:	2100      	movs	r1, #0
 800b634:	2001      	movs	r0, #1
 800b636:	f011 fd3f 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
 800b63a:	e016      	b.n	800b66a <SendTxData+0x87a>
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800b63c:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b640:	f113 0f06 	cmn.w	r3, #6
 800b644:	d111      	bne.n	800b66a <SendTxData+0x87a>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800b646:	f002 fa89 	bl	800db5c <LmHandlerGetDutyCycleWaitTime>
 800b64a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (nextTxIn > 0)
 800b64c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d00b      	beq.n	800b66a <SendTxData+0x87a>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800b652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b654:	4a1d      	ldr	r2, [pc, #116]	@ (800b6cc <SendTxData+0x8dc>)
 800b656:	fba2 2303 	umull	r2, r3, r2, r3
 800b65a:	099b      	lsrs	r3, r3, #6
 800b65c:	9300      	str	r3, [sp, #0]
 800b65e:	4b1c      	ldr	r3, [pc, #112]	@ (800b6d0 <SendTxData+0x8e0>)
 800b660:	2201      	movs	r2, #1
 800b662:	2100      	movs	r1, #0
 800b664:	2001      	movs	r0, #1
 800b666:	f011 fd27 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800b66a:	4b1a      	ldr	r3, [pc, #104]	@ (800b6d4 <SendTxData+0x8e4>)
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d10f      	bne.n	800b692 <SendTxData+0x8a2>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800b672:	4819      	ldr	r0, [pc, #100]	@ (800b6d8 <SendTxData+0x8e8>)
 800b674:	f011 fb16 	bl	801cca4 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800b678:	4b18      	ldr	r3, [pc, #96]	@ (800b6dc <SendTxData+0x8ec>)
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b67e:	4293      	cmp	r3, r2
 800b680:	bf38      	it	cc
 800b682:	4613      	movcc	r3, r2
 800b684:	4619      	mov	r1, r3
 800b686:	4814      	ldr	r0, [pc, #80]	@ (800b6d8 <SendTxData+0x8e8>)
 800b688:	f011 fb7c 	bl	801cd84 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800b68c:	4812      	ldr	r0, [pc, #72]	@ (800b6d8 <SendTxData+0x8e8>)
 800b68e:	f011 fa9b 	bl	801cbc8 <UTIL_TIMER_Start>
  }
  /* USER CODE END SendTxData_1 */
}
 800b692:	bf00      	nop
 800b694:	3738      	adds	r7, #56	@ 0x38
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}
 800b69a:	bf00      	nop
 800b69c:	20000088 	.word	0x20000088
 800b6a0:	080207a0 	.word	0x080207a0
 800b6a4:	200003a8 	.word	0x200003a8
 800b6a8:	080207bc 	.word	0x080207bc
 800b6ac:	080207e0 	.word	0x080207e0
 800b6b0:	48000400 	.word	0x48000400
 800b6b4:	0802060c 	.word	0x0802060c
 800b6b8:	08020624 	.word	0x08020624
 800b6bc:	08020640 	.word	0x08020640
 800b6c0:	200009e4 	.word	0x200009e4
 800b6c4:	2000006c 	.word	0x2000006c
 800b6c8:	08020810 	.word	0x08020810
 800b6cc:	10624dd3 	.word	0x10624dd3
 800b6d0:	08020820 	.word	0x08020820
 800b6d4:	2000088c 	.word	0x2000088c
 800b6d8:	20000890 	.word	0x20000890
 800b6dc:	20000084 	.word	0x20000084

0800b6e0 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b082      	sub	sp, #8
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	2002      	movs	r0, #2
 800b6ec:	f011 f9b6 	bl	801ca5c <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800b6f0:	4803      	ldr	r0, [pc, #12]	@ (800b700 <OnTxTimerEvent+0x20>)
 800b6f2:	f011 fa69 	bl	801cbc8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800b6f6:	bf00      	nop
 800b6f8:	3708      	adds	r7, #8
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}
 800b6fe:	bf00      	nop
 800b700:	20000890 	.word	0x20000890

0800b704 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800b704:	b480      	push	{r7}
 800b706:	b083      	sub	sp, #12
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800b70c:	bf00      	nop
 800b70e:	370c      	adds	r7, #12
 800b710:	46bd      	mov	sp, r7
 800b712:	bc80      	pop	{r7}
 800b714:	4770      	bx	lr

0800b716 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800b716:	b480      	push	{r7}
 800b718:	b083      	sub	sp, #12
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800b71e:	bf00      	nop
 800b720:	370c      	adds	r7, #12
 800b722:	46bd      	mov	sp, r7
 800b724:	bc80      	pop	{r7}
 800b726:	4770      	bx	lr

0800b728 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800b728:	b480      	push	{r7}
 800b72a:	b083      	sub	sp, #12
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800b730:	bf00      	nop
 800b732:	370c      	adds	r7, #12
 800b734:	46bd      	mov	sp, r7
 800b736:	bc80      	pop	{r7}
 800b738:	4770      	bx	lr
	...

0800b73c <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b086      	sub	sp, #24
 800b740:	af04      	add	r7, sp, #16
 800b742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d041      	beq.n	800b7ce <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d03d      	beq.n	800b7ce <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800b752:	4821      	ldr	r0, [pc, #132]	@ (800b7d8 <OnTxData+0x9c>)
 800b754:	f011 fa38 	bl	801cbc8 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800b758:	4b20      	ldr	r3, [pc, #128]	@ (800b7dc <OnTxData+0xa0>)
 800b75a:	2200      	movs	r2, #0
 800b75c:	2100      	movs	r1, #0
 800b75e:	2002      	movs	r0, #2
 800b760:	f011 fcaa 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	68db      	ldr	r3, [r3, #12]
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	7c12      	ldrb	r2, [r2, #16]
 800b76c:	4611      	mov	r1, r2
 800b76e:	687a      	ldr	r2, [r7, #4]
 800b770:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800b774:	4610      	mov	r0, r2
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800b77c:	9203      	str	r2, [sp, #12]
 800b77e:	9002      	str	r0, [sp, #8]
 800b780:	9101      	str	r1, [sp, #4]
 800b782:	9300      	str	r3, [sp, #0]
 800b784:	4b16      	ldr	r3, [pc, #88]	@ (800b7e0 <OnTxData+0xa4>)
 800b786:	2200      	movs	r2, #0
 800b788:	2100      	movs	r1, #0
 800b78a:	2003      	movs	r0, #3
 800b78c:	f011 fc94 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800b790:	4b14      	ldr	r3, [pc, #80]	@ (800b7e4 <OnTxData+0xa8>)
 800b792:	2200      	movs	r2, #0
 800b794:	2100      	movs	r1, #0
 800b796:	2003      	movs	r0, #3
 800b798:	f011 fc8e 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	7a1b      	ldrb	r3, [r3, #8]
 800b7a0:	2b01      	cmp	r3, #1
 800b7a2:	d10e      	bne.n	800b7c2 <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	7a5b      	ldrb	r3, [r3, #9]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d001      	beq.n	800b7b0 <OnTxData+0x74>
 800b7ac:	4b0e      	ldr	r3, [pc, #56]	@ (800b7e8 <OnTxData+0xac>)
 800b7ae:	e000      	b.n	800b7b2 <OnTxData+0x76>
 800b7b0:	4b0e      	ldr	r3, [pc, #56]	@ (800b7ec <OnTxData+0xb0>)
 800b7b2:	9300      	str	r3, [sp, #0]
 800b7b4:	4b0e      	ldr	r3, [pc, #56]	@ (800b7f0 <OnTxData+0xb4>)
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	2003      	movs	r0, #3
 800b7bc:	f011 fc7c 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800b7c0:	e005      	b.n	800b7ce <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800b7c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b7f4 <OnTxData+0xb8>)
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	2100      	movs	r1, #0
 800b7c8:	2003      	movs	r0, #3
 800b7ca:	f011 fc75 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800b7ce:	bf00      	nop
 800b7d0:	3708      	adds	r7, #8
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}
 800b7d6:	bf00      	nop
 800b7d8:	200009b4 	.word	0x200009b4
 800b7dc:	08020840 	.word	0x08020840
 800b7e0:	08020874 	.word	0x08020874
 800b7e4:	080208a8 	.word	0x080208a8
 800b7e8:	080208b8 	.word	0x080208b8
 800b7ec:	080208bc 	.word	0x080208bc
 800b7f0:	080208c4 	.word	0x080208c4
 800b7f4:	080208d8 	.word	0x080208d8

0800b7f8 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b082      	sub	sp, #8
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d039      	beq.n	800b87a <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d11e      	bne.n	800b84e <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800b810:	2100      	movs	r1, #0
 800b812:	2004      	movs	r0, #4
 800b814:	f011 f922 	bl	801ca5c <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800b818:	481a      	ldr	r0, [pc, #104]	@ (800b884 <OnJoinRequest+0x8c>)
 800b81a:	f011 fa43 	bl	801cca4 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800b81e:	4b1a      	ldr	r3, [pc, #104]	@ (800b888 <OnJoinRequest+0x90>)
 800b820:	2200      	movs	r2, #0
 800b822:	2100      	movs	r1, #0
 800b824:	2002      	movs	r0, #2
 800b826:	f011 fc47 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	79db      	ldrb	r3, [r3, #7]
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d106      	bne.n	800b840 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800b832:	4b16      	ldr	r3, [pc, #88]	@ (800b88c <OnJoinRequest+0x94>)
 800b834:	2200      	movs	r2, #0
 800b836:	2100      	movs	r1, #0
 800b838:	2002      	movs	r0, #2
 800b83a:	f011 fc3d 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800b83e:	e01c      	b.n	800b87a <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800b840:	4b13      	ldr	r3, [pc, #76]	@ (800b890 <OnJoinRequest+0x98>)
 800b842:	2200      	movs	r2, #0
 800b844:	2100      	movs	r1, #0
 800b846:	2002      	movs	r0, #2
 800b848:	f011 fc36 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800b84c:	e015      	b.n	800b87a <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800b84e:	4b11      	ldr	r3, [pc, #68]	@ (800b894 <OnJoinRequest+0x9c>)
 800b850:	2200      	movs	r2, #0
 800b852:	2100      	movs	r1, #0
 800b854:	2002      	movs	r0, #2
 800b856:	f011 fc2f 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	79db      	ldrb	r3, [r3, #7]
 800b85e:	2b02      	cmp	r3, #2
 800b860:	d10b      	bne.n	800b87a <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800b862:	4b0d      	ldr	r3, [pc, #52]	@ (800b898 <OnJoinRequest+0xa0>)
 800b864:	2200      	movs	r2, #0
 800b866:	2100      	movs	r1, #0
 800b868:	2002      	movs	r0, #2
 800b86a:	f011 fc25 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800b86e:	4b0b      	ldr	r3, [pc, #44]	@ (800b89c <OnJoinRequest+0xa4>)
 800b870:	781b      	ldrb	r3, [r3, #0]
 800b872:	2101      	movs	r1, #1
 800b874:	4618      	mov	r0, r3
 800b876:	f002 f97b 	bl	800db70 <LmHandlerJoin>
}
 800b87a:	bf00      	nop
 800b87c:	3708      	adds	r7, #8
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	200009e4 	.word	0x200009e4
 800b888:	080208e8 	.word	0x080208e8
 800b88c:	08020900 	.word	0x08020900
 800b890:	08020920 	.word	0x08020920
 800b894:	08020940 	.word	0x08020940
 800b898:	0802095c 	.word	0x0802095c
 800b89c:	2000001c 	.word	0x2000001c

0800b8a0 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800b8a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8a2:	b093      	sub	sp, #76	@ 0x4c
 800b8a4:	af0c      	add	r7, sp, #48	@ 0x30
 800b8a6:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d056      	beq.n	800b95c <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800b8ae:	697b      	ldr	r3, [r7, #20]
 800b8b0:	785b      	ldrb	r3, [r3, #1]
 800b8b2:	2b02      	cmp	r3, #2
 800b8b4:	d008      	beq.n	800b8c8 <OnBeaconStatusChange+0x28>
 800b8b6:	2b03      	cmp	r3, #3
 800b8b8:	d049      	beq.n	800b94e <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800b8ba:	4b2a      	ldr	r3, [pc, #168]	@ (800b964 <OnBeaconStatusChange+0xc4>)
 800b8bc:	2200      	movs	r2, #0
 800b8be:	2100      	movs	r1, #0
 800b8c0:	2002      	movs	r0, #2
 800b8c2:	f011 fbf9 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b8c6:	e049      	b.n	800b95c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	7c1b      	ldrb	r3, [r3, #16]
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800b8d4:	461c      	mov	r4, r3
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800b8dc:	461d      	mov	r5, r3
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	68db      	ldr	r3, [r3, #12]
 800b8e2:	697a      	ldr	r2, [r7, #20]
 800b8e4:	6852      	ldr	r2, [r2, #4]
 800b8e6:	6979      	ldr	r1, [r7, #20]
 800b8e8:	7d89      	ldrb	r1, [r1, #22]
 800b8ea:	460e      	mov	r6, r1
 800b8ec:	6979      	ldr	r1, [r7, #20]
 800b8ee:	7dc9      	ldrb	r1, [r1, #23]
 800b8f0:	6139      	str	r1, [r7, #16]
 800b8f2:	6979      	ldr	r1, [r7, #20]
 800b8f4:	7e09      	ldrb	r1, [r1, #24]
 800b8f6:	60f9      	str	r1, [r7, #12]
 800b8f8:	6979      	ldr	r1, [r7, #20]
 800b8fa:	7e49      	ldrb	r1, [r1, #25]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	6979      	ldr	r1, [r7, #20]
 800b900:	7e89      	ldrb	r1, [r1, #26]
 800b902:	6079      	str	r1, [r7, #4]
 800b904:	6979      	ldr	r1, [r7, #20]
 800b906:	7ec9      	ldrb	r1, [r1, #27]
 800b908:	6039      	str	r1, [r7, #0]
 800b90a:	6979      	ldr	r1, [r7, #20]
 800b90c:	7f09      	ldrb	r1, [r1, #28]
 800b90e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b910:	f8d7 c000 	ldr.w	ip, [r7]
 800b914:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800b918:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800b91c:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b920:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800b924:	f8cd c020 	str.w	ip, [sp, #32]
 800b928:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800b92c:	f8cd c01c 	str.w	ip, [sp, #28]
 800b930:	6939      	ldr	r1, [r7, #16]
 800b932:	9106      	str	r1, [sp, #24]
 800b934:	9605      	str	r6, [sp, #20]
 800b936:	9204      	str	r2, [sp, #16]
 800b938:	9303      	str	r3, [sp, #12]
 800b93a:	9502      	str	r5, [sp, #8]
 800b93c:	9401      	str	r4, [sp, #4]
 800b93e:	9000      	str	r0, [sp, #0]
 800b940:	4b09      	ldr	r3, [pc, #36]	@ (800b968 <OnBeaconStatusChange+0xc8>)
 800b942:	2200      	movs	r2, #0
 800b944:	2100      	movs	r1, #0
 800b946:	2002      	movs	r0, #2
 800b948:	f011 fbb6 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800b94c:	e006      	b.n	800b95c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800b94e:	4b07      	ldr	r3, [pc, #28]	@ (800b96c <OnBeaconStatusChange+0xcc>)
 800b950:	2200      	movs	r2, #0
 800b952:	2100      	movs	r1, #0
 800b954:	2002      	movs	r0, #2
 800b956:	f011 fbaf 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b95a:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800b95c:	bf00      	nop
 800b95e:	371c      	adds	r7, #28
 800b960:	46bd      	mov	sp, r7
 800b962:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b964:	08020980 	.word	0x08020980
 800b968:	08020998 	.word	0x08020998
 800b96c:	08020a0c 	.word	0x08020a0c

0800b970 <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800b970:	b480      	push	{r7}
 800b972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800b974:	bf00      	nop
 800b976:	46bd      	mov	sp, r7
 800b978:	bc80      	pop	{r7}
 800b97a:	4770      	bx	lr

0800b97c <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b084      	sub	sp, #16
 800b980:	af02      	add	r7, sp, #8
 800b982:	4603      	mov	r3, r0
 800b984:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b986:	79fb      	ldrb	r3, [r7, #7]
 800b988:	4a06      	ldr	r2, [pc, #24]	@ (800b9a4 <OnClassChange+0x28>)
 800b98a:	5cd3      	ldrb	r3, [r2, r3]
 800b98c:	9300      	str	r3, [sp, #0]
 800b98e:	4b06      	ldr	r3, [pc, #24]	@ (800b9a8 <OnClassChange+0x2c>)
 800b990:	2200      	movs	r2, #0
 800b992:	2100      	movs	r1, #0
 800b994:	2002      	movs	r0, #2
 800b996:	f011 fb8f 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800b99a:	bf00      	nop
 800b99c:	3708      	adds	r7, #8
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd80      	pop	{r7, pc}
 800b9a2:	bf00      	nop
 800b9a4:	08020a48 	.word	0x08020a48
 800b9a8:	08020a2c 	.word	0x08020a2c

0800b9ac <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	2001      	movs	r0, #1
 800b9b4:	f011 f852 	bl	801ca5c <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800b9b8:	bf00      	nop
 800b9ba:	bd80      	pop	{r7, pc}

0800b9bc <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b082      	sub	sp, #8
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800b9c4:	4a0c      	ldr	r2, [pc, #48]	@ (800b9f8 <OnTxPeriodicityChanged+0x3c>)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800b9ca:	4b0b      	ldr	r3, [pc, #44]	@ (800b9f8 <OnTxPeriodicityChanged+0x3c>)
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d102      	bne.n	800b9d8 <OnTxPeriodicityChanged+0x1c>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800b9d2:	4b09      	ldr	r3, [pc, #36]	@ (800b9f8 <OnTxPeriodicityChanged+0x3c>)
 800b9d4:	4a09      	ldr	r2, [pc, #36]	@ (800b9fc <OnTxPeriodicityChanged+0x40>)
 800b9d6:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800b9d8:	4809      	ldr	r0, [pc, #36]	@ (800ba00 <OnTxPeriodicityChanged+0x44>)
 800b9da:	f011 f963 	bl	801cca4 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800b9de:	4b06      	ldr	r3, [pc, #24]	@ (800b9f8 <OnTxPeriodicityChanged+0x3c>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	4619      	mov	r1, r3
 800b9e4:	4806      	ldr	r0, [pc, #24]	@ (800ba00 <OnTxPeriodicityChanged+0x44>)
 800b9e6:	f011 f9cd 	bl	801cd84 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800b9ea:	4805      	ldr	r0, [pc, #20]	@ (800ba00 <OnTxPeriodicityChanged+0x44>)
 800b9ec:	f011 f8ec 	bl	801cbc8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800b9f0:	bf00      	nop
 800b9f2:	3708      	adds	r7, #8
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	20000084 	.word	0x20000084
 800b9fc:	000927c0 	.word	0x000927c0
 800ba00:	20000890 	.word	0x20000890

0800ba04 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800ba04:	b480      	push	{r7}
 800ba06:	b083      	sub	sp, #12
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800ba0e:	4a04      	ldr	r2, [pc, #16]	@ (800ba20 <OnTxFrameCtrlChanged+0x1c>)
 800ba10:	79fb      	ldrb	r3, [r7, #7]
 800ba12:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800ba14:	bf00      	nop
 800ba16:	370c      	adds	r7, #12
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bc80      	pop	{r7}
 800ba1c:	4770      	bx	lr
 800ba1e:	bf00      	nop
 800ba20:	2000006c 	.word	0x2000006c

0800ba24 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800ba24:	b480      	push	{r7}
 800ba26:	b083      	sub	sp, #12
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800ba2e:	4a04      	ldr	r2, [pc, #16]	@ (800ba40 <OnPingSlotPeriodicityChanged+0x1c>)
 800ba30:	79fb      	ldrb	r3, [r7, #7]
 800ba32:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800ba34:	bf00      	nop
 800ba36:	370c      	adds	r7, #12
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bc80      	pop	{r7}
 800ba3c:	4770      	bx	lr
 800ba3e:	bf00      	nop
 800ba40:	2000006c 	.word	0x2000006c

0800ba44 <OnSystemReset>:

static void OnSystemReset(void)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800ba48:	f002 fe8b 	bl	800e762 <LmHandlerHalt>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d106      	bne.n	800ba60 <OnSystemReset+0x1c>
 800ba52:	f002 f92f 	bl	800dcb4 <LmHandlerJoinStatus>
 800ba56:	4603      	mov	r3, r0
 800ba58:	2b01      	cmp	r3, #1
 800ba5a:	d101      	bne.n	800ba60 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800ba5c:	f7fe ffdc 	bl	800aa18 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800ba60:	bf00      	nop
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <StopJoin>:

static void StopJoin(void)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800ba68:	4817      	ldr	r0, [pc, #92]	@ (800bac8 <StopJoin+0x64>)
 800ba6a:	f011 f91b 	bl	801cca4 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800ba6e:	f002 fe6b 	bl	800e748 <LmHandlerStop>
 800ba72:	4603      	mov	r3, r0
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d006      	beq.n	800ba86 <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800ba78:	4b14      	ldr	r3, [pc, #80]	@ (800bacc <StopJoin+0x68>)
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	2002      	movs	r0, #2
 800ba80:	f011 fb1a 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
 800ba84:	e01a      	b.n	800babc <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800ba86:	4b12      	ldr	r3, [pc, #72]	@ (800bad0 <StopJoin+0x6c>)
 800ba88:	2200      	movs	r2, #0
 800ba8a:	2100      	movs	r1, #0
 800ba8c:	2002      	movs	r0, #2
 800ba8e:	f011 fb13 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800ba92:	4b10      	ldr	r3, [pc, #64]	@ (800bad4 <StopJoin+0x70>)
 800ba94:	2201      	movs	r2, #1
 800ba96:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800ba98:	4b0f      	ldr	r3, [pc, #60]	@ (800bad8 <StopJoin+0x74>)
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	2100      	movs	r1, #0
 800ba9e:	2002      	movs	r0, #2
 800baa0:	f011 fb0a 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800baa4:	480d      	ldr	r0, [pc, #52]	@ (800badc <StopJoin+0x78>)
 800baa6:	f001 feff 	bl	800d8a8 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800baaa:	4b0a      	ldr	r3, [pc, #40]	@ (800bad4 <StopJoin+0x70>)
 800baac:	781b      	ldrb	r3, [r3, #0]
 800baae:	2101      	movs	r1, #1
 800bab0:	4618      	mov	r0, r3
 800bab2:	f002 f85d 	bl	800db70 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800bab6:	4804      	ldr	r0, [pc, #16]	@ (800bac8 <StopJoin+0x64>)
 800bab8:	f011 f886 	bl	801cbc8 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800babc:	4808      	ldr	r0, [pc, #32]	@ (800bae0 <StopJoin+0x7c>)
 800babe:	f011 f883 	bl	801cbc8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800bac2:	bf00      	nop
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	bf00      	nop
 800bac8:	20000890 	.word	0x20000890
 800bacc:	08020a4c 	.word	0x08020a4c
 800bad0:	08020a6c 	.word	0x08020a6c
 800bad4:	2000001c 	.word	0x2000001c
 800bad8:	08020a80 	.word	0x08020a80
 800badc:	2000006c 	.word	0x2000006c
 800bae0:	200008a8 	.word	0x200008a8

0800bae4 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b082      	sub	sp, #8
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800baec:	4b05      	ldr	r3, [pc, #20]	@ (800bb04 <OnStopJoinTimerEvent+0x20>)
 800baee:	781b      	ldrb	r3, [r3, #0]
 800baf0:	2b02      	cmp	r3, #2
 800baf2:	d103      	bne.n	800bafc <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800baf4:	2100      	movs	r1, #0
 800baf6:	2008      	movs	r0, #8
 800baf8:	f010 ffb0 	bl	801ca5c <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800bafc:	bf00      	nop
 800bafe:	3708      	adds	r7, #8
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	2000001c 	.word	0x2000001c

0800bb08 <StoreContext>:

static void StoreContext(void)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b082      	sub	sp, #8
 800bb0c:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800bb0e:	23ff      	movs	r3, #255	@ 0xff
 800bb10:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800bb12:	f002 fe5b 	bl	800e7cc <LmHandlerNvmDataStore>
 800bb16:	4603      	mov	r3, r0
 800bb18:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800bb1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bb1e:	f113 0f08 	cmn.w	r3, #8
 800bb22:	d106      	bne.n	800bb32 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800bb24:	4b0a      	ldr	r3, [pc, #40]	@ (800bb50 <StoreContext+0x48>)
 800bb26:	2200      	movs	r2, #0
 800bb28:	2100      	movs	r1, #0
 800bb2a:	2002      	movs	r0, #2
 800bb2c:	f011 fac4 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800bb30:	e00a      	b.n	800bb48 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800bb32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bb36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb3a:	d105      	bne.n	800bb48 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800bb3c:	4b05      	ldr	r3, [pc, #20]	@ (800bb54 <StoreContext+0x4c>)
 800bb3e:	2200      	movs	r2, #0
 800bb40:	2100      	movs	r1, #0
 800bb42:	2002      	movs	r0, #2
 800bb44:	f011 fab8 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bb48:	bf00      	nop
 800bb4a:	3708      	adds	r7, #8
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}
 800bb50:	08020aa0 	.word	0x08020aa0
 800bb54:	08020ab8 	.word	0x08020ab8

0800bb58 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	4603      	mov	r3, r0
 800bb60:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800bb62:	79fb      	ldrb	r3, [r7, #7]
 800bb64:	2b01      	cmp	r3, #1
 800bb66:	d106      	bne.n	800bb76 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800bb68:	4b08      	ldr	r3, [pc, #32]	@ (800bb8c <OnNvmDataChange+0x34>)
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	2002      	movs	r0, #2
 800bb70:	f011 faa2 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800bb74:	e005      	b.n	800bb82 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800bb76:	4b06      	ldr	r3, [pc, #24]	@ (800bb90 <OnNvmDataChange+0x38>)
 800bb78:	2200      	movs	r2, #0
 800bb7a:	2100      	movs	r1, #0
 800bb7c:	2002      	movs	r0, #2
 800bb7e:	f011 fa9b 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bb82:	bf00      	nop
 800bb84:	3708      	adds	r7, #8
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}
 800bb8a:	bf00      	nop
 800bb8c:	08020ad0 	.word	0x08020ad0
 800bb90:	08020ae4 	.word	0x08020ae4

0800bb94 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b082      	sub	sp, #8
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800bb9e:	683a      	ldr	r2, [r7, #0]
 800bba0:	6879      	ldr	r1, [r7, #4]
 800bba2:	4803      	ldr	r0, [pc, #12]	@ (800bbb0 <OnStoreContextRequest+0x1c>)
 800bba4:	f7f5 fd9c 	bl	80016e0 <FLASH_IF_Write>

  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800bba8:	bf00      	nop
 800bbaa:	3708      	adds	r7, #8
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd80      	pop	{r7, pc}
 800bbb0:	0803f000 	.word	0x0803f000

0800bbb4 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
 800bbbc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800bbbe:	683a      	ldr	r2, [r7, #0]
 800bbc0:	4903      	ldr	r1, [pc, #12]	@ (800bbd0 <OnRestoreContextRequest+0x1c>)
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f7f5 fdb4 	bl	8001730 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800bbc8:	bf00      	nop
 800bbca:	3708      	adds	r7, #8
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}
 800bbd0:	0803f000 	.word	0x0803f000

0800bbd4 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800bbd8:	4b15      	ldr	r3, [pc, #84]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bbda:	2200      	movs	r2, #0
 800bbdc:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800bbde:	4b14      	ldr	r3, [pc, #80]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800bbe4:	4b12      	ldr	r3, [pc, #72]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800bbea:	4b11      	ldr	r3, [pc, #68]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bbec:	2200      	movs	r2, #0
 800bbee:	60da      	str	r2, [r3, #12]

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
#endif /* REGION_AS923 */
#ifdef  REGION_AU915
  loraInfo.Region |= (1 << LORAMAC_REGION_AU915);
 800bbf0:	4b0f      	ldr	r3, [pc, #60]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bbf2:	685b      	ldr	r3, [r3, #4]
 800bbf4:	f043 0302 	orr.w	r3, r3, #2
 800bbf8:	4a0d      	ldr	r2, [pc, #52]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bbfa:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800bbfc:	4b0c      	ldr	r3, [pc, #48]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bbfe:	685b      	ldr	r3, [r3, #4]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d10d      	bne.n	800bc20 <LoraInfo_Init+0x4c>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800bc04:	4b0b      	ldr	r3, [pc, #44]	@ (800bc34 <LoraInfo_Init+0x60>)
 800bc06:	2200      	movs	r2, #0
 800bc08:	2100      	movs	r1, #0
 800bc0a:	2000      	movs	r0, #0
 800bc0c:	f011 fa54 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800bc10:	bf00      	nop
 800bc12:	f011 fa3f 	bl	801d094 <UTIL_ADV_TRACE_IsBufferEmpty>
 800bc16:	4603      	mov	r3, r0
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	d1fa      	bne.n	800bc12 <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800bc1c:	bf00      	nop
 800bc1e:	e7fd      	b.n	800bc1c <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800bc20:	4b03      	ldr	r3, [pc, #12]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bc22:	2200      	movs	r2, #0
 800bc24:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800bc26:	4b02      	ldr	r3, [pc, #8]	@ (800bc30 <LoraInfo_Init+0x5c>)
 800bc28:	2201      	movs	r2, #1
 800bc2a:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800bc2c:	bf00      	nop
 800bc2e:	bd80      	pop	{r7, pc}
 800bc30:	200009fc 	.word	0x200009fc
 800bc34:	08020af8 	.word	0x08020af8

0800bc38 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800bc38:	b480      	push	{r7}
 800bc3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800bc3c:	4b02      	ldr	r3, [pc, #8]	@ (800bc48 <LoraInfo_GetPtr+0x10>)
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bc80      	pop	{r7}
 800bc44:	4770      	bx	lr
 800bc46:	bf00      	nop
 800bc48:	200009fc 	.word	0x200009fc

0800bc4c <ParseOBISFloat>:
  * @param  marker OBIS marker string (e.g., "1.8.0(")
  * @param  result pointer to store the parsed float value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISFloat(char *buffer, const char *marker, float *result)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b092      	sub	sp, #72	@ 0x48
 800bc50:	af02      	add	r7, sp, #8
 800bc52:	60f8      	str	r0, [r7, #12]
 800bc54:	60b9      	str	r1, [r7, #8]
 800bc56:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800bc58:	68b9      	ldr	r1, [r7, #8]
 800bc5a:	68f8      	ldr	r0, [r7, #12]
 800bc5c:	f012 fc62 	bl	801e524 <strstr>
 800bc60:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800bc62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d101      	bne.n	800bc6c <ParseOBISFloat+0x20>
  {
    return false;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	e062      	b.n	800bd32 <ParseOBISFloat+0xe6>
  }

  pos += strlen(marker);
 800bc6c:	68b8      	ldr	r0, [r7, #8]
 800bc6e:	f7f4 fa87 	bl	8000180 <strlen>
 800bc72:	4602      	mov	r2, r0
 800bc74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc76:	4413      	add	r3, r2
 800bc78:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800bc7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bc7e:	e016      	b.n	800bcae <ParseOBISFloat+0x62>
  {
    if ((*end_pos >= '0' && *end_pos <= '9') || *end_pos == '.' || *end_pos == '-' || *end_pos == '+')
 800bc80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc82:	781b      	ldrb	r3, [r3, #0]
 800bc84:	2b2f      	cmp	r3, #47	@ 0x2f
 800bc86:	d903      	bls.n	800bc90 <ParseOBISFloat+0x44>
 800bc88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	2b39      	cmp	r3, #57	@ 0x39
 800bc8e:	d90b      	bls.n	800bca8 <ParseOBISFloat+0x5c>
 800bc90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc92:	781b      	ldrb	r3, [r3, #0]
 800bc94:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc96:	d007      	beq.n	800bca8 <ParseOBISFloat+0x5c>
 800bc98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc9a:	781b      	ldrb	r3, [r3, #0]
 800bc9c:	2b2d      	cmp	r3, #45	@ 0x2d
 800bc9e:	d003      	beq.n	800bca8 <ParseOBISFloat+0x5c>
 800bca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bca2:	781b      	ldrb	r3, [r3, #0]
 800bca4:	2b2b      	cmp	r3, #43	@ 0x2b
 800bca6:	d10e      	bne.n	800bcc6 <ParseOBISFloat+0x7a>
    {
      end_pos++;
 800bca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcaa:	3301      	adds	r3, #1
 800bcac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bcae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcb0:	781b      	ldrb	r3, [r3, #0]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d007      	beq.n	800bcc6 <ParseOBISFloat+0x7a>
 800bcb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcb8:	781b      	ldrb	r3, [r3, #0]
 800bcba:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcbc:	d003      	beq.n	800bcc6 <ParseOBISFloat+0x7a>
 800bcbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcc0:	781b      	ldrb	r3, [r3, #0]
 800bcc2:	2b29      	cmp	r3, #41	@ 0x29
 800bcc4:	d1dc      	bne.n	800bc80 <ParseOBISFloat+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800bcc6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bcc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcca:	429a      	cmp	r2, r3
 800bccc:	d101      	bne.n	800bcd2 <ParseOBISFloat+0x86>
  {
    return false;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	e02f      	b.n	800bd32 <ParseOBISFloat+0xe6>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800bcd2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bcd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcd6:	1ad3      	subs	r3, r2, r3
 800bcd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800bcda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcdc:	2b1f      	cmp	r3, #31
 800bcde:	d901      	bls.n	800bce4 <ParseOBISFloat+0x98>
  {
    len = sizeof(temp_buffer) - 1;
 800bce0:	231f      	movs	r3, #31
 800bce2:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800bce4:	f107 0314 	add.w	r3, r7, #20
 800bce8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bcea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bcec:	4618      	mov	r0, r3
 800bcee:	f012 fc06 	bl	801e4fe <strncpy>
  temp_buffer[len] = '\0';
 800bcf2:	f107 0214 	add.w	r2, r7, #20
 800bcf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcf8:	4413      	add	r3, r2
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	701a      	strb	r2, [r3, #0]

  *result = (float)atof(temp_buffer);
 800bcfe:	f107 0314 	add.w	r3, r7, #20
 800bd02:	4618      	mov	r0, r3
 800bd04:	f011 fc50 	bl	801d5a8 <atof>
 800bd08:	4602      	mov	r2, r0
 800bd0a:	460b      	mov	r3, r1
 800bd0c:	4610      	mov	r0, r2
 800bd0e:	4619      	mov	r1, r3
 800bd10:	f7f4 ff2c 	bl	8000b6c <__aeabi_d2f>
 800bd14:	4602      	mov	r2, r0
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISFloat('%s') -> '%s'\r\n", marker, temp_buffer);
 800bd1a:	f107 0314 	add.w	r3, r7, #20
 800bd1e:	9301      	str	r3, [sp, #4]
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	9300      	str	r3, [sp, #0]
 800bd24:	4b05      	ldr	r3, [pc, #20]	@ (800bd3c <ParseOBISFloat+0xf0>)
 800bd26:	2201      	movs	r2, #1
 800bd28:	2100      	movs	r1, #0
 800bd2a:	2002      	movs	r0, #2
 800bd2c:	f011 f9c4 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800bd30:	2301      	movs	r3, #1
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3740      	adds	r7, #64	@ 0x40
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
 800bd3a:	bf00      	nop
 800bd3c:	08020b48 	.word	0x08020b48

0800bd40 <ParseOBISUint32>:
  * @param  marker OBIS marker string (e.g., "C.1.0(")
  * @param  result pointer to store the parsed uint32 value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISUint32(char *buffer, const char *marker, uint32_t *result)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b094      	sub	sp, #80	@ 0x50
 800bd44:	af04      	add	r7, sp, #16
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800bd4c:	68b9      	ldr	r1, [r7, #8]
 800bd4e:	68f8      	ldr	r0, [r7, #12]
 800bd50:	f012 fbe8 	bl	801e524 <strstr>
 800bd54:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800bd56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d101      	bne.n	800bd60 <ParseOBISUint32+0x20>
  {
    return false;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	e054      	b.n	800be0a <ParseOBISUint32+0xca>
  }

  pos += strlen(marker);
 800bd60:	68b8      	ldr	r0, [r7, #8]
 800bd62:	f7f4 fa0d 	bl	8000180 <strlen>
 800bd66:	4602      	mov	r2, r0
 800bd68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd6a:	4413      	add	r3, r2
 800bd6c:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800bd6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bd72:	e00a      	b.n	800bd8a <ParseOBISUint32+0x4a>
  {
    if (*end_pos >= '0' && *end_pos <= '9')
 800bd74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	2b2f      	cmp	r3, #47	@ 0x2f
 800bd7a:	d912      	bls.n	800bda2 <ParseOBISUint32+0x62>
 800bd7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd7e:	781b      	ldrb	r3, [r3, #0]
 800bd80:	2b39      	cmp	r3, #57	@ 0x39
 800bd82:	d80e      	bhi.n	800bda2 <ParseOBISUint32+0x62>
    {
      end_pos++;
 800bd84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd86:	3301      	adds	r3, #1
 800bd88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bd8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd8c:	781b      	ldrb	r3, [r3, #0]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d007      	beq.n	800bda2 <ParseOBISUint32+0x62>
 800bd92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd94:	781b      	ldrb	r3, [r3, #0]
 800bd96:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd98:	d003      	beq.n	800bda2 <ParseOBISUint32+0x62>
 800bd9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	2b29      	cmp	r3, #41	@ 0x29
 800bda0:	d1e8      	bne.n	800bd74 <ParseOBISUint32+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800bda2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bda4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d101      	bne.n	800bdae <ParseOBISUint32+0x6e>
  {
    return false;
 800bdaa:	2300      	movs	r3, #0
 800bdac:	e02d      	b.n	800be0a <ParseOBISUint32+0xca>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800bdae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bdb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdb2:	1ad3      	subs	r3, r2, r3
 800bdb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800bdb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdb8:	2b1f      	cmp	r3, #31
 800bdba:	d901      	bls.n	800bdc0 <ParseOBISUint32+0x80>
  {
    len = sizeof(temp_buffer) - 1;
 800bdbc:	231f      	movs	r3, #31
 800bdbe:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800bdc0:	f107 0314 	add.w	r3, r7, #20
 800bdc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bdc6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bdc8:	4618      	mov	r0, r3
 800bdca:	f012 fb98 	bl	801e4fe <strncpy>
  temp_buffer[len] = '\0';
 800bdce:	f107 0214 	add.w	r2, r7, #20
 800bdd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdd4:	4413      	add	r3, r2
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	701a      	strb	r2, [r3, #0]

  *result = (uint32_t)atol(temp_buffer);
 800bdda:	f107 0314 	add.w	r3, r7, #20
 800bdde:	4618      	mov	r0, r3
 800bde0:	f011 fbe5 	bl	801d5ae <atol>
 800bde4:	4603      	mov	r3, r0
 800bde6:	461a      	mov	r2, r3
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISUint32('%s') -> '%s' = %u\r\n", marker, temp_buffer, (unsigned int)*result);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	9302      	str	r3, [sp, #8]
 800bdf2:	f107 0314 	add.w	r3, r7, #20
 800bdf6:	9301      	str	r3, [sp, #4]
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	9300      	str	r3, [sp, #0]
 800bdfc:	4b05      	ldr	r3, [pc, #20]	@ (800be14 <ParseOBISUint32+0xd4>)
 800bdfe:	2201      	movs	r2, #1
 800be00:	2100      	movs	r1, #0
 800be02:	2002      	movs	r0, #2
 800be04:	f011 f958 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800be08:	2301      	movs	r3, #1
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3740      	adds	r7, #64	@ 0x40
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop
 800be14:	08020b70 	.word	0x08020b70

0800be18 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800be1c:	f7f7 fbb3 	bl	8003586 <BSP_RADIO_Init>
 800be20:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800be22:	4618      	mov	r0, r3
 800be24:	bd80      	pop	{r7, pc}

0800be26 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800be26:	b580      	push	{r7, lr}
 800be28:	b082      	sub	sp, #8
 800be2a:	af00      	add	r7, sp, #0
 800be2c:	4603      	mov	r3, r0
 800be2e:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800be30:	79fb      	ldrb	r3, [r7, #7]
 800be32:	4618      	mov	r0, r3
 800be34:	f7f7 fbd8 	bl	80035e8 <BSP_RADIO_ConfigRFSwitch>
 800be38:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3708      	adds	r7, #8
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}

0800be42 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800be42:	b580      	push	{r7, lr}
 800be44:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800be46:	f7f7 fc1d 	bl	8003684 <BSP_RADIO_GetTxConfig>
 800be4a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	bd80      	pop	{r7, pc}

0800be50 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800be54:	f7f7 fc1d 	bl	8003692 <BSP_RADIO_IsTCXO>
 800be58:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	bd80      	pop	{r7, pc}

0800be5e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800be5e:	b580      	push	{r7, lr}
 800be60:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800be62:	f7f7 fc1d 	bl	80036a0 <BSP_RADIO_IsDCDC>
 800be66:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800be68:	4618      	mov	r0, r3
 800be6a:	bd80      	pop	{r7, pc}

0800be6c <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b082      	sub	sp, #8
 800be70:	af00      	add	r7, sp, #0
 800be72:	4603      	mov	r3, r0
 800be74:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800be76:	79fb      	ldrb	r3, [r7, #7]
 800be78:	4618      	mov	r0, r3
 800be7a:	f7f7 fc18 	bl	80036ae <BSP_RADIO_GetRFOMaxPowerConfig>
 800be7e:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800be80:	4618      	mov	r0, r3
 800be82:	3708      	adds	r7, #8
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}

0800be88 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b082      	sub	sp, #8
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	33f1      	adds	r3, #241	@ 0xf1
 800be94:	2210      	movs	r2, #16
 800be96:	2100      	movs	r1, #0
 800be98:	4618      	mov	r0, r3
 800be9a:	f00c fdeb 	bl	8018a74 <memset1>
    ctx->M_n = 0;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2200      	movs	r2, #0
 800bea2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	22f0      	movs	r2, #240	@ 0xf0
 800beaa:	2100      	movs	r1, #0
 800beac:	4618      	mov	r0, r3
 800beae:	f00c fde1 	bl	8018a74 <memset1>
}
 800beb2:	bf00      	nop
 800beb4:	3708      	adds	r7, #8
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}

0800beba <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800beba:	b580      	push	{r7, lr}
 800bebc:	b082      	sub	sp, #8
 800bebe:	af00      	add	r7, sp, #0
 800bec0:	6078      	str	r0, [r7, #4]
 800bec2:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	461a      	mov	r2, r3
 800bec8:	2110      	movs	r1, #16
 800beca:	6838      	ldr	r0, [r7, #0]
 800becc:	f000 fe60 	bl	800cb90 <lorawan_aes_set_key>
}
 800bed0:	bf00      	nop
 800bed2:	3708      	adds	r7, #8
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}

0800bed8 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b08c      	sub	sp, #48	@ 0x30
 800bedc:	af00      	add	r7, sp, #0
 800bede:	60f8      	str	r0, [r7, #12]
 800bee0:	60b9      	str	r1, [r7, #8]
 800bee2:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800beea:	2b00      	cmp	r3, #0
 800beec:	f000 80a1 	beq.w	800c032 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bef6:	f1c3 0310 	rsb	r3, r3, #16
 800befa:	687a      	ldr	r2, [r7, #4]
 800befc:	4293      	cmp	r3, r2
 800befe:	bf28      	it	cs
 800bf00:	4613      	movcs	r3, r2
 800bf02:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bf10:	4413      	add	r3, r2
 800bf12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf14:	b292      	uxth	r2, r2
 800bf16:	68b9      	ldr	r1, [r7, #8]
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f00c fd70 	bl	80189fe <memcpy1>
        ctx->M_n += mlen;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800bf24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf26:	441a      	add	r2, r3
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bf34:	2b0f      	cmp	r3, #15
 800bf36:	f240 808d 	bls.w	800c054 <AES_CMAC_Update+0x17c>
 800bf3a:	687a      	ldr	r2, [r7, #4]
 800bf3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf3e:	429a      	cmp	r2, r3
 800bf40:	f000 8088 	beq.w	800c054 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800bf44:	2300      	movs	r3, #0
 800bf46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf48:	e015      	b.n	800bf76 <AES_CMAC_Update+0x9e>
 800bf4a:	68fa      	ldr	r2, [r7, #12]
 800bf4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf4e:	4413      	add	r3, r2
 800bf50:	33f1      	adds	r3, #241	@ 0xf1
 800bf52:	781a      	ldrb	r2, [r3, #0]
 800bf54:	68f9      	ldr	r1, [r7, #12]
 800bf56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf58:	440b      	add	r3, r1
 800bf5a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	4053      	eors	r3, r2
 800bf62:	b2d9      	uxtb	r1, r3
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf68:	4413      	add	r3, r2
 800bf6a:	33f1      	adds	r3, #241	@ 0xf1
 800bf6c:	460a      	mov	r2, r1
 800bf6e:	701a      	strb	r2, [r3, #0]
 800bf70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf72:	3301      	adds	r3, #1
 800bf74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf78:	2b0f      	cmp	r3, #15
 800bf7a:	dde6      	ble.n	800bf4a <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800bf82:	f107 0314 	add.w	r3, r7, #20
 800bf86:	2210      	movs	r2, #16
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f00c fd38 	bl	80189fe <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bf8e:	68fa      	ldr	r2, [r7, #12]
 800bf90:	f107 0114 	add.w	r1, r7, #20
 800bf94:	f107 0314 	add.w	r3, r7, #20
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f000 fed7 	bl	800cd4c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	33f1      	adds	r3, #241	@ 0xf1
 800bfa2:	f107 0114 	add.w	r1, r7, #20
 800bfa6:	2210      	movs	r2, #16
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f00c fd28 	bl	80189fe <memcpy1>

        data += mlen;
 800bfae:	68ba      	ldr	r2, [r7, #8]
 800bfb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfb2:	4413      	add	r3, r2
 800bfb4:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800bfb6:	687a      	ldr	r2, [r7, #4]
 800bfb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfba:	1ad3      	subs	r3, r2, r3
 800bfbc:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800bfbe:	e038      	b.n	800c032 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bfc4:	e013      	b.n	800bfee <AES_CMAC_Update+0x116>
 800bfc6:	68fa      	ldr	r2, [r7, #12]
 800bfc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfca:	4413      	add	r3, r2
 800bfcc:	33f1      	adds	r3, #241	@ 0xf1
 800bfce:	781a      	ldrb	r2, [r3, #0]
 800bfd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd2:	68b9      	ldr	r1, [r7, #8]
 800bfd4:	440b      	add	r3, r1
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	4053      	eors	r3, r2
 800bfda:	b2d9      	uxtb	r1, r3
 800bfdc:	68fa      	ldr	r2, [r7, #12]
 800bfde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfe0:	4413      	add	r3, r2
 800bfe2:	33f1      	adds	r3, #241	@ 0xf1
 800bfe4:	460a      	mov	r2, r1
 800bfe6:	701a      	strb	r2, [r3, #0]
 800bfe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfea:	3301      	adds	r3, #1
 800bfec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bfee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bff0:	2b0f      	cmp	r3, #15
 800bff2:	dde8      	ble.n	800bfc6 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800bffa:	f107 0314 	add.w	r3, r7, #20
 800bffe:	2210      	movs	r2, #16
 800c000:	4618      	mov	r0, r3
 800c002:	f00c fcfc 	bl	80189fe <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800c006:	68fa      	ldr	r2, [r7, #12]
 800c008:	f107 0114 	add.w	r1, r7, #20
 800c00c:	f107 0314 	add.w	r3, r7, #20
 800c010:	4618      	mov	r0, r3
 800c012:	f000 fe9b 	bl	800cd4c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	33f1      	adds	r3, #241	@ 0xf1
 800c01a:	f107 0114 	add.w	r1, r7, #20
 800c01e:	2210      	movs	r2, #16
 800c020:	4618      	mov	r0, r3
 800c022:	f00c fcec 	bl	80189fe <memcpy1>

        data += 16;
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	3310      	adds	r3, #16
 800c02a:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	3b10      	subs	r3, #16
 800c030:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	2b10      	cmp	r3, #16
 800c036:	d8c3      	bhi.n	800bfc0 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c03e:	687a      	ldr	r2, [r7, #4]
 800c040:	b292      	uxth	r2, r2
 800c042:	68b9      	ldr	r1, [r7, #8]
 800c044:	4618      	mov	r0, r3
 800c046:	f00c fcda 	bl	80189fe <memcpy1>
    ctx->M_n = len;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	687a      	ldr	r2, [r7, #4]
 800c04e:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c052:	e000      	b.n	800c056 <AES_CMAC_Update+0x17e>
            return;
 800c054:	bf00      	nop
}
 800c056:	3730      	adds	r7, #48	@ 0x30
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}

0800c05c <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b092      	sub	sp, #72	@ 0x48
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800c066:	f107 031c 	add.w	r3, r7, #28
 800c06a:	2210      	movs	r2, #16
 800c06c:	2100      	movs	r1, #0
 800c06e:	4618      	mov	r0, r3
 800c070:	f00c fd00 	bl	8018a74 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800c074:	683a      	ldr	r2, [r7, #0]
 800c076:	f107 011c 	add.w	r1, r7, #28
 800c07a:	f107 031c 	add.w	r3, r7, #28
 800c07e:	4618      	mov	r0, r3
 800c080:	f000 fe64 	bl	800cd4c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800c084:	7f3b      	ldrb	r3, [r7, #28]
 800c086:	b25b      	sxtb	r3, r3
 800c088:	2b00      	cmp	r3, #0
 800c08a:	da31      	bge.n	800c0f0 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800c08c:	2300      	movs	r3, #0
 800c08e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c090:	e01c      	b.n	800c0cc <AES_CMAC_Final+0x70>
 800c092:	f107 021c 	add.w	r2, r7, #28
 800c096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c098:	4413      	add	r3, r2
 800c09a:	781b      	ldrb	r3, [r3, #0]
 800c09c:	b25b      	sxtb	r3, r3
 800c09e:	005b      	lsls	r3, r3, #1
 800c0a0:	b25a      	sxtb	r2, r3
 800c0a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0a4:	3301      	adds	r3, #1
 800c0a6:	3348      	adds	r3, #72	@ 0x48
 800c0a8:	443b      	add	r3, r7
 800c0aa:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c0ae:	09db      	lsrs	r3, r3, #7
 800c0b0:	b2db      	uxtb	r3, r3
 800c0b2:	b25b      	sxtb	r3, r3
 800c0b4:	4313      	orrs	r3, r2
 800c0b6:	b25b      	sxtb	r3, r3
 800c0b8:	b2d9      	uxtb	r1, r3
 800c0ba:	f107 021c 	add.w	r2, r7, #28
 800c0be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0c0:	4413      	add	r3, r2
 800c0c2:	460a      	mov	r2, r1
 800c0c4:	701a      	strb	r2, [r3, #0]
 800c0c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800c0cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0ce:	2b0e      	cmp	r3, #14
 800c0d0:	dddf      	ble.n	800c092 <AES_CMAC_Final+0x36>
 800c0d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c0d6:	005b      	lsls	r3, r3, #1
 800c0d8:	b2db      	uxtb	r3, r3
 800c0da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800c0de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c0e2:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c0e6:	43db      	mvns	r3, r3
 800c0e8:	b2db      	uxtb	r3, r3
 800c0ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0ee:	e028      	b.n	800c142 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0f4:	e01c      	b.n	800c130 <AES_CMAC_Final+0xd4>
 800c0f6:	f107 021c 	add.w	r2, r7, #28
 800c0fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0fc:	4413      	add	r3, r2
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	b25b      	sxtb	r3, r3
 800c102:	005b      	lsls	r3, r3, #1
 800c104:	b25a      	sxtb	r2, r3
 800c106:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c108:	3301      	adds	r3, #1
 800c10a:	3348      	adds	r3, #72	@ 0x48
 800c10c:	443b      	add	r3, r7
 800c10e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c112:	09db      	lsrs	r3, r3, #7
 800c114:	b2db      	uxtb	r3, r3
 800c116:	b25b      	sxtb	r3, r3
 800c118:	4313      	orrs	r3, r2
 800c11a:	b25b      	sxtb	r3, r3
 800c11c:	b2d9      	uxtb	r1, r3
 800c11e:	f107 021c 	add.w	r2, r7, #28
 800c122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c124:	4413      	add	r3, r2
 800c126:	460a      	mov	r2, r1
 800c128:	701a      	strb	r2, [r3, #0]
 800c12a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c12c:	3301      	adds	r3, #1
 800c12e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c132:	2b0e      	cmp	r3, #14
 800c134:	dddf      	ble.n	800c0f6 <AES_CMAC_Final+0x9a>
 800c136:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c13a:	005b      	lsls	r3, r3, #1
 800c13c:	b2db      	uxtb	r3, r3
 800c13e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c148:	2b10      	cmp	r3, #16
 800c14a:	d11d      	bne.n	800c188 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800c14c:	2300      	movs	r3, #0
 800c14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c150:	e016      	b.n	800c180 <AES_CMAC_Final+0x124>
 800c152:	683a      	ldr	r2, [r7, #0]
 800c154:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c156:	4413      	add	r3, r2
 800c158:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c15c:	781a      	ldrb	r2, [r3, #0]
 800c15e:	f107 011c 	add.w	r1, r7, #28
 800c162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c164:	440b      	add	r3, r1
 800c166:	781b      	ldrb	r3, [r3, #0]
 800c168:	4053      	eors	r3, r2
 800c16a:	b2d9      	uxtb	r1, r3
 800c16c:	683a      	ldr	r2, [r7, #0]
 800c16e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c170:	4413      	add	r3, r2
 800c172:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c176:	460a      	mov	r2, r1
 800c178:	701a      	strb	r2, [r3, #0]
 800c17a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c17c:	3301      	adds	r3, #1
 800c17e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c182:	2b0f      	cmp	r3, #15
 800c184:	dde5      	ble.n	800c152 <AES_CMAC_Final+0xf6>
 800c186:	e098      	b.n	800c2ba <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800c188:	7f3b      	ldrb	r3, [r7, #28]
 800c18a:	b25b      	sxtb	r3, r3
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	da31      	bge.n	800c1f4 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800c190:	2300      	movs	r3, #0
 800c192:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c194:	e01c      	b.n	800c1d0 <AES_CMAC_Final+0x174>
 800c196:	f107 021c 	add.w	r2, r7, #28
 800c19a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c19c:	4413      	add	r3, r2
 800c19e:	781b      	ldrb	r3, [r3, #0]
 800c1a0:	b25b      	sxtb	r3, r3
 800c1a2:	005b      	lsls	r3, r3, #1
 800c1a4:	b25a      	sxtb	r2, r3
 800c1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	3348      	adds	r3, #72	@ 0x48
 800c1ac:	443b      	add	r3, r7
 800c1ae:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c1b2:	09db      	lsrs	r3, r3, #7
 800c1b4:	b2db      	uxtb	r3, r3
 800c1b6:	b25b      	sxtb	r3, r3
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	b25b      	sxtb	r3, r3
 800c1bc:	b2d9      	uxtb	r1, r3
 800c1be:	f107 021c 	add.w	r2, r7, #28
 800c1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1c4:	4413      	add	r3, r2
 800c1c6:	460a      	mov	r2, r1
 800c1c8:	701a      	strb	r2, [r3, #0]
 800c1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c1d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1d2:	2b0e      	cmp	r3, #14
 800c1d4:	dddf      	ble.n	800c196 <AES_CMAC_Final+0x13a>
 800c1d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c1da:	005b      	lsls	r3, r3, #1
 800c1dc:	b2db      	uxtb	r3, r3
 800c1de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800c1e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c1e6:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c1ea:	43db      	mvns	r3, r3
 800c1ec:	b2db      	uxtb	r3, r3
 800c1ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c1f2:	e028      	b.n	800c246 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1f8:	e01c      	b.n	800c234 <AES_CMAC_Final+0x1d8>
 800c1fa:	f107 021c 	add.w	r2, r7, #28
 800c1fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c200:	4413      	add	r3, r2
 800c202:	781b      	ldrb	r3, [r3, #0]
 800c204:	b25b      	sxtb	r3, r3
 800c206:	005b      	lsls	r3, r3, #1
 800c208:	b25a      	sxtb	r2, r3
 800c20a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c20c:	3301      	adds	r3, #1
 800c20e:	3348      	adds	r3, #72	@ 0x48
 800c210:	443b      	add	r3, r7
 800c212:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c216:	09db      	lsrs	r3, r3, #7
 800c218:	b2db      	uxtb	r3, r3
 800c21a:	b25b      	sxtb	r3, r3
 800c21c:	4313      	orrs	r3, r2
 800c21e:	b25b      	sxtb	r3, r3
 800c220:	b2d9      	uxtb	r1, r3
 800c222:	f107 021c 	add.w	r2, r7, #28
 800c226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c228:	4413      	add	r3, r2
 800c22a:	460a      	mov	r2, r1
 800c22c:	701a      	strb	r2, [r3, #0]
 800c22e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c230:	3301      	adds	r3, #1
 800c232:	637b      	str	r3, [r7, #52]	@ 0x34
 800c234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c236:	2b0e      	cmp	r3, #14
 800c238:	dddf      	ble.n	800c1fa <AES_CMAC_Final+0x19e>
 800c23a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c23e:	005b      	lsls	r3, r3, #1
 800c240:	b2db      	uxtb	r3, r3
 800c242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c24c:	683a      	ldr	r2, [r7, #0]
 800c24e:	4413      	add	r3, r2
 800c250:	2280      	movs	r2, #128	@ 0x80
 800c252:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c256:	e007      	b.n	800c268 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c25e:	683a      	ldr	r2, [r7, #0]
 800c260:	4413      	add	r3, r2
 800c262:	2200      	movs	r2, #0
 800c264:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c26e:	1c5a      	adds	r2, r3, #1
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c27c:	2b0f      	cmp	r3, #15
 800c27e:	d9eb      	bls.n	800c258 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800c280:	2300      	movs	r3, #0
 800c282:	633b      	str	r3, [r7, #48]	@ 0x30
 800c284:	e016      	b.n	800c2b4 <AES_CMAC_Final+0x258>
 800c286:	683a      	ldr	r2, [r7, #0]
 800c288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c28a:	4413      	add	r3, r2
 800c28c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c290:	781a      	ldrb	r2, [r3, #0]
 800c292:	f107 011c 	add.w	r1, r7, #28
 800c296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c298:	440b      	add	r3, r1
 800c29a:	781b      	ldrb	r3, [r3, #0]
 800c29c:	4053      	eors	r3, r2
 800c29e:	b2d9      	uxtb	r1, r3
 800c2a0:	683a      	ldr	r2, [r7, #0]
 800c2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2a4:	4413      	add	r3, r2
 800c2a6:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c2aa:	460a      	mov	r2, r1
 800c2ac:	701a      	strb	r2, [r3, #0]
 800c2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c2b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2b6:	2b0f      	cmp	r3, #15
 800c2b8:	dde5      	ble.n	800c286 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c2be:	e015      	b.n	800c2ec <AES_CMAC_Final+0x290>
 800c2c0:	683a      	ldr	r2, [r7, #0]
 800c2c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2c4:	4413      	add	r3, r2
 800c2c6:	33f1      	adds	r3, #241	@ 0xf1
 800c2c8:	781a      	ldrb	r2, [r3, #0]
 800c2ca:	6839      	ldr	r1, [r7, #0]
 800c2cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2ce:	440b      	add	r3, r1
 800c2d0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	4053      	eors	r3, r2
 800c2d8:	b2d9      	uxtb	r1, r3
 800c2da:	683a      	ldr	r2, [r7, #0]
 800c2dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2de:	4413      	add	r3, r2
 800c2e0:	33f1      	adds	r3, #241	@ 0xf1
 800c2e2:	460a      	mov	r2, r1
 800c2e4:	701a      	strb	r2, [r3, #0]
 800c2e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2e8:	3301      	adds	r3, #1
 800c2ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c2ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2ee:	2b0f      	cmp	r3, #15
 800c2f0:	dde6      	ble.n	800c2c0 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c2f8:	f107 030c 	add.w	r3, r7, #12
 800c2fc:	2210      	movs	r2, #16
 800c2fe:	4618      	mov	r0, r3
 800c300:	f00c fb7d 	bl	80189fe <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800c304:	683a      	ldr	r2, [r7, #0]
 800c306:	f107 030c 	add.w	r3, r7, #12
 800c30a:	6879      	ldr	r1, [r7, #4]
 800c30c:	4618      	mov	r0, r3
 800c30e:	f000 fd1d 	bl	800cd4c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800c312:	f107 031c 	add.w	r3, r7, #28
 800c316:	2210      	movs	r2, #16
 800c318:	2100      	movs	r1, #0
 800c31a:	4618      	mov	r0, r3
 800c31c:	f00c fbaa 	bl	8018a74 <memset1>
}
 800c320:	bf00      	nop
 800c322:	3748      	adds	r7, #72	@ 0x48
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}

0800c328 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800c328:	b480      	push	{r7}
 800c32a:	b083      	sub	sp, #12
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
 800c330:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	781a      	ldrb	r2, [r3, #0]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	3301      	adds	r3, #1
 800c33e:	683a      	ldr	r2, [r7, #0]
 800c340:	7852      	ldrb	r2, [r2, #1]
 800c342:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	3302      	adds	r3, #2
 800c348:	683a      	ldr	r2, [r7, #0]
 800c34a:	7892      	ldrb	r2, [r2, #2]
 800c34c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	3303      	adds	r3, #3
 800c352:	683a      	ldr	r2, [r7, #0]
 800c354:	78d2      	ldrb	r2, [r2, #3]
 800c356:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	3304      	adds	r3, #4
 800c35c:	683a      	ldr	r2, [r7, #0]
 800c35e:	7912      	ldrb	r2, [r2, #4]
 800c360:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	3305      	adds	r3, #5
 800c366:	683a      	ldr	r2, [r7, #0]
 800c368:	7952      	ldrb	r2, [r2, #5]
 800c36a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	3306      	adds	r3, #6
 800c370:	683a      	ldr	r2, [r7, #0]
 800c372:	7992      	ldrb	r2, [r2, #6]
 800c374:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	3307      	adds	r3, #7
 800c37a:	683a      	ldr	r2, [r7, #0]
 800c37c:	79d2      	ldrb	r2, [r2, #7]
 800c37e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	3308      	adds	r3, #8
 800c384:	683a      	ldr	r2, [r7, #0]
 800c386:	7a12      	ldrb	r2, [r2, #8]
 800c388:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	3309      	adds	r3, #9
 800c38e:	683a      	ldr	r2, [r7, #0]
 800c390:	7a52      	ldrb	r2, [r2, #9]
 800c392:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	330a      	adds	r3, #10
 800c398:	683a      	ldr	r2, [r7, #0]
 800c39a:	7a92      	ldrb	r2, [r2, #10]
 800c39c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	330b      	adds	r3, #11
 800c3a2:	683a      	ldr	r2, [r7, #0]
 800c3a4:	7ad2      	ldrb	r2, [r2, #11]
 800c3a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	330c      	adds	r3, #12
 800c3ac:	683a      	ldr	r2, [r7, #0]
 800c3ae:	7b12      	ldrb	r2, [r2, #12]
 800c3b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	330d      	adds	r3, #13
 800c3b6:	683a      	ldr	r2, [r7, #0]
 800c3b8:	7b52      	ldrb	r2, [r2, #13]
 800c3ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	330e      	adds	r3, #14
 800c3c0:	683a      	ldr	r2, [r7, #0]
 800c3c2:	7b92      	ldrb	r2, [r2, #14]
 800c3c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	330f      	adds	r3, #15
 800c3ca:	683a      	ldr	r2, [r7, #0]
 800c3cc:	7bd2      	ldrb	r2, [r2, #15]
 800c3ce:	701a      	strb	r2, [r3, #0]
#endif
}
 800c3d0:	bf00      	nop
 800c3d2:	370c      	adds	r7, #12
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bc80      	pop	{r7}
 800c3d8:	4770      	bx	lr

0800c3da <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800c3da:	b480      	push	{r7}
 800c3dc:	b085      	sub	sp, #20
 800c3de:	af00      	add	r7, sp, #0
 800c3e0:	60f8      	str	r0, [r7, #12]
 800c3e2:	60b9      	str	r1, [r7, #8]
 800c3e4:	4613      	mov	r3, r2
 800c3e6:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800c3e8:	e007      	b.n	800c3fa <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800c3ea:	68ba      	ldr	r2, [r7, #8]
 800c3ec:	1c53      	adds	r3, r2, #1
 800c3ee:	60bb      	str	r3, [r7, #8]
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	1c59      	adds	r1, r3, #1
 800c3f4:	60f9      	str	r1, [r7, #12]
 800c3f6:	7812      	ldrb	r2, [r2, #0]
 800c3f8:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800c3fa:	79fb      	ldrb	r3, [r7, #7]
 800c3fc:	1e5a      	subs	r2, r3, #1
 800c3fe:	71fa      	strb	r2, [r7, #7]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d1f2      	bne.n	800c3ea <copy_block_nn+0x10>
}
 800c404:	bf00      	nop
 800c406:	bf00      	nop
 800c408:	3714      	adds	r7, #20
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bc80      	pop	{r7}
 800c40e:	4770      	bx	lr

0800c410 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800c410:	b480      	push	{r7}
 800c412:	b083      	sub	sp, #12
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
 800c418:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	781a      	ldrb	r2, [r3, #0]
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	781b      	ldrb	r3, [r3, #0]
 800c422:	4053      	eors	r3, r2
 800c424:	b2da      	uxtb	r2, r3
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	3301      	adds	r3, #1
 800c42e:	7819      	ldrb	r1, [r3, #0]
 800c430:	683b      	ldr	r3, [r7, #0]
 800c432:	3301      	adds	r3, #1
 800c434:	781a      	ldrb	r2, [r3, #0]
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	3301      	adds	r3, #1
 800c43a:	404a      	eors	r2, r1
 800c43c:	b2d2      	uxtb	r2, r2
 800c43e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	3302      	adds	r3, #2
 800c444:	7819      	ldrb	r1, [r3, #0]
 800c446:	683b      	ldr	r3, [r7, #0]
 800c448:	3302      	adds	r3, #2
 800c44a:	781a      	ldrb	r2, [r3, #0]
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	3302      	adds	r3, #2
 800c450:	404a      	eors	r2, r1
 800c452:	b2d2      	uxtb	r2, r2
 800c454:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	3303      	adds	r3, #3
 800c45a:	7819      	ldrb	r1, [r3, #0]
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	3303      	adds	r3, #3
 800c460:	781a      	ldrb	r2, [r3, #0]
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	3303      	adds	r3, #3
 800c466:	404a      	eors	r2, r1
 800c468:	b2d2      	uxtb	r2, r2
 800c46a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	3304      	adds	r3, #4
 800c470:	7819      	ldrb	r1, [r3, #0]
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	3304      	adds	r3, #4
 800c476:	781a      	ldrb	r2, [r3, #0]
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	3304      	adds	r3, #4
 800c47c:	404a      	eors	r2, r1
 800c47e:	b2d2      	uxtb	r2, r2
 800c480:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	3305      	adds	r3, #5
 800c486:	7819      	ldrb	r1, [r3, #0]
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	3305      	adds	r3, #5
 800c48c:	781a      	ldrb	r2, [r3, #0]
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	3305      	adds	r3, #5
 800c492:	404a      	eors	r2, r1
 800c494:	b2d2      	uxtb	r2, r2
 800c496:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	3306      	adds	r3, #6
 800c49c:	7819      	ldrb	r1, [r3, #0]
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	3306      	adds	r3, #6
 800c4a2:	781a      	ldrb	r2, [r3, #0]
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	3306      	adds	r3, #6
 800c4a8:	404a      	eors	r2, r1
 800c4aa:	b2d2      	uxtb	r2, r2
 800c4ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	3307      	adds	r3, #7
 800c4b2:	7819      	ldrb	r1, [r3, #0]
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	3307      	adds	r3, #7
 800c4b8:	781a      	ldrb	r2, [r3, #0]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	3307      	adds	r3, #7
 800c4be:	404a      	eors	r2, r1
 800c4c0:	b2d2      	uxtb	r2, r2
 800c4c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	3308      	adds	r3, #8
 800c4c8:	7819      	ldrb	r1, [r3, #0]
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	3308      	adds	r3, #8
 800c4ce:	781a      	ldrb	r2, [r3, #0]
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	3308      	adds	r3, #8
 800c4d4:	404a      	eors	r2, r1
 800c4d6:	b2d2      	uxtb	r2, r2
 800c4d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	3309      	adds	r3, #9
 800c4de:	7819      	ldrb	r1, [r3, #0]
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	3309      	adds	r3, #9
 800c4e4:	781a      	ldrb	r2, [r3, #0]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	3309      	adds	r3, #9
 800c4ea:	404a      	eors	r2, r1
 800c4ec:	b2d2      	uxtb	r2, r2
 800c4ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	330a      	adds	r3, #10
 800c4f4:	7819      	ldrb	r1, [r3, #0]
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	330a      	adds	r3, #10
 800c4fa:	781a      	ldrb	r2, [r3, #0]
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	330a      	adds	r3, #10
 800c500:	404a      	eors	r2, r1
 800c502:	b2d2      	uxtb	r2, r2
 800c504:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	330b      	adds	r3, #11
 800c50a:	7819      	ldrb	r1, [r3, #0]
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	330b      	adds	r3, #11
 800c510:	781a      	ldrb	r2, [r3, #0]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	330b      	adds	r3, #11
 800c516:	404a      	eors	r2, r1
 800c518:	b2d2      	uxtb	r2, r2
 800c51a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	330c      	adds	r3, #12
 800c520:	7819      	ldrb	r1, [r3, #0]
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	330c      	adds	r3, #12
 800c526:	781a      	ldrb	r2, [r3, #0]
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	330c      	adds	r3, #12
 800c52c:	404a      	eors	r2, r1
 800c52e:	b2d2      	uxtb	r2, r2
 800c530:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	330d      	adds	r3, #13
 800c536:	7819      	ldrb	r1, [r3, #0]
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	330d      	adds	r3, #13
 800c53c:	781a      	ldrb	r2, [r3, #0]
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	330d      	adds	r3, #13
 800c542:	404a      	eors	r2, r1
 800c544:	b2d2      	uxtb	r2, r2
 800c546:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	330e      	adds	r3, #14
 800c54c:	7819      	ldrb	r1, [r3, #0]
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	330e      	adds	r3, #14
 800c552:	781a      	ldrb	r2, [r3, #0]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	330e      	adds	r3, #14
 800c558:	404a      	eors	r2, r1
 800c55a:	b2d2      	uxtb	r2, r2
 800c55c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	330f      	adds	r3, #15
 800c562:	7819      	ldrb	r1, [r3, #0]
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	330f      	adds	r3, #15
 800c568:	781a      	ldrb	r2, [r3, #0]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	330f      	adds	r3, #15
 800c56e:	404a      	eors	r2, r1
 800c570:	b2d2      	uxtb	r2, r2
 800c572:	701a      	strb	r2, [r3, #0]
#endif
}
 800c574:	bf00      	nop
 800c576:	370c      	adds	r7, #12
 800c578:	46bd      	mov	sp, r7
 800c57a:	bc80      	pop	{r7}
 800c57c:	4770      	bx	lr

0800c57e <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800c57e:	b480      	push	{r7}
 800c580:	b085      	sub	sp, #20
 800c582:	af00      	add	r7, sp, #0
 800c584:	60f8      	str	r0, [r7, #12]
 800c586:	60b9      	str	r1, [r7, #8]
 800c588:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	781a      	ldrb	r2, [r3, #0]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	4053      	eors	r3, r2
 800c594:	b2da      	uxtb	r2, r3
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	3301      	adds	r3, #1
 800c59e:	7819      	ldrb	r1, [r3, #0]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	3301      	adds	r3, #1
 800c5a4:	781a      	ldrb	r2, [r3, #0]
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	3301      	adds	r3, #1
 800c5aa:	404a      	eors	r2, r1
 800c5ac:	b2d2      	uxtb	r2, r2
 800c5ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	3302      	adds	r3, #2
 800c5b4:	7819      	ldrb	r1, [r3, #0]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	3302      	adds	r3, #2
 800c5ba:	781a      	ldrb	r2, [r3, #0]
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	3302      	adds	r3, #2
 800c5c0:	404a      	eors	r2, r1
 800c5c2:	b2d2      	uxtb	r2, r2
 800c5c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	3303      	adds	r3, #3
 800c5ca:	7819      	ldrb	r1, [r3, #0]
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	3303      	adds	r3, #3
 800c5d0:	781a      	ldrb	r2, [r3, #0]
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	3303      	adds	r3, #3
 800c5d6:	404a      	eors	r2, r1
 800c5d8:	b2d2      	uxtb	r2, r2
 800c5da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	3304      	adds	r3, #4
 800c5e0:	7819      	ldrb	r1, [r3, #0]
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	3304      	adds	r3, #4
 800c5e6:	781a      	ldrb	r2, [r3, #0]
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	3304      	adds	r3, #4
 800c5ec:	404a      	eors	r2, r1
 800c5ee:	b2d2      	uxtb	r2, r2
 800c5f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	3305      	adds	r3, #5
 800c5f6:	7819      	ldrb	r1, [r3, #0]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	3305      	adds	r3, #5
 800c5fc:	781a      	ldrb	r2, [r3, #0]
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	3305      	adds	r3, #5
 800c602:	404a      	eors	r2, r1
 800c604:	b2d2      	uxtb	r2, r2
 800c606:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	3306      	adds	r3, #6
 800c60c:	7819      	ldrb	r1, [r3, #0]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	3306      	adds	r3, #6
 800c612:	781a      	ldrb	r2, [r3, #0]
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	3306      	adds	r3, #6
 800c618:	404a      	eors	r2, r1
 800c61a:	b2d2      	uxtb	r2, r2
 800c61c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800c61e:	68bb      	ldr	r3, [r7, #8]
 800c620:	3307      	adds	r3, #7
 800c622:	7819      	ldrb	r1, [r3, #0]
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	3307      	adds	r3, #7
 800c628:	781a      	ldrb	r2, [r3, #0]
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	3307      	adds	r3, #7
 800c62e:	404a      	eors	r2, r1
 800c630:	b2d2      	uxtb	r2, r2
 800c632:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	3308      	adds	r3, #8
 800c638:	7819      	ldrb	r1, [r3, #0]
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	3308      	adds	r3, #8
 800c63e:	781a      	ldrb	r2, [r3, #0]
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	3308      	adds	r3, #8
 800c644:	404a      	eors	r2, r1
 800c646:	b2d2      	uxtb	r2, r2
 800c648:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	3309      	adds	r3, #9
 800c64e:	7819      	ldrb	r1, [r3, #0]
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	3309      	adds	r3, #9
 800c654:	781a      	ldrb	r2, [r3, #0]
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	3309      	adds	r3, #9
 800c65a:	404a      	eors	r2, r1
 800c65c:	b2d2      	uxtb	r2, r2
 800c65e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800c660:	68bb      	ldr	r3, [r7, #8]
 800c662:	330a      	adds	r3, #10
 800c664:	7819      	ldrb	r1, [r3, #0]
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	330a      	adds	r3, #10
 800c66a:	781a      	ldrb	r2, [r3, #0]
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	330a      	adds	r3, #10
 800c670:	404a      	eors	r2, r1
 800c672:	b2d2      	uxtb	r2, r2
 800c674:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	330b      	adds	r3, #11
 800c67a:	7819      	ldrb	r1, [r3, #0]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	330b      	adds	r3, #11
 800c680:	781a      	ldrb	r2, [r3, #0]
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	330b      	adds	r3, #11
 800c686:	404a      	eors	r2, r1
 800c688:	b2d2      	uxtb	r2, r2
 800c68a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800c68c:	68bb      	ldr	r3, [r7, #8]
 800c68e:	330c      	adds	r3, #12
 800c690:	7819      	ldrb	r1, [r3, #0]
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	330c      	adds	r3, #12
 800c696:	781a      	ldrb	r2, [r3, #0]
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	330c      	adds	r3, #12
 800c69c:	404a      	eors	r2, r1
 800c69e:	b2d2      	uxtb	r2, r2
 800c6a0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	330d      	adds	r3, #13
 800c6a6:	7819      	ldrb	r1, [r3, #0]
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	330d      	adds	r3, #13
 800c6ac:	781a      	ldrb	r2, [r3, #0]
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	330d      	adds	r3, #13
 800c6b2:	404a      	eors	r2, r1
 800c6b4:	b2d2      	uxtb	r2, r2
 800c6b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800c6b8:	68bb      	ldr	r3, [r7, #8]
 800c6ba:	330e      	adds	r3, #14
 800c6bc:	7819      	ldrb	r1, [r3, #0]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	330e      	adds	r3, #14
 800c6c2:	781a      	ldrb	r2, [r3, #0]
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	330e      	adds	r3, #14
 800c6c8:	404a      	eors	r2, r1
 800c6ca:	b2d2      	uxtb	r2, r2
 800c6cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800c6ce:	68bb      	ldr	r3, [r7, #8]
 800c6d0:	330f      	adds	r3, #15
 800c6d2:	7819      	ldrb	r1, [r3, #0]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	330f      	adds	r3, #15
 800c6d8:	781a      	ldrb	r2, [r3, #0]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	330f      	adds	r3, #15
 800c6de:	404a      	eors	r2, r1
 800c6e0:	b2d2      	uxtb	r2, r2
 800c6e2:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800c6e4:	bf00      	nop
 800c6e6:	3714      	adds	r7, #20
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bc80      	pop	{r7}
 800c6ec:	4770      	bx	lr

0800c6ee <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800c6ee:	b580      	push	{r7, lr}
 800c6f0:	b082      	sub	sp, #8
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
 800c6f6:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800c6f8:	6839      	ldr	r1, [r7, #0]
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	f7ff fe88 	bl	800c410 <xor_block>
}
 800c700:	bf00      	nop
 800c702:	3708      	adds	r7, #8
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}

0800c708 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800c708:	b480      	push	{r7}
 800c70a:	b085      	sub	sp, #20
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	781b      	ldrb	r3, [r3, #0]
 800c714:	461a      	mov	r2, r3
 800c716:	4b48      	ldr	r3, [pc, #288]	@ (800c838 <shift_sub_rows+0x130>)
 800c718:	5c9a      	ldrb	r2, [r3, r2]
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	701a      	strb	r2, [r3, #0]
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	3304      	adds	r3, #4
 800c722:	781b      	ldrb	r3, [r3, #0]
 800c724:	4619      	mov	r1, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	3304      	adds	r3, #4
 800c72a:	4a43      	ldr	r2, [pc, #268]	@ (800c838 <shift_sub_rows+0x130>)
 800c72c:	5c52      	ldrb	r2, [r2, r1]
 800c72e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	3308      	adds	r3, #8
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	4619      	mov	r1, r3
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	3308      	adds	r3, #8
 800c73c:	4a3e      	ldr	r2, [pc, #248]	@ (800c838 <shift_sub_rows+0x130>)
 800c73e:	5c52      	ldrb	r2, [r2, r1]
 800c740:	701a      	strb	r2, [r3, #0]
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	330c      	adds	r3, #12
 800c746:	781b      	ldrb	r3, [r3, #0]
 800c748:	4619      	mov	r1, r3
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	330c      	adds	r3, #12
 800c74e:	4a3a      	ldr	r2, [pc, #232]	@ (800c838 <shift_sub_rows+0x130>)
 800c750:	5c52      	ldrb	r2, [r2, r1]
 800c752:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	785b      	ldrb	r3, [r3, #1]
 800c758:	73fb      	strb	r3, [r7, #15]
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	3305      	adds	r3, #5
 800c75e:	781b      	ldrb	r3, [r3, #0]
 800c760:	4619      	mov	r1, r3
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	3301      	adds	r3, #1
 800c766:	4a34      	ldr	r2, [pc, #208]	@ (800c838 <shift_sub_rows+0x130>)
 800c768:	5c52      	ldrb	r2, [r2, r1]
 800c76a:	701a      	strb	r2, [r3, #0]
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	3309      	adds	r3, #9
 800c770:	781b      	ldrb	r3, [r3, #0]
 800c772:	4619      	mov	r1, r3
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	3305      	adds	r3, #5
 800c778:	4a2f      	ldr	r2, [pc, #188]	@ (800c838 <shift_sub_rows+0x130>)
 800c77a:	5c52      	ldrb	r2, [r2, r1]
 800c77c:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	330d      	adds	r3, #13
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	4619      	mov	r1, r3
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	3309      	adds	r3, #9
 800c78a:	4a2b      	ldr	r2, [pc, #172]	@ (800c838 <shift_sub_rows+0x130>)
 800c78c:	5c52      	ldrb	r2, [r2, r1]
 800c78e:	701a      	strb	r2, [r3, #0]
 800c790:	7bfa      	ldrb	r2, [r7, #15]
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	330d      	adds	r3, #13
 800c796:	4928      	ldr	r1, [pc, #160]	@ (800c838 <shift_sub_rows+0x130>)
 800c798:	5c8a      	ldrb	r2, [r1, r2]
 800c79a:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	789b      	ldrb	r3, [r3, #2]
 800c7a0:	73fb      	strb	r3, [r7, #15]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	330a      	adds	r3, #10
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	4619      	mov	r1, r3
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	3302      	adds	r3, #2
 800c7ae:	4a22      	ldr	r2, [pc, #136]	@ (800c838 <shift_sub_rows+0x130>)
 800c7b0:	5c52      	ldrb	r2, [r2, r1]
 800c7b2:	701a      	strb	r2, [r3, #0]
 800c7b4:	7bfa      	ldrb	r2, [r7, #15]
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	330a      	adds	r3, #10
 800c7ba:	491f      	ldr	r1, [pc, #124]	@ (800c838 <shift_sub_rows+0x130>)
 800c7bc:	5c8a      	ldrb	r2, [r1, r2]
 800c7be:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	799b      	ldrb	r3, [r3, #6]
 800c7c4:	73fb      	strb	r3, [r7, #15]
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	330e      	adds	r3, #14
 800c7ca:	781b      	ldrb	r3, [r3, #0]
 800c7cc:	4619      	mov	r1, r3
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	3306      	adds	r3, #6
 800c7d2:	4a19      	ldr	r2, [pc, #100]	@ (800c838 <shift_sub_rows+0x130>)
 800c7d4:	5c52      	ldrb	r2, [r2, r1]
 800c7d6:	701a      	strb	r2, [r3, #0]
 800c7d8:	7bfa      	ldrb	r2, [r7, #15]
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	330e      	adds	r3, #14
 800c7de:	4916      	ldr	r1, [pc, #88]	@ (800c838 <shift_sub_rows+0x130>)
 800c7e0:	5c8a      	ldrb	r2, [r1, r2]
 800c7e2:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	7bdb      	ldrb	r3, [r3, #15]
 800c7e8:	73fb      	strb	r3, [r7, #15]
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	330b      	adds	r3, #11
 800c7ee:	781b      	ldrb	r3, [r3, #0]
 800c7f0:	4619      	mov	r1, r3
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	330f      	adds	r3, #15
 800c7f6:	4a10      	ldr	r2, [pc, #64]	@ (800c838 <shift_sub_rows+0x130>)
 800c7f8:	5c52      	ldrb	r2, [r2, r1]
 800c7fa:	701a      	strb	r2, [r3, #0]
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	3307      	adds	r3, #7
 800c800:	781b      	ldrb	r3, [r3, #0]
 800c802:	4619      	mov	r1, r3
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	330b      	adds	r3, #11
 800c808:	4a0b      	ldr	r2, [pc, #44]	@ (800c838 <shift_sub_rows+0x130>)
 800c80a:	5c52      	ldrb	r2, [r2, r1]
 800c80c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	3303      	adds	r3, #3
 800c812:	781b      	ldrb	r3, [r3, #0]
 800c814:	4619      	mov	r1, r3
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	3307      	adds	r3, #7
 800c81a:	4a07      	ldr	r2, [pc, #28]	@ (800c838 <shift_sub_rows+0x130>)
 800c81c:	5c52      	ldrb	r2, [r2, r1]
 800c81e:	701a      	strb	r2, [r3, #0]
 800c820:	7bfa      	ldrb	r2, [r7, #15]
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	3303      	adds	r3, #3
 800c826:	4904      	ldr	r1, [pc, #16]	@ (800c838 <shift_sub_rows+0x130>)
 800c828:	5c8a      	ldrb	r2, [r1, r2]
 800c82a:	701a      	strb	r2, [r3, #0]
}
 800c82c:	bf00      	nop
 800c82e:	3714      	adds	r7, #20
 800c830:	46bd      	mov	sp, r7
 800c832:	bc80      	pop	{r7}
 800c834:	4770      	bx	lr
 800c836:	bf00      	nop
 800c838:	0802108c 	.word	0x0802108c

0800c83c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b086      	sub	sp, #24
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800c844:	f107 0308 	add.w	r3, r7, #8
 800c848:	6879      	ldr	r1, [r7, #4]
 800c84a:	4618      	mov	r0, r3
 800c84c:	f7ff fd6c 	bl	800c328 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800c850:	7a3b      	ldrb	r3, [r7, #8]
 800c852:	461a      	mov	r2, r3
 800c854:	4b9a      	ldr	r3, [pc, #616]	@ (800cac0 <mix_sub_columns+0x284>)
 800c856:	5c9a      	ldrb	r2, [r3, r2]
 800c858:	7b7b      	ldrb	r3, [r7, #13]
 800c85a:	4619      	mov	r1, r3
 800c85c:	4b99      	ldr	r3, [pc, #612]	@ (800cac4 <mix_sub_columns+0x288>)
 800c85e:	5c5b      	ldrb	r3, [r3, r1]
 800c860:	4053      	eors	r3, r2
 800c862:	b2da      	uxtb	r2, r3
 800c864:	7cbb      	ldrb	r3, [r7, #18]
 800c866:	4619      	mov	r1, r3
 800c868:	4b97      	ldr	r3, [pc, #604]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c86a:	5c5b      	ldrb	r3, [r3, r1]
 800c86c:	4053      	eors	r3, r2
 800c86e:	b2da      	uxtb	r2, r3
 800c870:	7dfb      	ldrb	r3, [r7, #23]
 800c872:	4619      	mov	r1, r3
 800c874:	4b94      	ldr	r3, [pc, #592]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c876:	5c5b      	ldrb	r3, [r3, r1]
 800c878:	4053      	eors	r3, r2
 800c87a:	b2da      	uxtb	r2, r3
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800c880:	7a3b      	ldrb	r3, [r7, #8]
 800c882:	461a      	mov	r2, r3
 800c884:	4b90      	ldr	r3, [pc, #576]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c886:	5c9a      	ldrb	r2, [r3, r2]
 800c888:	7b7b      	ldrb	r3, [r7, #13]
 800c88a:	4619      	mov	r1, r3
 800c88c:	4b8c      	ldr	r3, [pc, #560]	@ (800cac0 <mix_sub_columns+0x284>)
 800c88e:	5c5b      	ldrb	r3, [r3, r1]
 800c890:	4053      	eors	r3, r2
 800c892:	b2da      	uxtb	r2, r3
 800c894:	7cbb      	ldrb	r3, [r7, #18]
 800c896:	4619      	mov	r1, r3
 800c898:	4b8a      	ldr	r3, [pc, #552]	@ (800cac4 <mix_sub_columns+0x288>)
 800c89a:	5c5b      	ldrb	r3, [r3, r1]
 800c89c:	4053      	eors	r3, r2
 800c89e:	b2d9      	uxtb	r1, r3
 800c8a0:	7dfb      	ldrb	r3, [r7, #23]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	4b88      	ldr	r3, [pc, #544]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c8a6:	5c9a      	ldrb	r2, [r3, r2]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	404a      	eors	r2, r1
 800c8ae:	b2d2      	uxtb	r2, r2
 800c8b0:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800c8b2:	7a3b      	ldrb	r3, [r7, #8]
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	4b84      	ldr	r3, [pc, #528]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c8b8:	5c9a      	ldrb	r2, [r3, r2]
 800c8ba:	7b7b      	ldrb	r3, [r7, #13]
 800c8bc:	4619      	mov	r1, r3
 800c8be:	4b82      	ldr	r3, [pc, #520]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c8c0:	5c5b      	ldrb	r3, [r3, r1]
 800c8c2:	4053      	eors	r3, r2
 800c8c4:	b2da      	uxtb	r2, r3
 800c8c6:	7cbb      	ldrb	r3, [r7, #18]
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	4b7d      	ldr	r3, [pc, #500]	@ (800cac0 <mix_sub_columns+0x284>)
 800c8cc:	5c5b      	ldrb	r3, [r3, r1]
 800c8ce:	4053      	eors	r3, r2
 800c8d0:	b2d9      	uxtb	r1, r3
 800c8d2:	7dfb      	ldrb	r3, [r7, #23]
 800c8d4:	461a      	mov	r2, r3
 800c8d6:	4b7b      	ldr	r3, [pc, #492]	@ (800cac4 <mix_sub_columns+0x288>)
 800c8d8:	5c9a      	ldrb	r2, [r3, r2]
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	3302      	adds	r3, #2
 800c8de:	404a      	eors	r2, r1
 800c8e0:	b2d2      	uxtb	r2, r2
 800c8e2:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800c8e4:	7a3b      	ldrb	r3, [r7, #8]
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	4b76      	ldr	r3, [pc, #472]	@ (800cac4 <mix_sub_columns+0x288>)
 800c8ea:	5c9a      	ldrb	r2, [r3, r2]
 800c8ec:	7b7b      	ldrb	r3, [r7, #13]
 800c8ee:	4619      	mov	r1, r3
 800c8f0:	4b75      	ldr	r3, [pc, #468]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c8f2:	5c5b      	ldrb	r3, [r3, r1]
 800c8f4:	4053      	eors	r3, r2
 800c8f6:	b2da      	uxtb	r2, r3
 800c8f8:	7cbb      	ldrb	r3, [r7, #18]
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	4b72      	ldr	r3, [pc, #456]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c8fe:	5c5b      	ldrb	r3, [r3, r1]
 800c900:	4053      	eors	r3, r2
 800c902:	b2d9      	uxtb	r1, r3
 800c904:	7dfb      	ldrb	r3, [r7, #23]
 800c906:	461a      	mov	r2, r3
 800c908:	4b6d      	ldr	r3, [pc, #436]	@ (800cac0 <mix_sub_columns+0x284>)
 800c90a:	5c9a      	ldrb	r2, [r3, r2]
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	3303      	adds	r3, #3
 800c910:	404a      	eors	r2, r1
 800c912:	b2d2      	uxtb	r2, r2
 800c914:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800c916:	7b3b      	ldrb	r3, [r7, #12]
 800c918:	461a      	mov	r2, r3
 800c91a:	4b69      	ldr	r3, [pc, #420]	@ (800cac0 <mix_sub_columns+0x284>)
 800c91c:	5c9a      	ldrb	r2, [r3, r2]
 800c91e:	7c7b      	ldrb	r3, [r7, #17]
 800c920:	4619      	mov	r1, r3
 800c922:	4b68      	ldr	r3, [pc, #416]	@ (800cac4 <mix_sub_columns+0x288>)
 800c924:	5c5b      	ldrb	r3, [r3, r1]
 800c926:	4053      	eors	r3, r2
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	7dbb      	ldrb	r3, [r7, #22]
 800c92c:	4619      	mov	r1, r3
 800c92e:	4b66      	ldr	r3, [pc, #408]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c930:	5c5b      	ldrb	r3, [r3, r1]
 800c932:	4053      	eors	r3, r2
 800c934:	b2d9      	uxtb	r1, r3
 800c936:	7afb      	ldrb	r3, [r7, #11]
 800c938:	461a      	mov	r2, r3
 800c93a:	4b63      	ldr	r3, [pc, #396]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c93c:	5c9a      	ldrb	r2, [r3, r2]
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	3304      	adds	r3, #4
 800c942:	404a      	eors	r2, r1
 800c944:	b2d2      	uxtb	r2, r2
 800c946:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800c948:	7b3b      	ldrb	r3, [r7, #12]
 800c94a:	461a      	mov	r2, r3
 800c94c:	4b5e      	ldr	r3, [pc, #376]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c94e:	5c9a      	ldrb	r2, [r3, r2]
 800c950:	7c7b      	ldrb	r3, [r7, #17]
 800c952:	4619      	mov	r1, r3
 800c954:	4b5a      	ldr	r3, [pc, #360]	@ (800cac0 <mix_sub_columns+0x284>)
 800c956:	5c5b      	ldrb	r3, [r3, r1]
 800c958:	4053      	eors	r3, r2
 800c95a:	b2da      	uxtb	r2, r3
 800c95c:	7dbb      	ldrb	r3, [r7, #22]
 800c95e:	4619      	mov	r1, r3
 800c960:	4b58      	ldr	r3, [pc, #352]	@ (800cac4 <mix_sub_columns+0x288>)
 800c962:	5c5b      	ldrb	r3, [r3, r1]
 800c964:	4053      	eors	r3, r2
 800c966:	b2d9      	uxtb	r1, r3
 800c968:	7afb      	ldrb	r3, [r7, #11]
 800c96a:	461a      	mov	r2, r3
 800c96c:	4b56      	ldr	r3, [pc, #344]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c96e:	5c9a      	ldrb	r2, [r3, r2]
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	3305      	adds	r3, #5
 800c974:	404a      	eors	r2, r1
 800c976:	b2d2      	uxtb	r2, r2
 800c978:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800c97a:	7b3b      	ldrb	r3, [r7, #12]
 800c97c:	461a      	mov	r2, r3
 800c97e:	4b52      	ldr	r3, [pc, #328]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c980:	5c9a      	ldrb	r2, [r3, r2]
 800c982:	7c7b      	ldrb	r3, [r7, #17]
 800c984:	4619      	mov	r1, r3
 800c986:	4b50      	ldr	r3, [pc, #320]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c988:	5c5b      	ldrb	r3, [r3, r1]
 800c98a:	4053      	eors	r3, r2
 800c98c:	b2da      	uxtb	r2, r3
 800c98e:	7dbb      	ldrb	r3, [r7, #22]
 800c990:	4619      	mov	r1, r3
 800c992:	4b4b      	ldr	r3, [pc, #300]	@ (800cac0 <mix_sub_columns+0x284>)
 800c994:	5c5b      	ldrb	r3, [r3, r1]
 800c996:	4053      	eors	r3, r2
 800c998:	b2d9      	uxtb	r1, r3
 800c99a:	7afb      	ldrb	r3, [r7, #11]
 800c99c:	461a      	mov	r2, r3
 800c99e:	4b49      	ldr	r3, [pc, #292]	@ (800cac4 <mix_sub_columns+0x288>)
 800c9a0:	5c9a      	ldrb	r2, [r3, r2]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	3306      	adds	r3, #6
 800c9a6:	404a      	eors	r2, r1
 800c9a8:	b2d2      	uxtb	r2, r2
 800c9aa:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800c9ac:	7b3b      	ldrb	r3, [r7, #12]
 800c9ae:	461a      	mov	r2, r3
 800c9b0:	4b44      	ldr	r3, [pc, #272]	@ (800cac4 <mix_sub_columns+0x288>)
 800c9b2:	5c9a      	ldrb	r2, [r3, r2]
 800c9b4:	7c7b      	ldrb	r3, [r7, #17]
 800c9b6:	4619      	mov	r1, r3
 800c9b8:	4b43      	ldr	r3, [pc, #268]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c9ba:	5c5b      	ldrb	r3, [r3, r1]
 800c9bc:	4053      	eors	r3, r2
 800c9be:	b2da      	uxtb	r2, r3
 800c9c0:	7dbb      	ldrb	r3, [r7, #22]
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	4b40      	ldr	r3, [pc, #256]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c9c6:	5c5b      	ldrb	r3, [r3, r1]
 800c9c8:	4053      	eors	r3, r2
 800c9ca:	b2d9      	uxtb	r1, r3
 800c9cc:	7afb      	ldrb	r3, [r7, #11]
 800c9ce:	461a      	mov	r2, r3
 800c9d0:	4b3b      	ldr	r3, [pc, #236]	@ (800cac0 <mix_sub_columns+0x284>)
 800c9d2:	5c9a      	ldrb	r2, [r3, r2]
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	3307      	adds	r3, #7
 800c9d8:	404a      	eors	r2, r1
 800c9da:	b2d2      	uxtb	r2, r2
 800c9dc:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800c9de:	7c3b      	ldrb	r3, [r7, #16]
 800c9e0:	461a      	mov	r2, r3
 800c9e2:	4b37      	ldr	r3, [pc, #220]	@ (800cac0 <mix_sub_columns+0x284>)
 800c9e4:	5c9a      	ldrb	r2, [r3, r2]
 800c9e6:	7d7b      	ldrb	r3, [r7, #21]
 800c9e8:	4619      	mov	r1, r3
 800c9ea:	4b36      	ldr	r3, [pc, #216]	@ (800cac4 <mix_sub_columns+0x288>)
 800c9ec:	5c5b      	ldrb	r3, [r3, r1]
 800c9ee:	4053      	eors	r3, r2
 800c9f0:	b2da      	uxtb	r2, r3
 800c9f2:	7abb      	ldrb	r3, [r7, #10]
 800c9f4:	4619      	mov	r1, r3
 800c9f6:	4b34      	ldr	r3, [pc, #208]	@ (800cac8 <mix_sub_columns+0x28c>)
 800c9f8:	5c5b      	ldrb	r3, [r3, r1]
 800c9fa:	4053      	eors	r3, r2
 800c9fc:	b2d9      	uxtb	r1, r3
 800c9fe:	7bfb      	ldrb	r3, [r7, #15]
 800ca00:	461a      	mov	r2, r3
 800ca02:	4b31      	ldr	r3, [pc, #196]	@ (800cac8 <mix_sub_columns+0x28c>)
 800ca04:	5c9a      	ldrb	r2, [r3, r2]
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	3308      	adds	r3, #8
 800ca0a:	404a      	eors	r2, r1
 800ca0c:	b2d2      	uxtb	r2, r2
 800ca0e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800ca10:	7c3b      	ldrb	r3, [r7, #16]
 800ca12:	461a      	mov	r2, r3
 800ca14:	4b2c      	ldr	r3, [pc, #176]	@ (800cac8 <mix_sub_columns+0x28c>)
 800ca16:	5c9a      	ldrb	r2, [r3, r2]
 800ca18:	7d7b      	ldrb	r3, [r7, #21]
 800ca1a:	4619      	mov	r1, r3
 800ca1c:	4b28      	ldr	r3, [pc, #160]	@ (800cac0 <mix_sub_columns+0x284>)
 800ca1e:	5c5b      	ldrb	r3, [r3, r1]
 800ca20:	4053      	eors	r3, r2
 800ca22:	b2da      	uxtb	r2, r3
 800ca24:	7abb      	ldrb	r3, [r7, #10]
 800ca26:	4619      	mov	r1, r3
 800ca28:	4b26      	ldr	r3, [pc, #152]	@ (800cac4 <mix_sub_columns+0x288>)
 800ca2a:	5c5b      	ldrb	r3, [r3, r1]
 800ca2c:	4053      	eors	r3, r2
 800ca2e:	b2d9      	uxtb	r1, r3
 800ca30:	7bfb      	ldrb	r3, [r7, #15]
 800ca32:	461a      	mov	r2, r3
 800ca34:	4b24      	ldr	r3, [pc, #144]	@ (800cac8 <mix_sub_columns+0x28c>)
 800ca36:	5c9a      	ldrb	r2, [r3, r2]
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	3309      	adds	r3, #9
 800ca3c:	404a      	eors	r2, r1
 800ca3e:	b2d2      	uxtb	r2, r2
 800ca40:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800ca42:	7c3b      	ldrb	r3, [r7, #16]
 800ca44:	461a      	mov	r2, r3
 800ca46:	4b20      	ldr	r3, [pc, #128]	@ (800cac8 <mix_sub_columns+0x28c>)
 800ca48:	5c9a      	ldrb	r2, [r3, r2]
 800ca4a:	7d7b      	ldrb	r3, [r7, #21]
 800ca4c:	4619      	mov	r1, r3
 800ca4e:	4b1e      	ldr	r3, [pc, #120]	@ (800cac8 <mix_sub_columns+0x28c>)
 800ca50:	5c5b      	ldrb	r3, [r3, r1]
 800ca52:	4053      	eors	r3, r2
 800ca54:	b2da      	uxtb	r2, r3
 800ca56:	7abb      	ldrb	r3, [r7, #10]
 800ca58:	4619      	mov	r1, r3
 800ca5a:	4b19      	ldr	r3, [pc, #100]	@ (800cac0 <mix_sub_columns+0x284>)
 800ca5c:	5c5b      	ldrb	r3, [r3, r1]
 800ca5e:	4053      	eors	r3, r2
 800ca60:	b2d9      	uxtb	r1, r3
 800ca62:	7bfb      	ldrb	r3, [r7, #15]
 800ca64:	461a      	mov	r2, r3
 800ca66:	4b17      	ldr	r3, [pc, #92]	@ (800cac4 <mix_sub_columns+0x288>)
 800ca68:	5c9a      	ldrb	r2, [r3, r2]
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	330a      	adds	r3, #10
 800ca6e:	404a      	eors	r2, r1
 800ca70:	b2d2      	uxtb	r2, r2
 800ca72:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800ca74:	7c3b      	ldrb	r3, [r7, #16]
 800ca76:	461a      	mov	r2, r3
 800ca78:	4b12      	ldr	r3, [pc, #72]	@ (800cac4 <mix_sub_columns+0x288>)
 800ca7a:	5c9a      	ldrb	r2, [r3, r2]
 800ca7c:	7d7b      	ldrb	r3, [r7, #21]
 800ca7e:	4619      	mov	r1, r3
 800ca80:	4b11      	ldr	r3, [pc, #68]	@ (800cac8 <mix_sub_columns+0x28c>)
 800ca82:	5c5b      	ldrb	r3, [r3, r1]
 800ca84:	4053      	eors	r3, r2
 800ca86:	b2da      	uxtb	r2, r3
 800ca88:	7abb      	ldrb	r3, [r7, #10]
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	4b0e      	ldr	r3, [pc, #56]	@ (800cac8 <mix_sub_columns+0x28c>)
 800ca8e:	5c5b      	ldrb	r3, [r3, r1]
 800ca90:	4053      	eors	r3, r2
 800ca92:	b2d9      	uxtb	r1, r3
 800ca94:	7bfb      	ldrb	r3, [r7, #15]
 800ca96:	461a      	mov	r2, r3
 800ca98:	4b09      	ldr	r3, [pc, #36]	@ (800cac0 <mix_sub_columns+0x284>)
 800ca9a:	5c9a      	ldrb	r2, [r3, r2]
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	330b      	adds	r3, #11
 800caa0:	404a      	eors	r2, r1
 800caa2:	b2d2      	uxtb	r2, r2
 800caa4:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800caa6:	7d3b      	ldrb	r3, [r7, #20]
 800caa8:	461a      	mov	r2, r3
 800caaa:	4b05      	ldr	r3, [pc, #20]	@ (800cac0 <mix_sub_columns+0x284>)
 800caac:	5c9a      	ldrb	r2, [r3, r2]
 800caae:	7a7b      	ldrb	r3, [r7, #9]
 800cab0:	4619      	mov	r1, r3
 800cab2:	4b04      	ldr	r3, [pc, #16]	@ (800cac4 <mix_sub_columns+0x288>)
 800cab4:	5c5b      	ldrb	r3, [r3, r1]
 800cab6:	4053      	eors	r3, r2
 800cab8:	b2da      	uxtb	r2, r3
 800caba:	7bbb      	ldrb	r3, [r7, #14]
 800cabc:	4619      	mov	r1, r3
 800cabe:	e005      	b.n	800cacc <mix_sub_columns+0x290>
 800cac0:	0802118c 	.word	0x0802118c
 800cac4:	0802128c 	.word	0x0802128c
 800cac8:	0802108c 	.word	0x0802108c
 800cacc:	4b2d      	ldr	r3, [pc, #180]	@ (800cb84 <mix_sub_columns+0x348>)
 800cace:	5c5b      	ldrb	r3, [r3, r1]
 800cad0:	4053      	eors	r3, r2
 800cad2:	b2d9      	uxtb	r1, r3
 800cad4:	7cfb      	ldrb	r3, [r7, #19]
 800cad6:	461a      	mov	r2, r3
 800cad8:	4b2a      	ldr	r3, [pc, #168]	@ (800cb84 <mix_sub_columns+0x348>)
 800cada:	5c9a      	ldrb	r2, [r3, r2]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	330c      	adds	r3, #12
 800cae0:	404a      	eors	r2, r1
 800cae2:	b2d2      	uxtb	r2, r2
 800cae4:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800cae6:	7d3b      	ldrb	r3, [r7, #20]
 800cae8:	461a      	mov	r2, r3
 800caea:	4b26      	ldr	r3, [pc, #152]	@ (800cb84 <mix_sub_columns+0x348>)
 800caec:	5c9a      	ldrb	r2, [r3, r2]
 800caee:	7a7b      	ldrb	r3, [r7, #9]
 800caf0:	4619      	mov	r1, r3
 800caf2:	4b25      	ldr	r3, [pc, #148]	@ (800cb88 <mix_sub_columns+0x34c>)
 800caf4:	5c5b      	ldrb	r3, [r3, r1]
 800caf6:	4053      	eors	r3, r2
 800caf8:	b2da      	uxtb	r2, r3
 800cafa:	7bbb      	ldrb	r3, [r7, #14]
 800cafc:	4619      	mov	r1, r3
 800cafe:	4b23      	ldr	r3, [pc, #140]	@ (800cb8c <mix_sub_columns+0x350>)
 800cb00:	5c5b      	ldrb	r3, [r3, r1]
 800cb02:	4053      	eors	r3, r2
 800cb04:	b2d9      	uxtb	r1, r3
 800cb06:	7cfb      	ldrb	r3, [r7, #19]
 800cb08:	461a      	mov	r2, r3
 800cb0a:	4b1e      	ldr	r3, [pc, #120]	@ (800cb84 <mix_sub_columns+0x348>)
 800cb0c:	5c9a      	ldrb	r2, [r3, r2]
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	330d      	adds	r3, #13
 800cb12:	404a      	eors	r2, r1
 800cb14:	b2d2      	uxtb	r2, r2
 800cb16:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800cb18:	7d3b      	ldrb	r3, [r7, #20]
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	4b19      	ldr	r3, [pc, #100]	@ (800cb84 <mix_sub_columns+0x348>)
 800cb1e:	5c9a      	ldrb	r2, [r3, r2]
 800cb20:	7a7b      	ldrb	r3, [r7, #9]
 800cb22:	4619      	mov	r1, r3
 800cb24:	4b17      	ldr	r3, [pc, #92]	@ (800cb84 <mix_sub_columns+0x348>)
 800cb26:	5c5b      	ldrb	r3, [r3, r1]
 800cb28:	4053      	eors	r3, r2
 800cb2a:	b2da      	uxtb	r2, r3
 800cb2c:	7bbb      	ldrb	r3, [r7, #14]
 800cb2e:	4619      	mov	r1, r3
 800cb30:	4b15      	ldr	r3, [pc, #84]	@ (800cb88 <mix_sub_columns+0x34c>)
 800cb32:	5c5b      	ldrb	r3, [r3, r1]
 800cb34:	4053      	eors	r3, r2
 800cb36:	b2d9      	uxtb	r1, r3
 800cb38:	7cfb      	ldrb	r3, [r7, #19]
 800cb3a:	461a      	mov	r2, r3
 800cb3c:	4b13      	ldr	r3, [pc, #76]	@ (800cb8c <mix_sub_columns+0x350>)
 800cb3e:	5c9a      	ldrb	r2, [r3, r2]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	330e      	adds	r3, #14
 800cb44:	404a      	eors	r2, r1
 800cb46:	b2d2      	uxtb	r2, r2
 800cb48:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800cb4a:	7d3b      	ldrb	r3, [r7, #20]
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	4b0f      	ldr	r3, [pc, #60]	@ (800cb8c <mix_sub_columns+0x350>)
 800cb50:	5c9a      	ldrb	r2, [r3, r2]
 800cb52:	7a7b      	ldrb	r3, [r7, #9]
 800cb54:	4619      	mov	r1, r3
 800cb56:	4b0b      	ldr	r3, [pc, #44]	@ (800cb84 <mix_sub_columns+0x348>)
 800cb58:	5c5b      	ldrb	r3, [r3, r1]
 800cb5a:	4053      	eors	r3, r2
 800cb5c:	b2da      	uxtb	r2, r3
 800cb5e:	7bbb      	ldrb	r3, [r7, #14]
 800cb60:	4619      	mov	r1, r3
 800cb62:	4b08      	ldr	r3, [pc, #32]	@ (800cb84 <mix_sub_columns+0x348>)
 800cb64:	5c5b      	ldrb	r3, [r3, r1]
 800cb66:	4053      	eors	r3, r2
 800cb68:	b2d9      	uxtb	r1, r3
 800cb6a:	7cfb      	ldrb	r3, [r7, #19]
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	4b06      	ldr	r3, [pc, #24]	@ (800cb88 <mix_sub_columns+0x34c>)
 800cb70:	5c9a      	ldrb	r2, [r3, r2]
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	330f      	adds	r3, #15
 800cb76:	404a      	eors	r2, r1
 800cb78:	b2d2      	uxtb	r2, r2
 800cb7a:	701a      	strb	r2, [r3, #0]
  }
 800cb7c:	bf00      	nop
 800cb7e:	3718      	adds	r7, #24
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bd80      	pop	{r7, pc}
 800cb84:	0802108c 	.word	0x0802108c
 800cb88:	0802118c 	.word	0x0802118c
 800cb8c:	0802128c 	.word	0x0802128c

0800cb90 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b086      	sub	sp, #24
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	460b      	mov	r3, r1
 800cb9a:	607a      	str	r2, [r7, #4]
 800cb9c:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800cb9e:	7afb      	ldrb	r3, [r7, #11]
 800cba0:	3b10      	subs	r3, #16
 800cba2:	2b10      	cmp	r3, #16
 800cba4:	bf8c      	ite	hi
 800cba6:	2201      	movhi	r2, #1
 800cba8:	2200      	movls	r2, #0
 800cbaa:	b2d2      	uxtb	r2, r2
 800cbac:	2a00      	cmp	r2, #0
 800cbae:	d10b      	bne.n	800cbc8 <lorawan_aes_set_key+0x38>
 800cbb0:	4a64      	ldr	r2, [pc, #400]	@ (800cd44 <lorawan_aes_set_key+0x1b4>)
 800cbb2:	fa22 f303 	lsr.w	r3, r2, r3
 800cbb6:	f003 0301 	and.w	r3, r3, #1
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	bf14      	ite	ne
 800cbbe:	2301      	movne	r3, #1
 800cbc0:	2300      	moveq	r3, #0
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d105      	bne.n	800cbd4 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800cbd0:	23ff      	movs	r3, #255	@ 0xff
 800cbd2:	e0b3      	b.n	800cd3c <lorawan_aes_set_key+0x1ac>
        break;
 800cbd4:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	7afa      	ldrb	r2, [r7, #11]
 800cbda:	68f9      	ldr	r1, [r7, #12]
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f7ff fbfc 	bl	800c3da <copy_block_nn>
    hi = (keylen + 28) << 2;
 800cbe2:	7afb      	ldrb	r3, [r7, #11]
 800cbe4:	331c      	adds	r3, #28
 800cbe6:	b2db      	uxtb	r3, r3
 800cbe8:	009b      	lsls	r3, r3, #2
 800cbea:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800cbec:	7c7b      	ldrb	r3, [r7, #17]
 800cbee:	091b      	lsrs	r3, r3, #4
 800cbf0:	b2db      	uxtb	r3, r3
 800cbf2:	3b01      	subs	r3, #1
 800cbf4:	b2da      	uxtb	r2, r3
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cbfc:	7afb      	ldrb	r3, [r7, #11]
 800cbfe:	75fb      	strb	r3, [r7, #23]
 800cc00:	2301      	movs	r3, #1
 800cc02:	75bb      	strb	r3, [r7, #22]
 800cc04:	e094      	b.n	800cd30 <lorawan_aes_set_key+0x1a0>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800cc06:	7dfb      	ldrb	r3, [r7, #23]
 800cc08:	3b04      	subs	r3, #4
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	5cd3      	ldrb	r3, [r2, r3]
 800cc0e:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800cc10:	7dfb      	ldrb	r3, [r7, #23]
 800cc12:	3b03      	subs	r3, #3
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	5cd3      	ldrb	r3, [r2, r3]
 800cc18:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800cc1a:	7dfb      	ldrb	r3, [r7, #23]
 800cc1c:	3b02      	subs	r3, #2
 800cc1e:	687a      	ldr	r2, [r7, #4]
 800cc20:	5cd3      	ldrb	r3, [r2, r3]
 800cc22:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800cc24:	7dfb      	ldrb	r3, [r7, #23]
 800cc26:	3b01      	subs	r3, #1
 800cc28:	687a      	ldr	r2, [r7, #4]
 800cc2a:	5cd3      	ldrb	r3, [r2, r3]
 800cc2c:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800cc2e:	7dfb      	ldrb	r3, [r7, #23]
 800cc30:	7afa      	ldrb	r2, [r7, #11]
 800cc32:	fbb3 f1f2 	udiv	r1, r3, r2
 800cc36:	fb01 f202 	mul.w	r2, r1, r2
 800cc3a:	1a9b      	subs	r3, r3, r2
 800cc3c:	b2db      	uxtb	r3, r3
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d128      	bne.n	800cc94 <lorawan_aes_set_key+0x104>
        {
            tt = t0;
 800cc42:	7d7b      	ldrb	r3, [r7, #21]
 800cc44:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800cc46:	7d3b      	ldrb	r3, [r7, #20]
 800cc48:	4a3f      	ldr	r2, [pc, #252]	@ (800cd48 <lorawan_aes_set_key+0x1b8>)
 800cc4a:	5cd2      	ldrb	r2, [r2, r3]
 800cc4c:	7dbb      	ldrb	r3, [r7, #22]
 800cc4e:	4053      	eors	r3, r2
 800cc50:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800cc52:	7cfb      	ldrb	r3, [r7, #19]
 800cc54:	4a3c      	ldr	r2, [pc, #240]	@ (800cd48 <lorawan_aes_set_key+0x1b8>)
 800cc56:	5cd3      	ldrb	r3, [r2, r3]
 800cc58:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800cc5a:	7cbb      	ldrb	r3, [r7, #18]
 800cc5c:	4a3a      	ldr	r2, [pc, #232]	@ (800cd48 <lorawan_aes_set_key+0x1b8>)
 800cc5e:	5cd3      	ldrb	r3, [r2, r3]
 800cc60:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800cc62:	7c3b      	ldrb	r3, [r7, #16]
 800cc64:	4a38      	ldr	r2, [pc, #224]	@ (800cd48 <lorawan_aes_set_key+0x1b8>)
 800cc66:	5cd3      	ldrb	r3, [r2, r3]
 800cc68:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800cc6a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800cc6e:	005b      	lsls	r3, r3, #1
 800cc70:	b25a      	sxtb	r2, r3
 800cc72:	7dbb      	ldrb	r3, [r7, #22]
 800cc74:	09db      	lsrs	r3, r3, #7
 800cc76:	b2db      	uxtb	r3, r3
 800cc78:	b25b      	sxtb	r3, r3
 800cc7a:	4619      	mov	r1, r3
 800cc7c:	0049      	lsls	r1, r1, #1
 800cc7e:	440b      	add	r3, r1
 800cc80:	4619      	mov	r1, r3
 800cc82:	00c8      	lsls	r0, r1, #3
 800cc84:	4619      	mov	r1, r3
 800cc86:	4603      	mov	r3, r0
 800cc88:	440b      	add	r3, r1
 800cc8a:	b25b      	sxtb	r3, r3
 800cc8c:	4053      	eors	r3, r2
 800cc8e:	b25b      	sxtb	r3, r3
 800cc90:	75bb      	strb	r3, [r7, #22]
 800cc92:	e01c      	b.n	800ccce <lorawan_aes_set_key+0x13e>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800cc94:	7afb      	ldrb	r3, [r7, #11]
 800cc96:	2b18      	cmp	r3, #24
 800cc98:	d919      	bls.n	800ccce <lorawan_aes_set_key+0x13e>
 800cc9a:	7dfb      	ldrb	r3, [r7, #23]
 800cc9c:	7afa      	ldrb	r2, [r7, #11]
 800cc9e:	fbb3 f1f2 	udiv	r1, r3, r2
 800cca2:	fb01 f202 	mul.w	r2, r1, r2
 800cca6:	1a9b      	subs	r3, r3, r2
 800cca8:	b2db      	uxtb	r3, r3
 800ccaa:	2b10      	cmp	r3, #16
 800ccac:	d10f      	bne.n	800ccce <lorawan_aes_set_key+0x13e>
        {
            t0 = s_box(t0);
 800ccae:	7d7b      	ldrb	r3, [r7, #21]
 800ccb0:	4a25      	ldr	r2, [pc, #148]	@ (800cd48 <lorawan_aes_set_key+0x1b8>)
 800ccb2:	5cd3      	ldrb	r3, [r2, r3]
 800ccb4:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800ccb6:	7d3b      	ldrb	r3, [r7, #20]
 800ccb8:	4a23      	ldr	r2, [pc, #140]	@ (800cd48 <lorawan_aes_set_key+0x1b8>)
 800ccba:	5cd3      	ldrb	r3, [r2, r3]
 800ccbc:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800ccbe:	7cfb      	ldrb	r3, [r7, #19]
 800ccc0:	4a21      	ldr	r2, [pc, #132]	@ (800cd48 <lorawan_aes_set_key+0x1b8>)
 800ccc2:	5cd3      	ldrb	r3, [r2, r3]
 800ccc4:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800ccc6:	7cbb      	ldrb	r3, [r7, #18]
 800ccc8:	4a1f      	ldr	r2, [pc, #124]	@ (800cd48 <lorawan_aes_set_key+0x1b8>)
 800ccca:	5cd3      	ldrb	r3, [r2, r3]
 800cccc:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800ccce:	7dfa      	ldrb	r2, [r7, #23]
 800ccd0:	7afb      	ldrb	r3, [r7, #11]
 800ccd2:	1ad3      	subs	r3, r2, r3
 800ccd4:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800ccd6:	7c3b      	ldrb	r3, [r7, #16]
 800ccd8:	687a      	ldr	r2, [r7, #4]
 800ccda:	5cd1      	ldrb	r1, [r2, r3]
 800ccdc:	7dfb      	ldrb	r3, [r7, #23]
 800ccde:	7d7a      	ldrb	r2, [r7, #21]
 800cce0:	404a      	eors	r2, r1
 800cce2:	b2d1      	uxtb	r1, r2
 800cce4:	687a      	ldr	r2, [r7, #4]
 800cce6:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800cce8:	7c3b      	ldrb	r3, [r7, #16]
 800ccea:	3301      	adds	r3, #1
 800ccec:	687a      	ldr	r2, [r7, #4]
 800ccee:	5cd1      	ldrb	r1, [r2, r3]
 800ccf0:	7dfb      	ldrb	r3, [r7, #23]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	7d3a      	ldrb	r2, [r7, #20]
 800ccf6:	404a      	eors	r2, r1
 800ccf8:	b2d1      	uxtb	r1, r2
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800ccfe:	7c3b      	ldrb	r3, [r7, #16]
 800cd00:	3302      	adds	r3, #2
 800cd02:	687a      	ldr	r2, [r7, #4]
 800cd04:	5cd1      	ldrb	r1, [r2, r3]
 800cd06:	7dfb      	ldrb	r3, [r7, #23]
 800cd08:	3302      	adds	r3, #2
 800cd0a:	7cfa      	ldrb	r2, [r7, #19]
 800cd0c:	404a      	eors	r2, r1
 800cd0e:	b2d1      	uxtb	r1, r2
 800cd10:	687a      	ldr	r2, [r7, #4]
 800cd12:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800cd14:	7c3b      	ldrb	r3, [r7, #16]
 800cd16:	3303      	adds	r3, #3
 800cd18:	687a      	ldr	r2, [r7, #4]
 800cd1a:	5cd1      	ldrb	r1, [r2, r3]
 800cd1c:	7dfb      	ldrb	r3, [r7, #23]
 800cd1e:	3303      	adds	r3, #3
 800cd20:	7cba      	ldrb	r2, [r7, #18]
 800cd22:	404a      	eors	r2, r1
 800cd24:	b2d1      	uxtb	r1, r2
 800cd26:	687a      	ldr	r2, [r7, #4]
 800cd28:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cd2a:	7dfb      	ldrb	r3, [r7, #23]
 800cd2c:	3304      	adds	r3, #4
 800cd2e:	75fb      	strb	r3, [r7, #23]
 800cd30:	7dfa      	ldrb	r2, [r7, #23]
 800cd32:	7c7b      	ldrb	r3, [r7, #17]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	f4ff af66 	bcc.w	800cc06 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800cd3a:	2300      	movs	r3, #0
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3718      	adds	r7, #24
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}
 800cd44:	00010101 	.word	0x00010101
 800cd48:	0802108c 	.word	0x0802108c

0800cd4c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b08a      	sub	sp, #40	@ 0x28
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	60f8      	str	r0, [r7, #12]
 800cd54:	60b9      	str	r1, [r7, #8]
 800cd56:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d038      	beq.n	800cdd4 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800cd62:	687a      	ldr	r2, [r7, #4]
 800cd64:	f107 0314 	add.w	r3, r7, #20
 800cd68:	68f9      	ldr	r1, [r7, #12]
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	f7ff fc07 	bl	800c57e <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800cd70:	2301      	movs	r3, #1
 800cd72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cd76:	e014      	b.n	800cda2 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800cd78:	f107 0314 	add.w	r3, r7, #20
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f7ff fd5d 	bl	800c83c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cd88:	0112      	lsls	r2, r2, #4
 800cd8a:	441a      	add	r2, r3
 800cd8c:	f107 0314 	add.w	r3, r7, #20
 800cd90:	4611      	mov	r1, r2
 800cd92:	4618      	mov	r0, r3
 800cd94:	f7ff fcab 	bl	800c6ee <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800cd98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800cda8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cdac:	429a      	cmp	r2, r3
 800cdae:	d3e3      	bcc.n	800cd78 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800cdb0:	f107 0314 	add.w	r3, r7, #20
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f7ff fca7 	bl	800c708 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cdc0:	0112      	lsls	r2, r2, #4
 800cdc2:	441a      	add	r2, r3
 800cdc4:	f107 0314 	add.w	r3, r7, #20
 800cdc8:	4619      	mov	r1, r3
 800cdca:	68b8      	ldr	r0, [r7, #8]
 800cdcc:	f7ff fbd7 	bl	800c57e <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	e000      	b.n	800cdd6 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800cdd4:	23ff      	movs	r3, #255	@ 0xff
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3728      	adds	r7, #40	@ 0x28
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}
	...

0800cde0 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800cde0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cde2:	b0a1      	sub	sp, #132	@ 0x84
 800cde4:	af12      	add	r7, sp, #72	@ 0x48
 800cde6:	4603      	mov	r3, r0
 800cde8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800cdec:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800cdf0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cdf4:	4611      	mov	r1, r2
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f000 fa12 	bl	800d220 <SecureElementGetKeyByID>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d174      	bne.n	800ceec <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ce02:	2300      	movs	r3, #0
 800ce04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ce08:	e06c      	b.n	800cee4 <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800ce0a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800ce0e:	4939      	ldr	r1, [pc, #228]	@ (800cef4 <PrintKey+0x114>)
 800ce10:	4613      	mov	r3, r2
 800ce12:	005b      	lsls	r3, r3, #1
 800ce14:	4413      	add	r3, r2
 800ce16:	009b      	lsls	r3, r3, #2
 800ce18:	440b      	add	r3, r1
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d15a      	bne.n	800ceda <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800ce24:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800ce28:	4932      	ldr	r1, [pc, #200]	@ (800cef4 <PrintKey+0x114>)
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	005b      	lsls	r3, r3, #1
 800ce2e:	4413      	add	r3, r2
 800ce30:	009b      	lsls	r3, r3, #2
 800ce32:	440b      	add	r3, r1
 800ce34:	3308      	adds	r3, #8
 800ce36:	6819      	ldr	r1, [r3, #0]
 800ce38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce3a:	785b      	ldrb	r3, [r3, #1]
 800ce3c:	461d      	mov	r5, r3
 800ce3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce40:	789b      	ldrb	r3, [r3, #2]
 800ce42:	461e      	mov	r6, r3
 800ce44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce46:	78db      	ldrb	r3, [r3, #3]
 800ce48:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ce4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce4c:	791b      	ldrb	r3, [r3, #4]
 800ce4e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce52:	795b      	ldrb	r3, [r3, #5]
 800ce54:	623b      	str	r3, [r7, #32]
 800ce56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce58:	799b      	ldrb	r3, [r3, #6]
 800ce5a:	61fb      	str	r3, [r7, #28]
 800ce5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce5e:	79db      	ldrb	r3, [r3, #7]
 800ce60:	61bb      	str	r3, [r7, #24]
 800ce62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce64:	7a1b      	ldrb	r3, [r3, #8]
 800ce66:	617b      	str	r3, [r7, #20]
 800ce68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce6a:	7a5b      	ldrb	r3, [r3, #9]
 800ce6c:	613b      	str	r3, [r7, #16]
 800ce6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce70:	7a9b      	ldrb	r3, [r3, #10]
 800ce72:	60fb      	str	r3, [r7, #12]
 800ce74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce76:	7adb      	ldrb	r3, [r3, #11]
 800ce78:	60bb      	str	r3, [r7, #8]
 800ce7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce7c:	7b1b      	ldrb	r3, [r3, #12]
 800ce7e:	607b      	str	r3, [r7, #4]
 800ce80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce82:	7b5b      	ldrb	r3, [r3, #13]
 800ce84:	461c      	mov	r4, r3
 800ce86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce88:	7b9b      	ldrb	r3, [r3, #14]
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce8e:	7bdb      	ldrb	r3, [r3, #15]
 800ce90:	461a      	mov	r2, r3
 800ce92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce94:	7c1b      	ldrb	r3, [r3, #16]
 800ce96:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce98:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ce9a:	900e      	str	r0, [sp, #56]	@ 0x38
 800ce9c:	940d      	str	r4, [sp, #52]	@ 0x34
 800ce9e:	687a      	ldr	r2, [r7, #4]
 800cea0:	920c      	str	r2, [sp, #48]	@ 0x30
 800cea2:	68ba      	ldr	r2, [r7, #8]
 800cea4:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cea6:	68fa      	ldr	r2, [r7, #12]
 800cea8:	920a      	str	r2, [sp, #40]	@ 0x28
 800ceaa:	693a      	ldr	r2, [r7, #16]
 800ceac:	9209      	str	r2, [sp, #36]	@ 0x24
 800ceae:	697a      	ldr	r2, [r7, #20]
 800ceb0:	9208      	str	r2, [sp, #32]
 800ceb2:	69ba      	ldr	r2, [r7, #24]
 800ceb4:	9207      	str	r2, [sp, #28]
 800ceb6:	69fa      	ldr	r2, [r7, #28]
 800ceb8:	9206      	str	r2, [sp, #24]
 800ceba:	6a3a      	ldr	r2, [r7, #32]
 800cebc:	9205      	str	r2, [sp, #20]
 800cebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cec0:	9204      	str	r2, [sp, #16]
 800cec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cec4:	9303      	str	r3, [sp, #12]
 800cec6:	9602      	str	r6, [sp, #8]
 800cec8:	9501      	str	r5, [sp, #4]
 800ceca:	9100      	str	r1, [sp, #0]
 800cecc:	4b0a      	ldr	r3, [pc, #40]	@ (800cef8 <PrintKey+0x118>)
 800cece:	2200      	movs	r2, #0
 800ced0:	2100      	movs	r1, #0
 800ced2:	2002      	movs	r0, #2
 800ced4:	f010 f8f0 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
 800ced8:	e008      	b.n	800ceec <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ceda:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cede:	3301      	adds	r3, #1
 800cee0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cee4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cee8:	2b0a      	cmp	r3, #10
 800ceea:	d98e      	bls.n	800ce0a <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800ceec:	373c      	adds	r7, #60	@ 0x3c
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cef2:	bf00      	nop
 800cef4:	0802138c 	.word	0x0802138c
 800cef8:	08020c30 	.word	0x08020c30

0800cefc <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800cefc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cefe:	b091      	sub	sp, #68	@ 0x44
 800cf00:	af08      	add	r7, sp, #32
 800cf02:	4603      	mov	r3, r0
 800cf04:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800cf06:	2300      	movs	r3, #0
 800cf08:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800cf0a:	f107 0310 	add.w	r3, r7, #16
 800cf0e:	4618      	mov	r0, r3
 800cf10:	f000 fbd8 	bl	800d6c4 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800cf14:	7c3b      	ldrb	r3, [r7, #16]
 800cf16:	7c7a      	ldrb	r2, [r7, #17]
 800cf18:	7cb9      	ldrb	r1, [r7, #18]
 800cf1a:	7cf8      	ldrb	r0, [r7, #19]
 800cf1c:	7d3c      	ldrb	r4, [r7, #20]
 800cf1e:	7d7d      	ldrb	r5, [r7, #21]
 800cf20:	7dbe      	ldrb	r6, [r7, #22]
 800cf22:	f897 c017 	ldrb.w	ip, [r7, #23]
 800cf26:	f8cd c01c 	str.w	ip, [sp, #28]
 800cf2a:	9606      	str	r6, [sp, #24]
 800cf2c:	9505      	str	r5, [sp, #20]
 800cf2e:	9404      	str	r4, [sp, #16]
 800cf30:	9003      	str	r0, [sp, #12]
 800cf32:	9102      	str	r1, [sp, #8]
 800cf34:	9201      	str	r2, [sp, #4]
 800cf36:	9300      	str	r3, [sp, #0]
 800cf38:	4b24      	ldr	r3, [pc, #144]	@ (800cfcc <PrintIds+0xd0>)
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	2100      	movs	r1, #0
 800cf3e:	2002      	movs	r0, #2
 800cf40:	f010 f8ba 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800cf44:	f107 0318 	add.w	r3, r7, #24
 800cf48:	4618      	mov	r0, r3
 800cf4a:	f000 fbeb 	bl	800d724 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800cf4e:	7e3b      	ldrb	r3, [r7, #24]
 800cf50:	7e7a      	ldrb	r2, [r7, #25]
 800cf52:	7eb9      	ldrb	r1, [r7, #26]
 800cf54:	7ef8      	ldrb	r0, [r7, #27]
 800cf56:	7f3c      	ldrb	r4, [r7, #28]
 800cf58:	7f7d      	ldrb	r5, [r7, #29]
 800cf5a:	7fbe      	ldrb	r6, [r7, #30]
 800cf5c:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800cf60:	f8cd c01c 	str.w	ip, [sp, #28]
 800cf64:	9606      	str	r6, [sp, #24]
 800cf66:	9505      	str	r5, [sp, #20]
 800cf68:	9404      	str	r4, [sp, #16]
 800cf6a:	9003      	str	r0, [sp, #12]
 800cf6c:	9102      	str	r1, [sp, #8]
 800cf6e:	9201      	str	r2, [sp, #4]
 800cf70:	9300      	str	r3, [sp, #0]
 800cf72:	4b17      	ldr	r3, [pc, #92]	@ (800cfd0 <PrintIds+0xd4>)
 800cf74:	2200      	movs	r2, #0
 800cf76:	2100      	movs	r1, #0
 800cf78:	2002      	movs	r0, #2
 800cf7a:	f010 f89d 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800cf7e:	f107 020c 	add.w	r2, r7, #12
 800cf82:	79fb      	ldrb	r3, [r7, #7]
 800cf84:	4611      	mov	r1, r2
 800cf86:	4618      	mov	r0, r3
 800cf88:	f000 fbfe 	bl	800d788 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800cf8c:	f107 030c 	add.w	r3, r7, #12
 800cf90:	3303      	adds	r3, #3
 800cf92:	781b      	ldrb	r3, [r3, #0]
 800cf94:	461a      	mov	r2, r3
 800cf96:	f107 030c 	add.w	r3, r7, #12
 800cf9a:	3302      	adds	r3, #2
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	f107 030c 	add.w	r3, r7, #12
 800cfa4:	3301      	adds	r3, #1
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	f107 030c 	add.w	r3, r7, #12
 800cfae:	781b      	ldrb	r3, [r3, #0]
 800cfb0:	9303      	str	r3, [sp, #12]
 800cfb2:	9002      	str	r0, [sp, #8]
 800cfb4:	9101      	str	r1, [sp, #4]
 800cfb6:	9200      	str	r2, [sp, #0]
 800cfb8:	4b06      	ldr	r3, [pc, #24]	@ (800cfd4 <PrintIds+0xd8>)
 800cfba:	2200      	movs	r2, #0
 800cfbc:	2100      	movs	r1, #0
 800cfbe:	2002      	movs	r0, #2
 800cfc0:	f010 f87a 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800cfc4:	bf00      	nop
 800cfc6:	3724      	adds	r7, #36	@ 0x24
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfcc:	08020c8c 	.word	0x08020c8c
 800cfd0:	08020ccc 	.word	0x08020ccc
 800cfd4:	08020d0c 	.word	0x08020d0c

0800cfd8 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800cfd8:	b480      	push	{r7}
 800cfda:	b085      	sub	sp, #20
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	4603      	mov	r3, r0
 800cfe0:	6039      	str	r1, [r7, #0]
 800cfe2:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	73fb      	strb	r3, [r7, #15]
 800cfe8:	e01a      	b.n	800d020 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800cfea:	4b12      	ldr	r3, [pc, #72]	@ (800d034 <GetKeyByID+0x5c>)
 800cfec:	6819      	ldr	r1, [r3, #0]
 800cfee:	7bfa      	ldrb	r2, [r7, #15]
 800cff0:	4613      	mov	r3, r2
 800cff2:	011b      	lsls	r3, r3, #4
 800cff4:	4413      	add	r3, r2
 800cff6:	440b      	add	r3, r1
 800cff8:	3318      	adds	r3, #24
 800cffa:	781b      	ldrb	r3, [r3, #0]
 800cffc:	79fa      	ldrb	r2, [r7, #7]
 800cffe:	429a      	cmp	r2, r3
 800d000:	d10b      	bne.n	800d01a <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d002:	4b0c      	ldr	r3, [pc, #48]	@ (800d034 <GetKeyByID+0x5c>)
 800d004:	6819      	ldr	r1, [r3, #0]
 800d006:	7bfa      	ldrb	r2, [r7, #15]
 800d008:	4613      	mov	r3, r2
 800d00a:	011b      	lsls	r3, r3, #4
 800d00c:	4413      	add	r3, r2
 800d00e:	3318      	adds	r3, #24
 800d010:	18ca      	adds	r2, r1, r3
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d016:	2300      	movs	r3, #0
 800d018:	e006      	b.n	800d028 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d01a:	7bfb      	ldrb	r3, [r7, #15]
 800d01c:	3301      	adds	r3, #1
 800d01e:	73fb      	strb	r3, [r7, #15]
 800d020:	7bfb      	ldrb	r3, [r7, #15]
 800d022:	2b0a      	cmp	r3, #10
 800d024:	d9e1      	bls.n	800cfea <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d026:	2303      	movs	r3, #3
}
 800d028:	4618      	mov	r0, r3
 800d02a:	3714      	adds	r7, #20
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bc80      	pop	{r7}
 800d030:	4770      	bx	lr
 800d032:	bf00      	nop
 800d034:	20000a0c 	.word	0x20000a0c

0800d038 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800d038:	b590      	push	{r4, r7, lr}
 800d03a:	b0d1      	sub	sp, #324	@ 0x144
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800d042:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800d046:	6020      	str	r0, [r4, #0]
 800d048:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800d04c:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800d050:	6001      	str	r1, [r0, #0]
 800d052:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800d056:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800d05a:	600a      	str	r2, [r1, #0]
 800d05c:	461a      	mov	r2, r3
 800d05e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d062:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800d066:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800d068:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d06c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d003      	beq.n	800d07e <ComputeCmac+0x46>
 800d076:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d101      	bne.n	800d082 <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d07e:	2302      	movs	r3, #2
 800d080:	e05d      	b.n	800d13e <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800d082:	f107 0314 	add.w	r3, r7, #20
 800d086:	4618      	mov	r0, r3
 800d088:	f7fe fefe 	bl	800be88 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800d08c:	f107 0210 	add.w	r2, r7, #16
 800d090:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d094:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	4611      	mov	r1, r2
 800d09c:	4618      	mov	r0, r3
 800d09e:	f7ff ff9b 	bl	800cfd8 <GetKeyByID>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d0a8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d144      	bne.n	800d13a <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800d0b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d0b4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	1c5a      	adds	r2, r3, #1
 800d0bc:	f107 0314 	add.w	r3, r7, #20
 800d0c0:	4611      	mov	r1, r2
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7fe fef9 	bl	800beba <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800d0c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d0cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d009      	beq.n	800d0ea <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800d0d6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d0da:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d0de:	f107 0014 	add.w	r0, r7, #20
 800d0e2:	2210      	movs	r2, #16
 800d0e4:	6819      	ldr	r1, [r3, #0]
 800d0e6:	f7fe fef7 	bl	800bed8 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800d0ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d0ee:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800d0f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d0f6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d0fa:	f107 0014 	add.w	r0, r7, #20
 800d0fe:	6812      	ldr	r2, [r2, #0]
 800d100:	6819      	ldr	r1, [r3, #0]
 800d102:	f7fe fee9 	bl	800bed8 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800d106:	f107 0214 	add.w	r2, r7, #20
 800d10a:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800d10e:	4611      	mov	r1, r2
 800d110:	4618      	mov	r0, r3
 800d112:	f7fe ffa3 	bl	800c05c <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800d116:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800d11a:	461a      	mov	r2, r3
 800d11c:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800d120:	021b      	lsls	r3, r3, #8
 800d122:	431a      	orrs	r2, r3
 800d124:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800d128:	041b      	lsls	r3, r3, #16
 800d12a:	431a      	orrs	r2, r3
 800d12c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800d130:	061b      	lsls	r3, r3, #24
 800d132:	431a      	orrs	r2, r3
 800d134:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d138:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800d13a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800d13e:	4618      	mov	r0, r3
 800d140:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d144:	46bd      	mov	sp, r7
 800d146:	bd90      	pop	{r4, r7, pc}

0800d148 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b082      	sub	sp, #8
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d101      	bne.n	800d15a <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d156:	2302      	movs	r3, #2
 800d158:	e00a      	b.n	800d170 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800d15a:	4a07      	ldr	r2, [pc, #28]	@ (800d178 <SecureElementInit+0x30>)
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800d160:	4b05      	ldr	r3, [pc, #20]	@ (800d178 <SecureElementInit+0x30>)
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	22d8      	movs	r2, #216	@ 0xd8
 800d166:	4905      	ldr	r1, [pc, #20]	@ (800d17c <SecureElementInit+0x34>)
 800d168:	4618      	mov	r0, r3
 800d16a:	f00b fc48 	bl	80189fe <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800d16e:	2300      	movs	r3, #0
}
 800d170:	4618      	mov	r0, r3
 800d172:	3708      	adds	r7, #8
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}
 800d178:	20000a0c 	.word	0x20000a0c
 800d17c:	080219e8 	.word	0x080219e8

0800d180 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b086      	sub	sp, #24
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
 800d188:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800d18a:	2300      	movs	r3, #0
 800d18c:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800d18e:	f107 030c 	add.w	r3, r7, #12
 800d192:	4618      	mov	r0, r3
 800d194:	f000 fa96 	bl	800d6c4 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800d198:	f107 0308 	add.w	r3, r7, #8
 800d19c:	4619      	mov	r1, r3
 800d19e:	2001      	movs	r0, #1
 800d1a0:	f000 faf2 	bl	800d788 <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d024      	beq.n	800d1f4 <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	75bb      	strb	r3, [r7, #22]
 800d1b2:	e00c      	b.n	800d1ce <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800d1b4:	7dbb      	ldrb	r3, [r7, #22]
 800d1b6:	3318      	adds	r3, #24
 800d1b8:	443b      	add	r3, r7
 800d1ba:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d002      	beq.n	800d1c8 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	75fb      	strb	r3, [r7, #23]
                break;
 800d1c6:	e005      	b.n	800d1d4 <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d1c8:	7dbb      	ldrb	r3, [r7, #22]
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	75bb      	strb	r3, [r7, #22]
 800d1ce:	7dbb      	ldrb	r3, [r7, #22]
 800d1d0:	2b07      	cmp	r3, #7
 800d1d2:	d9ef      	bls.n	800d1b4 <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800d1d4:	7dfb      	ldrb	r3, [r7, #23]
 800d1d6:	f083 0301 	eor.w	r3, r3, #1
 800d1da:	b2db      	uxtb	r3, r3
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d009      	beq.n	800d1f4 <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800d1e0:	f107 020c 	add.w	r2, r7, #12
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	4610      	mov	r0, r2
 800d1e8:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800d1ea:	f107 030c 	add.w	r3, r7, #12
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f000 fa50 	bl	800d694 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d00c      	beq.n	800d214 <SecureElementInitMcuID+0x94>
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d109      	bne.n	800d214 <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800d200:	f107 0208 	add.w	r2, r7, #8
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	4610      	mov	r0, r2
 800d208:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	4619      	mov	r1, r3
 800d20e:	2001      	movs	r0, #1
 800d210:	f000 faa0 	bl	800d754 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d214:	2300      	movs	r3, #0
}
 800d216:	4618      	mov	r0, r3
 800d218:	3718      	adds	r7, #24
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
	...

0800d220 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800d220:	b480      	push	{r7}
 800d222:	b085      	sub	sp, #20
 800d224:	af00      	add	r7, sp, #0
 800d226:	4603      	mov	r3, r0
 800d228:	6039      	str	r1, [r7, #0]
 800d22a:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d22c:	2300      	movs	r3, #0
 800d22e:	73fb      	strb	r3, [r7, #15]
 800d230:	e01a      	b.n	800d268 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d232:	4b12      	ldr	r3, [pc, #72]	@ (800d27c <SecureElementGetKeyByID+0x5c>)
 800d234:	6819      	ldr	r1, [r3, #0]
 800d236:	7bfa      	ldrb	r2, [r7, #15]
 800d238:	4613      	mov	r3, r2
 800d23a:	011b      	lsls	r3, r3, #4
 800d23c:	4413      	add	r3, r2
 800d23e:	440b      	add	r3, r1
 800d240:	3318      	adds	r3, #24
 800d242:	781b      	ldrb	r3, [r3, #0]
 800d244:	79fa      	ldrb	r2, [r7, #7]
 800d246:	429a      	cmp	r2, r3
 800d248:	d10b      	bne.n	800d262 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d24a:	4b0c      	ldr	r3, [pc, #48]	@ (800d27c <SecureElementGetKeyByID+0x5c>)
 800d24c:	6819      	ldr	r1, [r3, #0]
 800d24e:	7bfa      	ldrb	r2, [r7, #15]
 800d250:	4613      	mov	r3, r2
 800d252:	011b      	lsls	r3, r3, #4
 800d254:	4413      	add	r3, r2
 800d256:	3318      	adds	r3, #24
 800d258:	18ca      	adds	r2, r1, r3
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d25e:	2300      	movs	r3, #0
 800d260:	e006      	b.n	800d270 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d262:	7bfb      	ldrb	r3, [r7, #15]
 800d264:	3301      	adds	r3, #1
 800d266:	73fb      	strb	r3, [r7, #15]
 800d268:	7bfb      	ldrb	r3, [r7, #15]
 800d26a:	2b0a      	cmp	r3, #10
 800d26c:	d9e1      	bls.n	800d232 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d26e:	2303      	movs	r3, #3
}
 800d270:	4618      	mov	r0, r3
 800d272:	3714      	adds	r7, #20
 800d274:	46bd      	mov	sp, r7
 800d276:	bc80      	pop	{r7}
 800d278:	4770      	bx	lr
 800d27a:	bf00      	nop
 800d27c:	20000a0c 	.word	0x20000a0c

0800d280 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800d280:	b580      	push	{r7, lr}
 800d282:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800d284:	2000      	movs	r0, #0
 800d286:	f7ff fdab 	bl	800cde0 <PrintKey>
    PrintKey( NWK_KEY );
 800d28a:	2001      	movs	r0, #1
 800d28c:	f7ff fda8 	bl	800cde0 <PrintKey>
    PrintKey( APP_S_KEY );
 800d290:	2009      	movs	r0, #9
 800d292:	f7ff fda5 	bl	800cde0 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d296:	2008      	movs	r0, #8
 800d298:	f7ff fda2 	bl	800cde0 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800d29c:	2000      	movs	r0, #0
 800d29e:	f7ff fe2d 	bl	800cefc <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d2a2:	2300      	movs	r3, #0
}
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	bd80      	pop	{r7, pc}

0800d2a8 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b082      	sub	sp, #8
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800d2b2:	200b      	movs	r0, #11
 800d2b4:	f7ff fd94 	bl	800cde0 <PrintKey>
    PrintKey( MC_KE_KEY );
 800d2b8:	200c      	movs	r0, #12
 800d2ba:	f7ff fd91 	bl	800cde0 <PrintKey>
    PrintKey( APP_S_KEY );
 800d2be:	2009      	movs	r0, #9
 800d2c0:	f7ff fd8e 	bl	800cde0 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d2c4:	2008      	movs	r0, #8
 800d2c6:	f7ff fd8b 	bl	800cde0 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800d2ca:	200a      	movs	r0, #10
 800d2cc:	f7ff fd88 	bl	800cde0 <PrintKey>
    PrintIds( mode );
 800d2d0:	79fb      	ldrb	r3, [r7, #7]
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f7ff fe12 	bl	800cefc <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d2d8:	2300      	movs	r3, #0
}
 800d2da:	4618      	mov	r0, r3
 800d2dc:	3708      	adds	r7, #8
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}
	...

0800d2e4 <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b088      	sub	sp, #32
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	6039      	str	r1, [r7, #0]
 800d2ee:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d101      	bne.n	800d2fa <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d2f6:	2302      	movs	r3, #2
 800d2f8:	e04b      	b.n	800d392 <SecureElementSetKey+0xae>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	77fb      	strb	r3, [r7, #31]
 800d2fe:	e044      	b.n	800d38a <SecureElementSetKey+0xa6>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d300:	4b26      	ldr	r3, [pc, #152]	@ (800d39c <SecureElementSetKey+0xb8>)
 800d302:	6819      	ldr	r1, [r3, #0]
 800d304:	7ffa      	ldrb	r2, [r7, #31]
 800d306:	4613      	mov	r3, r2
 800d308:	011b      	lsls	r3, r3, #4
 800d30a:	4413      	add	r3, r2
 800d30c:	440b      	add	r3, r1
 800d30e:	3318      	adds	r3, #24
 800d310:	781b      	ldrb	r3, [r3, #0]
 800d312:	79fa      	ldrb	r2, [r7, #7]
 800d314:	429a      	cmp	r2, r3
 800d316:	d135      	bne.n	800d384 <SecureElementSetKey+0xa0>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800d318:	79fb      	ldrb	r3, [r7, #7]
 800d31a:	2b0d      	cmp	r3, #13
 800d31c:	d122      	bne.n	800d364 <SecureElementSetKey+0x80>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800d31e:	2306      	movs	r3, #6
 800d320:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800d322:	f107 030c 	add.w	r3, r7, #12
 800d326:	2200      	movs	r2, #0
 800d328:	601a      	str	r2, [r3, #0]
 800d32a:	605a      	str	r2, [r3, #4]
 800d32c:	609a      	str	r2, [r3, #8]
 800d32e:	60da      	str	r2, [r3, #12]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800d330:	f107 030c 	add.w	r3, r7, #12
 800d334:	220c      	movs	r2, #12
 800d336:	2110      	movs	r1, #16
 800d338:	6838      	ldr	r0, [r7, #0]
 800d33a:	f000 f877 	bl	800d42c <SecureElementAesEncrypt>
 800d33e:	4603      	mov	r3, r0
 800d340:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800d342:	4b16      	ldr	r3, [pc, #88]	@ (800d39c <SecureElementSetKey+0xb8>)
 800d344:	6819      	ldr	r1, [r3, #0]
 800d346:	7ffa      	ldrb	r2, [r7, #31]
 800d348:	4613      	mov	r3, r2
 800d34a:	011b      	lsls	r3, r3, #4
 800d34c:	4413      	add	r3, r2
 800d34e:	3318      	adds	r3, #24
 800d350:	440b      	add	r3, r1
 800d352:	3301      	adds	r3, #1
 800d354:	f107 010c 	add.w	r1, r7, #12
 800d358:	2210      	movs	r2, #16
 800d35a:	4618      	mov	r0, r3
 800d35c:	f00b fb4f 	bl	80189fe <memcpy1>
                return retval;
 800d360:	7fbb      	ldrb	r3, [r7, #30]
 800d362:	e016      	b.n	800d392 <SecureElementSetKey+0xae>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800d364:	4b0d      	ldr	r3, [pc, #52]	@ (800d39c <SecureElementSetKey+0xb8>)
 800d366:	6819      	ldr	r1, [r3, #0]
 800d368:	7ffa      	ldrb	r2, [r7, #31]
 800d36a:	4613      	mov	r3, r2
 800d36c:	011b      	lsls	r3, r3, #4
 800d36e:	4413      	add	r3, r2
 800d370:	3318      	adds	r3, #24
 800d372:	440b      	add	r3, r1
 800d374:	3301      	adds	r3, #1
 800d376:	2210      	movs	r2, #16
 800d378:	6839      	ldr	r1, [r7, #0]
 800d37a:	4618      	mov	r0, r3
 800d37c:	f00b fb3f 	bl	80189fe <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800d380:	2300      	movs	r3, #0
 800d382:	e006      	b.n	800d392 <SecureElementSetKey+0xae>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d384:	7ffb      	ldrb	r3, [r7, #31]
 800d386:	3301      	adds	r3, #1
 800d388:	77fb      	strb	r3, [r7, #31]
 800d38a:	7ffb      	ldrb	r3, [r7, #31]
 800d38c:	2b0a      	cmp	r3, #10
 800d38e:	d9b7      	bls.n	800d300 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d390:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d392:	4618      	mov	r0, r3
 800d394:	3720      	adds	r7, #32
 800d396:	46bd      	mov	sp, r7
 800d398:	bd80      	pop	{r7, pc}
 800d39a:	bf00      	nop
 800d39c:	20000a0c 	.word	0x20000a0c

0800d3a0 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b086      	sub	sp, #24
 800d3a4:	af02      	add	r7, sp, #8
 800d3a6:	60f8      	str	r0, [r7, #12]
 800d3a8:	60b9      	str	r1, [r7, #8]
 800d3aa:	607a      	str	r2, [r7, #4]
 800d3ac:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800d3ae:	78fb      	ldrb	r3, [r7, #3]
 800d3b0:	2b0b      	cmp	r3, #11
 800d3b2:	d901      	bls.n	800d3b8 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d3b4:	2303      	movs	r3, #3
 800d3b6:	e009      	b.n	800d3cc <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800d3b8:	78fa      	ldrb	r2, [r7, #3]
 800d3ba:	69bb      	ldr	r3, [r7, #24]
 800d3bc:	9300      	str	r3, [sp, #0]
 800d3be:	4613      	mov	r3, r2
 800d3c0:	687a      	ldr	r2, [r7, #4]
 800d3c2:	68b9      	ldr	r1, [r7, #8]
 800d3c4:	68f8      	ldr	r0, [r7, #12]
 800d3c6:	f7ff fe37 	bl	800d038 <ComputeCmac>
 800d3ca:	4603      	mov	r3, r0
}
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	3710      	adds	r7, #16
 800d3d0:	46bd      	mov	sp, r7
 800d3d2:	bd80      	pop	{r7, pc}

0800d3d4 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b088      	sub	sp, #32
 800d3d8:	af02      	add	r7, sp, #8
 800d3da:	60f8      	str	r0, [r7, #12]
 800d3dc:	60b9      	str	r1, [r7, #8]
 800d3de:	607a      	str	r2, [r7, #4]
 800d3e0:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d101      	bne.n	800d3ec <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d3e8:	2302      	movs	r3, #2
 800d3ea:	e01b      	b.n	800d424 <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800d3ec:	2306      	movs	r3, #6
 800d3ee:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800d3f4:	78fa      	ldrb	r2, [r7, #3]
 800d3f6:	f107 0310 	add.w	r3, r7, #16
 800d3fa:	9300      	str	r3, [sp, #0]
 800d3fc:	4613      	mov	r3, r2
 800d3fe:	68ba      	ldr	r2, [r7, #8]
 800d400:	68f9      	ldr	r1, [r7, #12]
 800d402:	2000      	movs	r0, #0
 800d404:	f7ff fe18 	bl	800d038 <ComputeCmac>
 800d408:	4603      	mov	r3, r0
 800d40a:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d40c:	7dfb      	ldrb	r3, [r7, #23]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d001      	beq.n	800d416 <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800d412:	7dfb      	ldrb	r3, [r7, #23]
 800d414:	e006      	b.n	800d424 <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800d416:	693b      	ldr	r3, [r7, #16]
 800d418:	687a      	ldr	r2, [r7, #4]
 800d41a:	429a      	cmp	r2, r3
 800d41c:	d001      	beq.n	800d422 <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800d41e:	2301      	movs	r3, #1
 800d420:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800d422:	7dfb      	ldrb	r3, [r7, #23]
}
 800d424:	4618      	mov	r0, r3
 800d426:	3718      	adds	r7, #24
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}

0800d42c <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b0c2      	sub	sp, #264	@ 0x108
 800d430:	af00      	add	r7, sp, #0
 800d432:	60f8      	str	r0, [r7, #12]
 800d434:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d438:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800d43c:	6001      	str	r1, [r0, #0]
 800d43e:	4611      	mov	r1, r2
 800d440:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d444:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d448:	6013      	str	r3, [r2, #0]
 800d44a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d44e:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d452:	460a      	mov	r2, r1
 800d454:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d006      	beq.n	800d46a <SecureElementAesEncrypt+0x3e>
 800d45c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d460:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d101      	bne.n	800d46e <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d46a:	2302      	movs	r3, #2
 800d46c:	e059      	b.n	800d522 <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800d46e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d472:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	f003 030f 	and.w	r3, r3, #15
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d001      	beq.n	800d484 <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d480:	2305      	movs	r3, #5
 800d482:	e04e      	b.n	800d522 <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800d484:	f107 0314 	add.w	r3, r7, #20
 800d488:	22f0      	movs	r2, #240	@ 0xf0
 800d48a:	2100      	movs	r1, #0
 800d48c:	4618      	mov	r0, r3
 800d48e:	f00b faf1 	bl	8018a74 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800d492:	f107 0210 	add.w	r2, r7, #16
 800d496:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d49a:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d49e:	781b      	ldrb	r3, [r3, #0]
 800d4a0:	4611      	mov	r1, r2
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	f7ff fd98 	bl	800cfd8 <GetKeyByID>
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d4ae:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d133      	bne.n	800d51e <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	3301      	adds	r3, #1
 800d4ba:	f107 0214 	add.w	r2, r7, #20
 800d4be:	2110      	movs	r1, #16
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	f7ff fb65 	bl	800cb90 <lorawan_aes_set_key>

        uint8_t block = 0;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800d4cc:	e020      	b.n	800d510 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800d4ce:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d4d2:	68fa      	ldr	r2, [r7, #12]
 800d4d4:	18d0      	adds	r0, r2, r3
 800d4d6:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d4da:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d4de:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d4e2:	6812      	ldr	r2, [r2, #0]
 800d4e4:	4413      	add	r3, r2
 800d4e6:	f107 0214 	add.w	r2, r7, #20
 800d4ea:	4619      	mov	r1, r3
 800d4ec:	f7ff fc2e 	bl	800cd4c <lorawan_aes_encrypt>
            block = block + 16;
 800d4f0:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d4f4:	3310      	adds	r3, #16
 800d4f6:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800d4fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4fe:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d502:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d506:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800d50a:	6812      	ldr	r2, [r2, #0]
 800d50c:	3a10      	subs	r2, #16
 800d50e:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800d510:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d514:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d1d7      	bne.n	800d4ce <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800d51e:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800d522:	4618      	mov	r0, r3
 800d524:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800d528:	46bd      	mov	sp, r7
 800d52a:	bd80      	pop	{r7, pc}

0800d52c <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800d52c:	b580      	push	{r7, lr}
 800d52e:	b088      	sub	sp, #32
 800d530:	af00      	add	r7, sp, #0
 800d532:	6078      	str	r0, [r7, #4]
 800d534:	460b      	mov	r3, r1
 800d536:	70fb      	strb	r3, [r7, #3]
 800d538:	4613      	mov	r3, r2
 800d53a:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d101      	bne.n	800d546 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d542:	2302      	movs	r3, #2
 800d544:	e02d      	b.n	800d5a2 <SecureElementDeriveAndStoreKey+0x76>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800d546:	2306      	movs	r3, #6
 800d548:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800d54a:	78bb      	ldrb	r3, [r7, #2]
 800d54c:	2b0c      	cmp	r3, #12
 800d54e:	d104      	bne.n	800d55a <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800d550:	78fb      	ldrb	r3, [r7, #3]
 800d552:	2b0b      	cmp	r3, #11
 800d554:	d001      	beq.n	800d55a <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d556:	2303      	movs	r3, #3
 800d558:	e023      	b.n	800d5a2 <SecureElementDeriveAndStoreKey+0x76>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800d55a:	f107 030c 	add.w	r3, r7, #12
 800d55e:	2200      	movs	r2, #0
 800d560:	601a      	str	r2, [r3, #0]
 800d562:	605a      	str	r2, [r3, #4]
 800d564:	609a      	str	r2, [r3, #8]
 800d566:	60da      	str	r2, [r3, #12]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800d568:	f107 030c 	add.w	r3, r7, #12
 800d56c:	78fa      	ldrb	r2, [r7, #3]
 800d56e:	2110      	movs	r1, #16
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f7ff ff5b 	bl	800d42c <SecureElementAesEncrypt>
 800d576:	4603      	mov	r3, r0
 800d578:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d57a:	7ffb      	ldrb	r3, [r7, #31]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d001      	beq.n	800d584 <SecureElementDeriveAndStoreKey+0x58>
    {
        return retval;
 800d580:	7ffb      	ldrb	r3, [r7, #31]
 800d582:	e00e      	b.n	800d5a2 <SecureElementDeriveAndStoreKey+0x76>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800d584:	f107 020c 	add.w	r2, r7, #12
 800d588:	78bb      	ldrb	r3, [r7, #2]
 800d58a:	4611      	mov	r1, r2
 800d58c:	4618      	mov	r0, r3
 800d58e:	f7ff fea9 	bl	800d2e4 <SecureElementSetKey>
 800d592:	4603      	mov	r3, r0
 800d594:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d596:	7ffb      	ldrb	r3, [r7, #31]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d001      	beq.n	800d5a0 <SecureElementDeriveAndStoreKey+0x74>
    {
        return retval;
 800d59c:	7ffb      	ldrb	r3, [r7, #31]
 800d59e:	e000      	b.n	800d5a2 <SecureElementDeriveAndStoreKey+0x76>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d5a0:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	3720      	adds	r7, #32
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bd80      	pop	{r7, pc}

0800d5aa <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800d5aa:	b580      	push	{r7, lr}
 800d5ac:	b086      	sub	sp, #24
 800d5ae:	af00      	add	r7, sp, #0
 800d5b0:	60b9      	str	r1, [r7, #8]
 800d5b2:	607b      	str	r3, [r7, #4]
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	73fb      	strb	r3, [r7, #15]
 800d5b8:	4613      	mov	r3, r2
 800d5ba:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d005      	beq.n	800d5ce <SecureElementProcessJoinAccept+0x24>
 800d5c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d002      	beq.n	800d5ce <SecureElementProcessJoinAccept+0x24>
 800d5c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d101      	bne.n	800d5d2 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d5ce:	2302      	movs	r3, #2
 800d5d0:	e05c      	b.n	800d68c <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800d5d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5d6:	2b21      	cmp	r3, #33	@ 0x21
 800d5d8:	d901      	bls.n	800d5de <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d5da:	2305      	movs	r3, #5
 800d5dc:	e056      	b.n	800d68c <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800d5de:	2301      	movs	r3, #1
 800d5e0:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800d5e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5e6:	b29b      	uxth	r3, r3
 800d5e8:	461a      	mov	r2, r3
 800d5ea:	6879      	ldr	r1, [r7, #4]
 800d5ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d5ee:	f00b fa06 	bl	80189fe <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	1c58      	adds	r0, r3, #1
 800d5f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5fa:	3b01      	subs	r3, #1
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d600:	3301      	adds	r3, #1
 800d602:	7dfa      	ldrb	r2, [r7, #23]
 800d604:	f7ff ff12 	bl	800d42c <SecureElementAesEncrypt>
 800d608:	4603      	mov	r3, r0
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d001      	beq.n	800d612 <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800d60e:	2307      	movs	r3, #7
 800d610:	e03c      	b.n	800d68c <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800d612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d614:	330b      	adds	r3, #11
 800d616:	781b      	ldrb	r3, [r3, #0]
 800d618:	09db      	lsrs	r3, r3, #7
 800d61a:	b2da      	uxtb	r2, r3
 800d61c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d61e:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800d620:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d624:	3b04      	subs	r3, #4
 800d626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d628:	4413      	add	r3, r2
 800d62a:	781b      	ldrb	r3, [r3, #0]
 800d62c:	4619      	mov	r1, r3
 800d62e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d632:	3b03      	subs	r3, #3
 800d634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d636:	4413      	add	r3, r2
 800d638:	781b      	ldrb	r3, [r3, #0]
 800d63a:	021b      	lsls	r3, r3, #8
 800d63c:	ea41 0203 	orr.w	r2, r1, r3
 800d640:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d644:	3b02      	subs	r3, #2
 800d646:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d648:	440b      	add	r3, r1
 800d64a:	781b      	ldrb	r3, [r3, #0]
 800d64c:	041b      	lsls	r3, r3, #16
 800d64e:	431a      	orrs	r2, r3
 800d650:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d654:	3b01      	subs	r3, #1
 800d656:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d658:	440b      	add	r3, r1
 800d65a:	781b      	ldrb	r3, [r3, #0]
 800d65c:	061b      	lsls	r3, r3, #24
 800d65e:	4313      	orrs	r3, r2
 800d660:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800d662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d664:	781b      	ldrb	r3, [r3, #0]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d10d      	bne.n	800d686 <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800d66a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d66e:	3b04      	subs	r3, #4
 800d670:	4619      	mov	r1, r3
 800d672:	2301      	movs	r3, #1
 800d674:	693a      	ldr	r2, [r7, #16]
 800d676:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d678:	f7ff feac 	bl	800d3d4 <SecureElementVerifyAesCmac>
 800d67c:	4603      	mov	r3, r0
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d003      	beq.n	800d68a <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800d682:	2301      	movs	r3, #1
 800d684:	e002      	b.n	800d68c <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800d686:	2304      	movs	r3, #4
 800d688:	e000      	b.n	800d68c <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d68a:	2300      	movs	r3, #0
}
 800d68c:	4618      	mov	r0, r3
 800d68e:	3718      	adds	r7, #24
 800d690:	46bd      	mov	sp, r7
 800d692:	bd80      	pop	{r7, pc}

0800d694 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b082      	sub	sp, #8
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d101      	bne.n	800d6a6 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d6a2:	2302      	movs	r3, #2
 800d6a4:	e007      	b.n	800d6b6 <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800d6a6:	4b06      	ldr	r3, [pc, #24]	@ (800d6c0 <SecureElementSetDevEui+0x2c>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	2208      	movs	r2, #8
 800d6ac:	6879      	ldr	r1, [r7, #4]
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	f00b f9a5 	bl	80189fe <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d6b4:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	3708      	adds	r7, #8
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	bd80      	pop	{r7, pc}
 800d6be:	bf00      	nop
 800d6c0:	20000a0c 	.word	0x20000a0c

0800d6c4 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b082      	sub	sp, #8
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d101      	bne.n	800d6d6 <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d6d2:	2302      	movs	r3, #2
 800d6d4:	e007      	b.n	800d6e6 <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800d6d6:	4b06      	ldr	r3, [pc, #24]	@ (800d6f0 <SecureElementGetDevEui+0x2c>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	2208      	movs	r2, #8
 800d6dc:	4619      	mov	r1, r3
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f00b f98d 	bl	80189fe <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d6e4:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	3708      	adds	r7, #8
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}
 800d6ee:	bf00      	nop
 800d6f0:	20000a0c 	.word	0x20000a0c

0800d6f4 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800d6f4:	b580      	push	{r7, lr}
 800d6f6:	b082      	sub	sp, #8
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d101      	bne.n	800d706 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d702:	2302      	movs	r3, #2
 800d704:	e008      	b.n	800d718 <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800d706:	4b06      	ldr	r3, [pc, #24]	@ (800d720 <SecureElementSetJoinEui+0x2c>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	3308      	adds	r3, #8
 800d70c:	2208      	movs	r2, #8
 800d70e:	6879      	ldr	r1, [r7, #4]
 800d710:	4618      	mov	r0, r3
 800d712:	f00b f974 	bl	80189fe <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d716:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d718:	4618      	mov	r0, r3
 800d71a:	3708      	adds	r7, #8
 800d71c:	46bd      	mov	sp, r7
 800d71e:	bd80      	pop	{r7, pc}
 800d720:	20000a0c 	.word	0x20000a0c

0800d724 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b082      	sub	sp, #8
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d101      	bne.n	800d736 <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d732:	2302      	movs	r3, #2
 800d734:	e008      	b.n	800d748 <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800d736:	4b06      	ldr	r3, [pc, #24]	@ (800d750 <SecureElementGetJoinEui+0x2c>)
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	3308      	adds	r3, #8
 800d73c:	2208      	movs	r2, #8
 800d73e:	4619      	mov	r1, r3
 800d740:	6878      	ldr	r0, [r7, #4]
 800d742:	f00b f95c 	bl	80189fe <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d746:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d748:	4618      	mov	r0, r3
 800d74a:	3708      	adds	r7, #8
 800d74c:	46bd      	mov	sp, r7
 800d74e:	bd80      	pop	{r7, pc}
 800d750:	20000a0c 	.word	0x20000a0c

0800d754 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800d754:	b480      	push	{r7}
 800d756:	b083      	sub	sp, #12
 800d758:	af00      	add	r7, sp, #0
 800d75a:	4603      	mov	r3, r0
 800d75c:	6039      	str	r1, [r7, #0]
 800d75e:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800d760:	79fb      	ldrb	r3, [r7, #7]
 800d762:	2b02      	cmp	r3, #2
 800d764:	d104      	bne.n	800d770 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800d766:	4b07      	ldr	r3, [pc, #28]	@ (800d784 <SecureElementSetDevAddr+0x30>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	683a      	ldr	r2, [r7, #0]
 800d76c:	611a      	str	r2, [r3, #16]
 800d76e:	e003      	b.n	800d778 <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800d770:	4b04      	ldr	r3, [pc, #16]	@ (800d784 <SecureElementSetDevAddr+0x30>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	683a      	ldr	r2, [r7, #0]
 800d776:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800d778:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	370c      	adds	r7, #12
 800d77e:	46bd      	mov	sp, r7
 800d780:	bc80      	pop	{r7}
 800d782:	4770      	bx	lr
 800d784:	20000a0c 	.word	0x20000a0c

0800d788 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800d788:	b480      	push	{r7}
 800d78a:	b083      	sub	sp, #12
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	4603      	mov	r3, r0
 800d790:	6039      	str	r1, [r7, #0]
 800d792:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d101      	bne.n	800d79e <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d79a:	2302      	movs	r3, #2
 800d79c:	e00e      	b.n	800d7bc <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800d79e:	79fb      	ldrb	r3, [r7, #7]
 800d7a0:	2b02      	cmp	r3, #2
 800d7a2:	d105      	bne.n	800d7b0 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800d7a4:	4b08      	ldr	r3, [pc, #32]	@ (800d7c8 <SecureElementGetDevAddr+0x40>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	691a      	ldr	r2, [r3, #16]
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	601a      	str	r2, [r3, #0]
 800d7ae:	e004      	b.n	800d7ba <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800d7b0:	4b05      	ldr	r3, [pc, #20]	@ (800d7c8 <SecureElementGetDevAddr+0x40>)
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	695a      	ldr	r2, [r3, #20]
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800d7ba:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	370c      	adds	r7, #12
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bc80      	pop	{r7}
 800d7c4:	4770      	bx	lr
 800d7c6:	bf00      	nop
 800d7c8:	20000a0c 	.word	0x20000a0c

0800d7cc <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b082      	sub	sp, #8
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800d7d6:	4a29      	ldr	r2, [pc, #164]	@ (800d87c <LmHandlerInit+0xb0>)
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800d7dc:	4b28      	ldr	r3, [pc, #160]	@ (800d880 <LmHandlerInit+0xb4>)
 800d7de:	4a29      	ldr	r2, [pc, #164]	@ (800d884 <LmHandlerInit+0xb8>)
 800d7e0:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800d7e2:	4b27      	ldr	r3, [pc, #156]	@ (800d880 <LmHandlerInit+0xb4>)
 800d7e4:	4a28      	ldr	r2, [pc, #160]	@ (800d888 <LmHandlerInit+0xbc>)
 800d7e6:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800d7e8:	4b25      	ldr	r3, [pc, #148]	@ (800d880 <LmHandlerInit+0xb4>)
 800d7ea:	4a28      	ldr	r2, [pc, #160]	@ (800d88c <LmHandlerInit+0xc0>)
 800d7ec:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800d7ee:	4b24      	ldr	r3, [pc, #144]	@ (800d880 <LmHandlerInit+0xb4>)
 800d7f0:	4a27      	ldr	r2, [pc, #156]	@ (800d890 <LmHandlerInit+0xc4>)
 800d7f2:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800d7f4:	4b21      	ldr	r3, [pc, #132]	@ (800d87c <LmHandlerInit+0xb0>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	4a26      	ldr	r2, [pc, #152]	@ (800d894 <LmHandlerInit+0xc8>)
 800d7fc:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800d7fe:	4b1f      	ldr	r3, [pc, #124]	@ (800d87c <LmHandlerInit+0xb0>)
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	685b      	ldr	r3, [r3, #4]
 800d804:	4a23      	ldr	r2, [pc, #140]	@ (800d894 <LmHandlerInit+0xc8>)
 800d806:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800d808:	4b1c      	ldr	r3, [pc, #112]	@ (800d87c <LmHandlerInit+0xb0>)
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	689b      	ldr	r3, [r3, #8]
 800d80e:	4a21      	ldr	r2, [pc, #132]	@ (800d894 <LmHandlerInit+0xc8>)
 800d810:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800d812:	4b1a      	ldr	r3, [pc, #104]	@ (800d87c <LmHandlerInit+0xb0>)
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	68db      	ldr	r3, [r3, #12]
 800d818:	4a1e      	ldr	r2, [pc, #120]	@ (800d894 <LmHandlerInit+0xc8>)
 800d81a:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800d81c:	4b1d      	ldr	r3, [pc, #116]	@ (800d894 <LmHandlerInit+0xc8>)
 800d81e:	4a1e      	ldr	r2, [pc, #120]	@ (800d898 <LmHandlerInit+0xcc>)
 800d820:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800d822:	4b16      	ldr	r3, [pc, #88]	@ (800d87c <LmHandlerInit+0xb0>)
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	699b      	ldr	r3, [r3, #24]
 800d828:	4a1a      	ldr	r2, [pc, #104]	@ (800d894 <LmHandlerInit+0xc8>)
 800d82a:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	4a1b      	ldr	r2, [pc, #108]	@ (800d89c <LmHandlerInit+0xd0>)
 800d830:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800d832:	4b12      	ldr	r3, [pc, #72]	@ (800d87c <LmHandlerInit+0xb0>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d838:	4a18      	ldr	r2, [pc, #96]	@ (800d89c <LmHandlerInit+0xd0>)
 800d83a:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 800d83c:	4b17      	ldr	r3, [pc, #92]	@ (800d89c <LmHandlerInit+0xd0>)
 800d83e:	4a18      	ldr	r2, [pc, #96]	@ (800d8a0 <LmHandlerInit+0xd4>)
 800d840:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 800d842:	4b16      	ldr	r3, [pc, #88]	@ (800d89c <LmHandlerInit+0xd0>)
 800d844:	4a17      	ldr	r2, [pc, #92]	@ (800d8a4 <LmHandlerInit+0xd8>)
 800d846:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800d848:	4914      	ldr	r1, [pc, #80]	@ (800d89c <LmHandlerInit+0xd0>)
 800d84a:	2000      	movs	r0, #0
 800d84c:	f000 fdc0 	bl	800e3d0 <LmHandlerPackageRegister>
 800d850:	4603      	mov	r3, r0
 800d852:	2b00      	cmp	r3, #0
 800d854:	d002      	beq.n	800d85c <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 800d856:	f04f 33ff 	mov.w	r3, #4294967295
 800d85a:	e00a      	b.n	800d872 <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800d85c:	463b      	mov	r3, r7
 800d85e:	4618      	mov	r0, r3
 800d860:	f001 fd36 	bl	800f2d0 <LmhpPackagesRegistrationInit>
 800d864:	4603      	mov	r3, r0
 800d866:	2b00      	cmp	r3, #0
 800d868:	d002      	beq.n	800d870 <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 800d86a:	f04f 33ff 	mov.w	r3, #4294967295
 800d86e:	e000      	b.n	800d872 <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d870:	2300      	movs	r3, #0
}
 800d872:	4618      	mov	r0, r3
 800d874:	3708      	adds	r7, #8
 800d876:	46bd      	mov	sp, r7
 800d878:	bd80      	pop	{r7, pc}
 800d87a:	bf00      	nop
 800d87c:	20000a64 	.word	0x20000a64
 800d880:	20000a68 	.word	0x20000a68
 800d884:	0800e0a9 	.word	0x0800e0a9
 800d888:	0800e11d 	.word	0x0800e11d
 800d88c:	0800e1ed 	.word	0x0800e1ed
 800d890:	0800e33d 	.word	0x0800e33d
 800d894:	20000a78 	.word	0x20000a78
 800d898:	0800e87d 	.word	0x0800e87d
 800d89c:	20000a28 	.word	0x20000a28
 800d8a0:	0800e691 	.word	0x0800e691
 800d8a4:	0800e6c9 	.word	0x0800e6c9

0800d8a8 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b092      	sub	sp, #72	@ 0x48
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800d8b0:	2218      	movs	r2, #24
 800d8b2:	6879      	ldr	r1, [r7, #4]
 800d8b4:	488a      	ldr	r0, [pc, #552]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800d8b6:	f00b f8a2 	bl	80189fe <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 800d8ba:	4b8a      	ldr	r3, [pc, #552]	@ (800dae4 <LmHandlerConfigure+0x23c>)
 800d8bc:	2200      	movs	r2, #0
 800d8be:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800d8c0:	f7fe f9ba 	bl	800bc38 <LoraInfo_GetPtr>
 800d8c4:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800d8c6:	4b86      	ldr	r3, [pc, #536]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800d8c8:	781b      	ldrb	r3, [r3, #0]
 800d8ca:	461a      	mov	r2, r3
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	4093      	lsls	r3, r2
 800d8d0:	461a      	mov	r2, r3
 800d8d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8d4:	685b      	ldr	r3, [r3, #4]
 800d8d6:	4013      	ands	r3, r2
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d107      	bne.n	800d8ec <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800d8dc:	4b82      	ldr	r3, [pc, #520]	@ (800dae8 <LmHandlerConfigure+0x240>)
 800d8de:	2201      	movs	r2, #1
 800d8e0:	2100      	movs	r1, #0
 800d8e2:	2000      	movs	r0, #0
 800d8e4:	f00f fbe8 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800d8e8:	bf00      	nop
 800d8ea:	e7fd      	b.n	800d8e8 <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800d8ec:	4b7c      	ldr	r3, [pc, #496]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800d8ee:	781b      	ldrb	r3, [r3, #0]
 800d8f0:	461a      	mov	r2, r3
 800d8f2:	497e      	ldr	r1, [pc, #504]	@ (800daec <LmHandlerConfigure+0x244>)
 800d8f4:	487e      	ldr	r0, [pc, #504]	@ (800daf0 <LmHandlerConfigure+0x248>)
 800d8f6:	f005 f827 	bl	8012948 <LoRaMacInitialization>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d002      	beq.n	800d906 <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d900:	f04f 33ff 	mov.w	r3, #4294967295
 800d904:	e0e8      	b.n	800dad8 <LmHandlerConfigure+0x230>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800d906:	2327      	movs	r3, #39	@ 0x27
 800d908:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d90a:	f107 0318 	add.w	r3, r7, #24
 800d90e:	4618      	mov	r0, r3
 800d910:	f005 fd9e 	bl	8013450 <LoRaMacMibSetRequestConfirm>
 800d914:	4603      	mov	r3, r0
 800d916:	2b00      	cmp	r3, #0
 800d918:	d103      	bne.n	800d922 <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800d91a:	4b76      	ldr	r3, [pc, #472]	@ (800daf4 <LmHandlerConfigure+0x24c>)
 800d91c:	2201      	movs	r2, #1
 800d91e:	701a      	strb	r2, [r3, #0]
 800d920:	e02a      	b.n	800d978 <LmHandlerConfigure+0xd0>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800d922:	2328      	movs	r3, #40	@ 0x28
 800d924:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800d926:	4b74      	ldr	r3, [pc, #464]	@ (800daf8 <LmHandlerConfigure+0x250>)
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	691b      	ldr	r3, [r3, #16]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d00c      	beq.n	800d94a <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d930:	f107 0318 	add.w	r3, r7, #24
 800d934:	4618      	mov	r0, r3
 800d936:	f005 fbb3 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800d93a:	4b6f      	ldr	r3, [pc, #444]	@ (800daf8 <LmHandlerConfigure+0x250>)
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	691b      	ldr	r3, [r3, #16]
 800d940:	69fa      	ldr	r2, [r7, #28]
 800d942:	f240 51cc 	movw	r1, #1484	@ 0x5cc
 800d946:	4610      	mov	r0, r2
 800d948:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800d94a:	2327      	movs	r3, #39	@ 0x27
 800d94c:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d94e:	f107 0318 	add.w	r3, r7, #24
 800d952:	4618      	mov	r0, r3
 800d954:	f005 fd7c 	bl	8013450 <LoRaMacMibSetRequestConfirm>
 800d958:	4603      	mov	r3, r0
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d10c      	bne.n	800d978 <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d95e:	2301      	movs	r3, #1
 800d960:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d962:	f107 0318 	add.w	r3, r7, #24
 800d966:	4618      	mov	r0, r3
 800d968:	f005 fb9a 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800d96c:	7f3b      	ldrb	r3, [r7, #28]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d002      	beq.n	800d978 <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800d972:	4b60      	ldr	r3, [pc, #384]	@ (800daf4 <LmHandlerConfigure+0x24c>)
 800d974:	2201      	movs	r2, #1
 800d976:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800d978:	4b5e      	ldr	r3, [pc, #376]	@ (800daf4 <LmHandlerConfigure+0x24c>)
 800d97a:	781b      	ldrb	r3, [r3, #0]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d02e      	beq.n	800d9de <LmHandlerConfigure+0x136>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800d980:	4b5d      	ldr	r3, [pc, #372]	@ (800daf8 <LmHandlerConfigure+0x250>)
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	69db      	ldr	r3, [r3, #28]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d004      	beq.n	800d994 <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800d98a:	4b5b      	ldr	r3, [pc, #364]	@ (800daf8 <LmHandlerConfigure+0x250>)
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	69db      	ldr	r3, [r3, #28]
 800d990:	2000      	movs	r0, #0
 800d992:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800d994:	f000 f98e 	bl	800dcb4 <LmHandlerJoinStatus>
 800d998:	4603      	mov	r3, r0
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d106      	bne.n	800d9ac <LmHandlerConfigure+0x104>
 800d99e:	f002 fc9d 	bl	80102dc <LoRaMacIsStopped>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d001      	beq.n	800d9ac <LmHandlerConfigure+0x104>
        { 
            LoRaMacStart();
 800d9a8:	f005 fa7c 	bl	8012ea4 <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800d9ac:	2327      	movs	r3, #39	@ 0x27
 800d9ae:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800d9b0:	f107 0318 	add.w	r3, r7, #24
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f005 fb73 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800d9ba:	69fb      	ldr	r3, [r7, #28]
 800d9bc:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800d9be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9c0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800d9c4:	4b46      	ldr	r3, [pc, #280]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800d9c6:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800d9c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9ca:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800d9ce:	4b44      	ldr	r3, [pc, #272]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800d9d0:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800d9d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9d4:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800d9d8:	4b41      	ldr	r3, [pc, #260]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800d9da:	709a      	strb	r2, [r3, #2]
 800d9dc:	e008      	b.n	800d9f0 <LmHandlerConfigure+0x148>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800d9de:	2305      	movs	r3, #5
 800d9e0:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d9e6:	f107 0318 	add.w	r3, r7, #24
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	f005 fd30 	bl	8013450 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800d9f0:	4b3e      	ldr	r3, [pc, #248]	@ (800daec <LmHandlerConfigure+0x244>)
 800d9f2:	689b      	ldr	r3, [r3, #8]
 800d9f4:	4a3d      	ldr	r2, [pc, #244]	@ (800daec <LmHandlerConfigure+0x244>)
 800d9f6:	68d2      	ldr	r2, [r2, #12]
 800d9f8:	4611      	mov	r1, r2
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f7ff fbc0 	bl	800d180 <SecureElementInitMcuID>
 800da00:	4603      	mov	r3, r0
 800da02:	2b00      	cmp	r3, #0
 800da04:	d002      	beq.n	800da0c <LmHandlerConfigure+0x164>
    {
        return LORAMAC_HANDLER_ERROR;
 800da06:	f04f 33ff 	mov.w	r3, #4294967295
 800da0a:	e065      	b.n	800dad8 <LmHandlerConfigure+0x230>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800da0c:	2306      	movs	r3, #6
 800da0e:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800da10:	f107 0318 	add.w	r3, r7, #24
 800da14:	4618      	mov	r0, r3
 800da16:	f005 fb43 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800da1a:	69fb      	ldr	r3, [r7, #28]
 800da1c:	4a37      	ldr	r2, [pc, #220]	@ (800dafc <LmHandlerConfigure+0x254>)
 800da1e:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800da20:	f107 0318 	add.w	r3, r7, #24
 800da24:	4618      	mov	r0, r3
 800da26:	f005 fd13 	bl	8013450 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800da2a:	2302      	movs	r3, #2
 800da2c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800da2e:	4b33      	ldr	r3, [pc, #204]	@ (800dafc <LmHandlerConfigure+0x254>)
 800da30:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800da32:	f107 0318 	add.w	r3, r7, #24
 800da36:	4618      	mov	r0, r3
 800da38:	f005 fb32 	bl	80130a0 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800da3c:	2303      	movs	r3, #3
 800da3e:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800da40:	4b2f      	ldr	r3, [pc, #188]	@ (800db00 <LmHandlerConfigure+0x258>)
 800da42:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800da44:	f107 0318 	add.w	r3, r7, #24
 800da48:	4618      	mov	r0, r3
 800da4a:	f005 fb29 	bl	80130a0 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800da4e:	f7ff fc17 	bl	800d280 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800da52:	230f      	movs	r3, #15
 800da54:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800da56:	2301      	movs	r3, #1
 800da58:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800da5a:	f107 0318 	add.w	r3, r7, #24
 800da5e:	4618      	mov	r0, r3
 800da60:	f005 fcf6 	bl	8013450 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800da64:	2310      	movs	r3, #16
 800da66:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800da68:	2300      	movs	r3, #0
 800da6a:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800da6c:	f107 0318 	add.w	r3, r7, #24
 800da70:	4618      	mov	r0, r3
 800da72:	f005 fced 	bl	8013450 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800da76:	2304      	movs	r3, #4
 800da78:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800da7a:	4b19      	ldr	r3, [pc, #100]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800da7c:	789b      	ldrb	r3, [r3, #2]
 800da7e:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800da80:	f107 0318 	add.w	r3, r7, #24
 800da84:	4618      	mov	r0, r3
 800da86:	f005 fce3 	bl	8013450 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800da8a:	233a      	movs	r3, #58	@ 0x3a
 800da8c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800da8e:	4b14      	ldr	r3, [pc, #80]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800da90:	695b      	ldr	r3, [r3, #20]
 800da92:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800da94:	f107 0318 	add.w	r3, r7, #24
 800da98:	4618      	mov	r0, r3
 800da9a:	f005 fcd9 	bl	8013450 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800da9e:	230f      	movs	r3, #15
 800daa0:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800daa2:	4b0f      	ldr	r3, [pc, #60]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800daa4:	781b      	ldrb	r3, [r3, #0]
 800daa6:	f107 0210 	add.w	r2, r7, #16
 800daaa:	4611      	mov	r1, r2
 800daac:	4618      	mov	r0, r3
 800daae:	f008 fc7b 	bl	80163a8 <RegionGetPhyParam>
 800dab2:	4603      	mov	r3, r0
 800dab4:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	bf14      	ite	ne
 800dabc:	2301      	movne	r3, #1
 800dabe:	2300      	moveq	r3, #0
 800dac0:	b2da      	uxtb	r2, r3
 800dac2:	4b07      	ldr	r3, [pc, #28]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800dac4:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800dac6:	2014      	movs	r0, #20
 800dac8:	f000 fad6 	bl	800e078 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800dacc:	4b04      	ldr	r3, [pc, #16]	@ (800dae0 <LmHandlerConfigure+0x238>)
 800dace:	79db      	ldrb	r3, [r3, #7]
 800dad0:	4618      	mov	r0, r3
 800dad2:	f006 fb9b 	bl	801420c <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800dad6:	2300      	movs	r3, #0
}
 800dad8:	4618      	mov	r0, r3
 800dada:	3748      	adds	r7, #72	@ 0x48
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}
 800dae0:	20000a4c 	.word	0x20000a4c
 800dae4:	20000a94 	.word	0x20000a94
 800dae8:	08020d38 	.word	0x08020d38
 800daec:	20000a78 	.word	0x20000a78
 800daf0:	20000a68 	.word	0x20000a68
 800daf4:	20000b8a 	.word	0x20000b8a
 800daf8:	20000a64 	.word	0x20000a64
 800dafc:	20000a10 	.word	0x20000a10
 800db00:	20000a18 	.word	0x20000a18

0800db04 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b082      	sub	sp, #8
 800db08:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800db0a:	f002 fe65 	bl	80107d8 <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800db0e:	f000 fd8b 	bl	800e628 <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800db12:	f000 fd5f 	bl	800e5d4 <LmHandlerPackageIsTxPending>
 800db16:	4603      	mov	r3, r0
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d117      	bne.n	800db4c <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 800db1c:	4b0d      	ldr	r3, [pc, #52]	@ (800db54 <LmHandlerProcess+0x50>)
 800db1e:	781b      	ldrb	r3, [r3, #0]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d014      	beq.n	800db4e <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800db24:	2300      	movs	r3, #0
 800db26:	703b      	strb	r3, [r7, #0]
 800db28:	2300      	movs	r3, #0
 800db2a:	707b      	strb	r3, [r7, #1]
 800db2c:	2300      	movs	r3, #0
 800db2e:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800db30:	4b09      	ldr	r3, [pc, #36]	@ (800db58 <LmHandlerProcess+0x54>)
 800db32:	78d9      	ldrb	r1, [r3, #3]
 800db34:	463b      	mov	r3, r7
 800db36:	2200      	movs	r2, #0
 800db38:	4618      	mov	r0, r3
 800db3a:	f000 f8d7 	bl	800dcec <LmHandlerSend>
 800db3e:	4603      	mov	r3, r0
 800db40:	2b00      	cmp	r3, #0
 800db42:	d104      	bne.n	800db4e <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800db44:	4b03      	ldr	r3, [pc, #12]	@ (800db54 <LmHandlerProcess+0x50>)
 800db46:	2200      	movs	r2, #0
 800db48:	701a      	strb	r2, [r3, #0]
 800db4a:	e000      	b.n	800db4e <LmHandlerProcess+0x4a>
        return;
 800db4c:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800db4e:	3708      	adds	r7, #8
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}
 800db54:	20000a94 	.word	0x20000a94
 800db58:	20000a4c 	.word	0x20000a4c

0800db5c <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800db5c:	b480      	push	{r7}
 800db5e:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800db60:	4b02      	ldr	r3, [pc, #8]	@ (800db6c <LmHandlerGetDutyCycleWaitTime+0x10>)
 800db62:	681b      	ldr	r3, [r3, #0]
}
 800db64:	4618      	mov	r0, r3
 800db66:	46bd      	mov	sp, r7
 800db68:	bc80      	pop	{r7}
 800db6a:	4770      	bx	lr
 800db6c:	20000a90 	.word	0x20000a90

0800db70 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b092      	sub	sp, #72	@ 0x48
 800db74:	af00      	add	r7, sp, #0
 800db76:	4603      	mov	r3, r0
 800db78:	460a      	mov	r2, r1
 800db7a:	71fb      	strb	r3, [r7, #7]
 800db7c:	4613      	mov	r3, r2
 800db7e:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800db80:	2301      	movs	r3, #1
 800db82:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800db86:	4b46      	ldr	r3, [pc, #280]	@ (800dca0 <LmHandlerJoin+0x130>)
 800db88:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800db8c:	b2db      	uxtb	r3, r3
 800db8e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800db92:	4b43      	ldr	r3, [pc, #268]	@ (800dca0 <LmHandlerJoin+0x130>)
 800db94:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800db98:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800db9c:	79fb      	ldrb	r3, [r7, #7]
 800db9e:	2b02      	cmp	r3, #2
 800dba0:	d10b      	bne.n	800dbba <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800dba2:	2302      	movs	r3, #2
 800dba4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800dba8:	4b3e      	ldr	r3, [pc, #248]	@ (800dca4 <LmHandlerJoin+0x134>)
 800dbaa:	2202      	movs	r2, #2
 800dbac:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800dbae:	4a3d      	ldr	r2, [pc, #244]	@ (800dca4 <LmHandlerJoin+0x134>)
 800dbb0:	79bb      	ldrb	r3, [r7, #6]
 800dbb2:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800dbb4:	f005 f976 	bl	8012ea4 <LoRaMacStart>
 800dbb8:	e05c      	b.n	800dc74 <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800dbba:	2301      	movs	r3, #1
 800dbbc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800dbc0:	4b38      	ldr	r3, [pc, #224]	@ (800dca4 <LmHandlerJoin+0x134>)
 800dbc2:	2201      	movs	r2, #1
 800dbc4:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800dbc6:	4b36      	ldr	r3, [pc, #216]	@ (800dca0 <LmHandlerJoin+0x130>)
 800dbc8:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800dbcc:	4b35      	ldr	r3, [pc, #212]	@ (800dca4 <LmHandlerJoin+0x134>)
 800dbce:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800dbd0:	4b33      	ldr	r3, [pc, #204]	@ (800dca0 <LmHandlerJoin+0x130>)
 800dbd2:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800dbd6:	4b33      	ldr	r3, [pc, #204]	@ (800dca4 <LmHandlerJoin+0x134>)
 800dbd8:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800dbda:	4b32      	ldr	r3, [pc, #200]	@ (800dca4 <LmHandlerJoin+0x134>)
 800dbdc:	2200      	movs	r2, #0
 800dbde:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800dbe0:	4a30      	ldr	r2, [pc, #192]	@ (800dca4 <LmHandlerJoin+0x134>)
 800dbe2:	79bb      	ldrb	r3, [r7, #6]
 800dbe4:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 800dbe6:	4b30      	ldr	r3, [pc, #192]	@ (800dca8 <LmHandlerJoin+0x138>)
 800dbe8:	781b      	ldrb	r3, [r3, #0]
 800dbea:	f083 0301 	eor.w	r3, r3, #1
 800dbee:	b2db      	uxtb	r3, r3
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d034      	beq.n	800dc5e <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800dbf4:	231f      	movs	r3, #31
 800dbf6:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800dbf8:	4b29      	ldr	r3, [pc, #164]	@ (800dca0 <LmHandlerJoin+0x130>)
 800dbfa:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dbfe:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dc00:	f107 030c 	add.w	r3, r7, #12
 800dc04:	4618      	mov	r0, r3
 800dc06:	f005 fc23 	bl	8013450 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800dc0a:	2320      	movs	r3, #32
 800dc0c:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800dc0e:	4b24      	ldr	r3, [pc, #144]	@ (800dca0 <LmHandlerJoin+0x130>)
 800dc10:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dc14:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dc16:	f107 030c 	add.w	r3, r7, #12
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	f005 fc18 	bl	8013450 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800dc20:	2322      	movs	r3, #34	@ 0x22
 800dc22:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800dc24:	4b1e      	ldr	r3, [pc, #120]	@ (800dca0 <LmHandlerJoin+0x130>)
 800dc26:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800dc2a:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dc2c:	f107 030c 	add.w	r3, r7, #12
 800dc30:	4618      	mov	r0, r3
 800dc32:	f005 fc0d 	bl	8013450 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800dc36:	2321      	movs	r3, #33	@ 0x21
 800dc38:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800dc3a:	4b19      	ldr	r3, [pc, #100]	@ (800dca0 <LmHandlerJoin+0x130>)
 800dc3c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800dc40:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dc42:	f107 030c 	add.w	r3, r7, #12
 800dc46:	4618      	mov	r0, r3
 800dc48:	f005 fc02 	bl	8013450 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800dc4c:	2329      	movs	r3, #41	@ 0x29
 800dc4e:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800dc50:	4b16      	ldr	r3, [pc, #88]	@ (800dcac <LmHandlerJoin+0x13c>)
 800dc52:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dc54:	f107 030c 	add.w	r3, r7, #12
 800dc58:	4618      	mov	r0, r3
 800dc5a:	f005 fbf9 	bl	8013450 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 800dc5e:	f005 f921 	bl	8012ea4 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800dc62:	2301      	movs	r3, #1
 800dc64:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800dc66:	2301      	movs	r3, #1
 800dc68:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800dc6a:	f107 030c 	add.w	r3, r7, #12
 800dc6e:	4618      	mov	r0, r3
 800dc70:	f005 fbee 	bl	8013450 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 800dc74:	4b0c      	ldr	r3, [pc, #48]	@ (800dca8 <LmHandlerJoin+0x138>)
 800dc76:	781b      	ldrb	r3, [r3, #0]
 800dc78:	f083 0301 	eor.w	r3, r3, #1
 800dc7c:	b2db      	uxtb	r3, r3
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d102      	bne.n	800dc88 <LmHandlerJoin+0x118>
 800dc82:	79bb      	ldrb	r3, [r7, #6]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d004      	beq.n	800dc92 <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800dc88:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f005 ffe1 	bl	8013c54 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800dc92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc94:	4a06      	ldr	r2, [pc, #24]	@ (800dcb0 <LmHandlerJoin+0x140>)
 800dc96:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800dc98:	bf00      	nop
 800dc9a:	3748      	adds	r7, #72	@ 0x48
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bd80      	pop	{r7, pc}
 800dca0:	20000a4c 	.word	0x20000a4c
 800dca4:	200000a8 	.word	0x200000a8
 800dca8:	20000b8a 	.word	0x20000b8a
 800dcac:	01000400 	.word	0x01000400
 800dcb0:	20000a90 	.word	0x20000a90

0800dcb4 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b08c      	sub	sp, #48	@ 0x30
 800dcb8:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800dcba:	2301      	movs	r3, #1
 800dcbc:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800dcbe:	1d3b      	adds	r3, r7, #4
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f005 f9ed 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
 800dcc6:	4603      	mov	r3, r0
 800dcc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800dccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d106      	bne.n	800dce2 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800dcd4:	7a3b      	ldrb	r3, [r7, #8]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d101      	bne.n	800dcde <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	e002      	b.n	800dce4 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800dcde:	2301      	movs	r3, #1
 800dce0:	e000      	b.n	800dce4 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800dce2:	2300      	movs	r3, #0
    }
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3730      	adds	r7, #48	@ 0x30
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}

0800dcec <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b08a      	sub	sp, #40	@ 0x28
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
 800dcf4:	460b      	mov	r3, r1
 800dcf6:	70fb      	strb	r3, [r7, #3]
 800dcf8:	4613      	mov	r3, r2
 800dcfa:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800dcfc:	23ff      	movs	r3, #255	@ 0xff
 800dcfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800dd02:	f002 fac3 	bl	801028c <LoRaMacIsBusy>
 800dd06:	4603      	mov	r3, r0
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d002      	beq.n	800dd12 <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800dd0c:	f06f 0301 	mvn.w	r3, #1
 800dd10:	e0ab      	b.n	800de6a <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 800dd12:	f002 fae3 	bl	80102dc <LoRaMacIsStopped>
 800dd16:	4603      	mov	r3, r0
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d002      	beq.n	800dd22 <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dd1c:	f06f 0302 	mvn.w	r3, #2
 800dd20:	e0a3      	b.n	800de6a <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800dd22:	f7ff ffc7 	bl	800dcb4 <LmHandlerJoinStatus>
 800dd26:	4603      	mov	r3, r0
 800dd28:	2b01      	cmp	r3, #1
 800dd2a:	d00a      	beq.n	800dd42 <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800dd2c:	4b51      	ldr	r3, [pc, #324]	@ (800de74 <LmHandlerSend+0x188>)
 800dd2e:	79db      	ldrb	r3, [r3, #7]
 800dd30:	4a50      	ldr	r2, [pc, #320]	@ (800de74 <LmHandlerSend+0x188>)
 800dd32:	7a12      	ldrb	r2, [r2, #8]
 800dd34:	4611      	mov	r1, r2
 800dd36:	4618      	mov	r0, r3
 800dd38:	f7ff ff1a 	bl	800db70 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dd3c:	f06f 0302 	mvn.w	r3, #2
 800dd40:	e093      	b.n	800de6a <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800dd42:	4a4d      	ldr	r2, [pc, #308]	@ (800de78 <LmHandlerSend+0x18c>)
 800dd44:	78fb      	ldrb	r3, [r7, #3]
 800dd46:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800dd48:	78fb      	ldrb	r3, [r7, #3]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	bf14      	ite	ne
 800dd4e:	2301      	movne	r3, #1
 800dd50:	2300      	moveq	r3, #0
 800dd52:	b2db      	uxtb	r3, r3
 800dd54:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800dd56:	4b49      	ldr	r3, [pc, #292]	@ (800de7c <LmHandlerSend+0x190>)
 800dd58:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dd5c:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	785b      	ldrb	r3, [r3, #1]
 800dd62:	f107 020c 	add.w	r2, r7, #12
 800dd66:	4611      	mov	r1, r2
 800dd68:	4618      	mov	r0, r3
 800dd6a:	f005 f909 	bl	8012f80 <LoRaMacQueryTxPossible>
 800dd6e:	4603      	mov	r3, r0
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d009      	beq.n	800dd88 <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800dd74:	2300      	movs	r3, #0
 800dd76:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800dd78:	2300      	movs	r3, #0
 800dd7a:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800dd80:	23f9      	movs	r3, #249	@ 0xf9
 800dd82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dd86:	e008      	b.n	800dd9a <LmHandlerSend+0xae>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	785b      	ldrb	r3, [r3, #1]
 800dd92:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	685b      	ldr	r3, [r3, #4]
 800dd98:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800dd9a:	4b37      	ldr	r3, [pc, #220]	@ (800de78 <LmHandlerSend+0x18c>)
 800dd9c:	687a      	ldr	r2, [r7, #4]
 800dd9e:	3310      	adds	r3, #16
 800dda0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dda4:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800dda8:	4b34      	ldr	r3, [pc, #208]	@ (800de7c <LmHandlerSend+0x190>)
 800ddaa:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800ddae:	4b32      	ldr	r3, [pc, #200]	@ (800de78 <LmHandlerSend+0x18c>)
 800ddb0:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800ddb2:	78ba      	ldrb	r2, [r7, #2]
 800ddb4:	f107 0310 	add.w	r3, r7, #16
 800ddb8:	4611      	mov	r1, r2
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f006 f8ee 	bl	8013f9c <LoRaMacMcpsRequest>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800ddc6:	6a3b      	ldr	r3, [r7, #32]
 800ddc8:	4a2d      	ldr	r2, [pc, #180]	@ (800de80 <LmHandlerSend+0x194>)
 800ddca:	6013      	str	r3, [r2, #0]

    switch( status )
 800ddcc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ddd0:	2b11      	cmp	r3, #17
 800ddd2:	d843      	bhi.n	800de5c <LmHandlerSend+0x170>
 800ddd4:	a201      	add	r2, pc, #4	@ (adr r2, 800dddc <LmHandlerSend+0xf0>)
 800ddd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddda:	bf00      	nop
 800dddc:	0800de25 	.word	0x0800de25
 800dde0:	0800de3d 	.word	0x0800de3d
 800dde4:	0800de5d 	.word	0x0800de5d
 800dde8:	0800de5d 	.word	0x0800de5d
 800ddec:	0800de5d 	.word	0x0800de5d
 800ddf0:	0800de5d 	.word	0x0800de5d
 800ddf4:	0800de5d 	.word	0x0800de5d
 800ddf8:	0800de45 	.word	0x0800de45
 800ddfc:	0800de5d 	.word	0x0800de5d
 800de00:	0800de5d 	.word	0x0800de5d
 800de04:	0800de5d 	.word	0x0800de5d
 800de08:	0800de55 	.word	0x0800de55
 800de0c:	0800de5d 	.word	0x0800de5d
 800de10:	0800de5d 	.word	0x0800de5d
 800de14:	0800de3d 	.word	0x0800de3d
 800de18:	0800de3d 	.word	0x0800de3d
 800de1c:	0800de3d 	.word	0x0800de3d
 800de20:	0800de4d 	.word	0x0800de4d
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 800de24:	4b17      	ldr	r3, [pc, #92]	@ (800de84 <LmHandlerSend+0x198>)
 800de26:	2200      	movs	r2, #0
 800de28:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800de2a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800de2e:	f113 0f07 	cmn.w	r3, #7
 800de32:	d017      	beq.n	800de64 <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800de34:	2300      	movs	r3, #0
 800de36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800de3a:	e013      	b.n	800de64 <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800de3c:	23fe      	movs	r3, #254	@ 0xfe
 800de3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800de42:	e010      	b.n	800de66 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800de44:	23fd      	movs	r3, #253	@ 0xfd
 800de46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800de4a:	e00c      	b.n	800de66 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800de4c:	23fb      	movs	r3, #251	@ 0xfb
 800de4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800de52:	e008      	b.n	800de66 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800de54:	23fa      	movs	r3, #250	@ 0xfa
 800de56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800de5a:	e004      	b.n	800de66 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800de5c:	23ff      	movs	r3, #255	@ 0xff
 800de5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800de62:	e000      	b.n	800de66 <LmHandlerSend+0x17a>
            break;
 800de64:	bf00      	nop
    }

    return lmhStatus;
 800de66:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800de6a:	4618      	mov	r0, r3
 800de6c:	3728      	adds	r7, #40	@ 0x28
 800de6e:	46bd      	mov	sp, r7
 800de70:	bd80      	pop	{r7, pc}
 800de72:	bf00      	nop
 800de74:	200000a8 	.word	0x200000a8
 800de78:	200000b4 	.word	0x200000b4
 800de7c:	20000a4c 	.word	0x20000a4c
 800de80:	20000a90 	.word	0x20000a90
 800de84:	20000a94 	.word	0x20000a94

0800de88 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b086      	sub	sp, #24
 800de8c:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800de8e:	2309      	movs	r3, #9
 800de90:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800de92:	463b      	mov	r3, r7
 800de94:	4618      	mov	r0, r3
 800de96:	f005 fedd 	bl	8013c54 <LoRaMacMlmeRequest>
 800de9a:	4603      	mov	r3, r0
 800de9c:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	4a06      	ldr	r2, [pc, #24]	@ (800debc <LmHandlerDeviceTimeReq+0x34>)
 800dea2:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800dea4:	7dfb      	ldrb	r3, [r7, #23]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d101      	bne.n	800deae <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800deaa:	2300      	movs	r3, #0
 800deac:	e001      	b.n	800deb2 <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800deae:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	3718      	adds	r7, #24
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}
 800deba:	bf00      	nop
 800debc:	20000a90 	.word	0x20000a90

0800dec0 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800dec0:	b480      	push	{r7}
 800dec2:	b083      	sub	sp, #12
 800dec4:	af00      	add	r7, sp, #0
 800dec6:	4603      	mov	r3, r0
 800dec8:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800deca:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800dece:	4618      	mov	r0, r3
 800ded0:	370c      	adds	r7, #12
 800ded2:	46bd      	mov	sp, r7
 800ded4:	bc80      	pop	{r7}
 800ded6:	4770      	bx	lr

0800ded8 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b08e      	sub	sp, #56	@ 0x38
 800dedc:	af00      	add	r7, sp, #0
 800dede:	4603      	mov	r3, r0
 800dee0:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800dee2:	2300      	movs	r3, #0
 800dee4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800dee8:	f002 f9d0 	bl	801028c <LoRaMacIsBusy>
 800deec:	4603      	mov	r3, r0
 800deee:	2b00      	cmp	r3, #0
 800def0:	d002      	beq.n	800def8 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800def2:	f06f 0301 	mvn.w	r3, #1
 800def6:	e071      	b.n	800dfdc <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800def8:	f7ff fedc 	bl	800dcb4 <LmHandlerJoinStatus>
 800defc:	4603      	mov	r3, r0
 800defe:	2b01      	cmp	r3, #1
 800df00:	d002      	beq.n	800df08 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800df02:	f06f 0302 	mvn.w	r3, #2
 800df06:	e069      	b.n	800dfdc <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800df08:	2300      	movs	r3, #0
 800df0a:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800df0c:	f107 030c 	add.w	r3, r7, #12
 800df10:	4618      	mov	r0, r3
 800df12:	f005 f8c5 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
 800df16:	4603      	mov	r3, r0
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d002      	beq.n	800df22 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800df1c:	f04f 33ff 	mov.w	r3, #4294967295
 800df20:	e05c      	b.n	800dfdc <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800df22:	7c3b      	ldrb	r3, [r7, #16]
 800df24:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800df28:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800df2c:	79fb      	ldrb	r3, [r7, #7]
 800df2e:	429a      	cmp	r2, r3
 800df30:	d052      	beq.n	800dfd8 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800df32:	79fb      	ldrb	r3, [r7, #7]
 800df34:	2b02      	cmp	r3, #2
 800df36:	d028      	beq.n	800df8a <LmHandlerRequestClass+0xb2>
 800df38:	2b02      	cmp	r3, #2
 800df3a:	dc48      	bgt.n	800dfce <LmHandlerRequestClass+0xf6>
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d002      	beq.n	800df46 <LmHandlerRequestClass+0x6e>
 800df40:	2b01      	cmp	r3, #1
 800df42:	d01e      	beq.n	800df82 <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800df44:	e043      	b.n	800dfce <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800df46:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d041      	beq.n	800dfd2 <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800df4e:	79fb      	ldrb	r3, [r7, #7]
 800df50:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800df52:	f107 030c 	add.w	r3, r7, #12
 800df56:	4618      	mov	r0, r3
 800df58:	f005 fa7a 	bl	8013450 <LoRaMacMibSetRequestConfirm>
 800df5c:	4603      	mov	r3, r0
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d10b      	bne.n	800df7a <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800df62:	4b20      	ldr	r3, [pc, #128]	@ (800dfe4 <LmHandlerRequestClass+0x10c>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d032      	beq.n	800dfd2 <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800df6c:	4b1d      	ldr	r3, [pc, #116]	@ (800dfe4 <LmHandlerRequestClass+0x10c>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df72:	79fa      	ldrb	r2, [r7, #7]
 800df74:	4610      	mov	r0, r2
 800df76:	4798      	blx	r3
                break;
 800df78:	e02b      	b.n	800dfd2 <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800df7a:	23ff      	movs	r3, #255	@ 0xff
 800df7c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800df80:	e027      	b.n	800dfd2 <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800df82:	23ff      	movs	r3, #255	@ 0xff
 800df84:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800df88:	e026      	b.n	800dfd8 <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800df8a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d003      	beq.n	800df9a <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800df92:	23ff      	movs	r3, #255	@ 0xff
 800df94:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800df98:	e01d      	b.n	800dfd6 <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800df9a:	79fb      	ldrb	r3, [r7, #7]
 800df9c:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800df9e:	f107 030c 	add.w	r3, r7, #12
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	f005 fa54 	bl	8013450 <LoRaMacMibSetRequestConfirm>
 800dfa8:	4603      	mov	r3, r0
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d10b      	bne.n	800dfc6 <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800dfae:	4b0d      	ldr	r3, [pc, #52]	@ (800dfe4 <LmHandlerRequestClass+0x10c>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d00e      	beq.n	800dfd6 <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800dfb8:	4b0a      	ldr	r3, [pc, #40]	@ (800dfe4 <LmHandlerRequestClass+0x10c>)
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfbe:	79fa      	ldrb	r2, [r7, #7]
 800dfc0:	4610      	mov	r0, r2
 800dfc2:	4798      	blx	r3
                break;
 800dfc4:	e007      	b.n	800dfd6 <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800dfc6:	23ff      	movs	r3, #255	@ 0xff
 800dfc8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800dfcc:	e003      	b.n	800dfd6 <LmHandlerRequestClass+0xfe>
                break;
 800dfce:	bf00      	nop
 800dfd0:	e002      	b.n	800dfd8 <LmHandlerRequestClass+0x100>
                break;
 800dfd2:	bf00      	nop
 800dfd4:	e000      	b.n	800dfd8 <LmHandlerRequestClass+0x100>
                break;
 800dfd6:	bf00      	nop
        }
    }
    return errorStatus;
 800dfd8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3738      	adds	r7, #56	@ 0x38
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}
 800dfe4:	20000a64 	.word	0x20000a64

0800dfe8 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b08c      	sub	sp, #48	@ 0x30
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d102      	bne.n	800dffc <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800dff6:	f04f 33ff 	mov.w	r3, #4294967295
 800dffa:	e010      	b.n	800e01e <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800dffc:	2300      	movs	r3, #0
 800dffe:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e000:	f107 0308 	add.w	r3, r7, #8
 800e004:	4618      	mov	r0, r3
 800e006:	f005 f84b 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
 800e00a:	4603      	mov	r3, r0
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d002      	beq.n	800e016 <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e010:	f04f 33ff 	mov.w	r3, #4294967295
 800e014:	e003      	b.n	800e01e <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800e016:	7b3a      	ldrb	r2, [r7, #12]
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800e01c:	2300      	movs	r3, #0
}
 800e01e:	4618      	mov	r0, r3
 800e020:	3730      	adds	r7, #48	@ 0x30
 800e022:	46bd      	mov	sp, r7
 800e024:	bd80      	pop	{r7, pc}
	...

0800e028 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b08c      	sub	sp, #48	@ 0x30
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d102      	bne.n	800e03c <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e036:	f04f 33ff 	mov.w	r3, #4294967295
 800e03a:	e016      	b.n	800e06a <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800e03c:	2320      	movs	r3, #32
 800e03e:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800e040:	f107 0308 	add.w	r3, r7, #8
 800e044:	4618      	mov	r0, r3
 800e046:	f005 f82b 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
 800e04a:	4603      	mov	r3, r0
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d002      	beq.n	800e056 <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e050:	f04f 33ff 	mov.w	r3, #4294967295
 800e054:	e009      	b.n	800e06a <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800e056:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	f993 2000 	ldrsb.w	r2, [r3]
 800e064:	4b03      	ldr	r3, [pc, #12]	@ (800e074 <LmHandlerGetTxDatarate+0x4c>)
 800e066:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800e068:	2300      	movs	r3, #0
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3730      	adds	r7, #48	@ 0x30
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
 800e072:	bf00      	nop
 800e074:	20000a4c 	.word	0x20000a4c

0800e078 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b08c      	sub	sp, #48	@ 0x30
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800e080:	2323      	movs	r3, #35	@ 0x23
 800e082:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e088:	f107 0308 	add.w	r3, r7, #8
 800e08c:	4618      	mov	r0, r3
 800e08e:	f005 f9df 	bl	8013450 <LoRaMacMibSetRequestConfirm>
 800e092:	4603      	mov	r3, r0
 800e094:	2b00      	cmp	r3, #0
 800e096:	d002      	beq.n	800e09e <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800e098:	f04f 33ff 	mov.w	r3, #4294967295
 800e09c:	e000      	b.n	800e0a0 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800e09e:	2300      	movs	r3, #0
}
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	3730      	adds	r7, #48	@ 0x30
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	bd80      	pop	{r7, pc}

0800e0a8 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b082      	sub	sp, #8
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800e0b0:	4b18      	ldr	r3, [pc, #96]	@ (800e114 <McpsConfirm+0x6c>)
 800e0b2:	2201      	movs	r2, #1
 800e0b4:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	785a      	ldrb	r2, [r3, #1]
 800e0ba:	4b16      	ldr	r3, [pc, #88]	@ (800e114 <McpsConfirm+0x6c>)
 800e0bc:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	789b      	ldrb	r3, [r3, #2]
 800e0c2:	b25a      	sxtb	r2, r3
 800e0c4:	4b13      	ldr	r3, [pc, #76]	@ (800e114 <McpsConfirm+0x6c>)
 800e0c6:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	68db      	ldr	r3, [r3, #12]
 800e0cc:	4a11      	ldr	r2, [pc, #68]	@ (800e114 <McpsConfirm+0x6c>)
 800e0ce:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800e0d6:	4b0f      	ldr	r3, [pc, #60]	@ (800e114 <McpsConfirm+0x6c>)
 800e0d8:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	691b      	ldr	r3, [r3, #16]
 800e0de:	b2da      	uxtb	r2, r3
 800e0e0:	4b0c      	ldr	r3, [pc, #48]	@ (800e114 <McpsConfirm+0x6c>)
 800e0e2:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	791b      	ldrb	r3, [r3, #4]
 800e0e8:	461a      	mov	r2, r3
 800e0ea:	4b0a      	ldr	r3, [pc, #40]	@ (800e114 <McpsConfirm+0x6c>)
 800e0ec:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800e0ee:	4b0a      	ldr	r3, [pc, #40]	@ (800e118 <McpsConfirm+0x70>)
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d004      	beq.n	800e102 <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e0f8:	4b07      	ldr	r3, [pc, #28]	@ (800e118 <McpsConfirm+0x70>)
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0fe:	4805      	ldr	r0, [pc, #20]	@ (800e114 <McpsConfirm+0x6c>)
 800e100:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800e102:	6879      	ldr	r1, [r7, #4]
 800e104:	2000      	movs	r0, #0
 800e106:	f000 f9e9 	bl	800e4dc <LmHandlerPackagesNotify>
}
 800e10a:	bf00      	nop
 800e10c:	3708      	adds	r7, #8
 800e10e:	46bd      	mov	sp, r7
 800e110:	bd80      	pop	{r7, pc}
 800e112:	bf00      	nop
 800e114:	200000b4 	.word	0x200000b4
 800e118:	20000a64 	.word	0x20000a64

0800e11c <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b086      	sub	sp, #24
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
 800e124:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800e126:	2300      	movs	r3, #0
 800e128:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800e12a:	4b2d      	ldr	r3, [pc, #180]	@ (800e1e0 <McpsIndication+0xc4>)
 800e12c:	2201      	movs	r2, #1
 800e12e:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	785a      	ldrb	r2, [r3, #1]
 800e134:	4b2a      	ldr	r3, [pc, #168]	@ (800e1e0 <McpsIndication+0xc4>)
 800e136:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800e138:	4b29      	ldr	r3, [pc, #164]	@ (800e1e0 <McpsIndication+0xc4>)
 800e13a:	785b      	ldrb	r3, [r3, #1]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d14b      	bne.n	800e1d8 <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	791b      	ldrb	r3, [r3, #4]
 800e144:	b25a      	sxtb	r2, r3
 800e146:	4b26      	ldr	r3, [pc, #152]	@ (800e1e0 <McpsIndication+0xc4>)
 800e148:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e150:	b25a      	sxtb	r2, r3
 800e152:	4b23      	ldr	r3, [pc, #140]	@ (800e1e0 <McpsIndication+0xc4>)
 800e154:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e15c:	4b20      	ldr	r3, [pc, #128]	@ (800e1e0 <McpsIndication+0xc4>)
 800e15e:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e160:	683b      	ldr	r3, [r7, #0]
 800e162:	78da      	ldrb	r2, [r3, #3]
 800e164:	4b1e      	ldr	r3, [pc, #120]	@ (800e1e0 <McpsIndication+0xc4>)
 800e166:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	691b      	ldr	r3, [r3, #16]
 800e16c:	4a1c      	ldr	r2, [pc, #112]	@ (800e1e0 <McpsIndication+0xc4>)
 800e16e:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	78db      	ldrb	r3, [r3, #3]
 800e174:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	7b1b      	ldrb	r3, [r3, #12]
 800e17a:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	689b      	ldr	r3, [r3, #8]
 800e180:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800e182:	4b18      	ldr	r3, [pc, #96]	@ (800e1e4 <McpsIndication+0xc8>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d007      	beq.n	800e19c <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800e18c:	4b15      	ldr	r3, [pc, #84]	@ (800e1e4 <McpsIndication+0xc8>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e192:	f107 0210 	add.w	r2, r7, #16
 800e196:	4912      	ldr	r1, [pc, #72]	@ (800e1e0 <McpsIndication+0xc4>)
 800e198:	4610      	mov	r0, r2
 800e19a:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800e19c:	4b11      	ldr	r3, [pc, #68]	@ (800e1e4 <McpsIndication+0xc8>)
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d007      	beq.n	800e1b6 <McpsIndication+0x9a>
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	7e1b      	ldrb	r3, [r3, #24]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d003      	beq.n	800e1b6 <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800e1ae:	4b0d      	ldr	r3, [pc, #52]	@ (800e1e4 <McpsIndication+0xc8>)
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1b4:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800e1b6:	6879      	ldr	r1, [r7, #4]
 800e1b8:	2001      	movs	r0, #1
 800e1ba:	f000 f98f 	bl	800e4dc <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800e1be:	f107 030f 	add.w	r3, r7, #15
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	f7ff ff10 	bl	800dfe8 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	795b      	ldrb	r3, [r3, #5]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d004      	beq.n	800e1da <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 800e1d0:	4b05      	ldr	r3, [pc, #20]	@ (800e1e8 <McpsIndication+0xcc>)
 800e1d2:	2201      	movs	r2, #1
 800e1d4:	701a      	strb	r2, [r3, #0]
 800e1d6:	e000      	b.n	800e1da <McpsIndication+0xbe>
        return;
 800e1d8:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800e1da:	3718      	adds	r7, #24
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	bd80      	pop	{r7, pc}
 800e1e0:	200000d0 	.word	0x200000d0
 800e1e4:	20000a64 	.word	0x20000a64
 800e1e8:	20000a94 	.word	0x20000a94

0800e1ec <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b08c      	sub	sp, #48	@ 0x30
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800e1f4:	4b49      	ldr	r3, [pc, #292]	@ (800e31c <MlmeConfirm+0x130>)
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	785a      	ldrb	r2, [r3, #1]
 800e1fe:	4b47      	ldr	r3, [pc, #284]	@ (800e31c <MlmeConfirm+0x130>)
 800e200:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800e202:	4b47      	ldr	r3, [pc, #284]	@ (800e320 <MlmeConfirm+0x134>)
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d004      	beq.n	800e216 <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e20c:	4b44      	ldr	r3, [pc, #272]	@ (800e320 <MlmeConfirm+0x134>)
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e212:	4842      	ldr	r0, [pc, #264]	@ (800e31c <MlmeConfirm+0x130>)
 800e214:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800e216:	6879      	ldr	r1, [r7, #4]
 800e218:	2002      	movs	r0, #2
 800e21a:	f000 f95f 	bl	800e4dc <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	781b      	ldrb	r3, [r3, #0]
 800e222:	3b01      	subs	r3, #1
 800e224:	2b0b      	cmp	r3, #11
 800e226:	d872      	bhi.n	800e30e <MlmeConfirm+0x122>
 800e228:	a201      	add	r2, pc, #4	@ (adr r2, 800e230 <MlmeConfirm+0x44>)
 800e22a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e22e:	bf00      	nop
 800e230:	0800e261 	.word	0x0800e261
 800e234:	0800e30f 	.word	0x0800e30f
 800e238:	0800e30f 	.word	0x0800e30f
 800e23c:	0800e30f 	.word	0x0800e30f
 800e240:	0800e2dd 	.word	0x0800e2dd
 800e244:	0800e30f 	.word	0x0800e30f
 800e248:	0800e30f 	.word	0x0800e30f
 800e24c:	0800e30f 	.word	0x0800e30f
 800e250:	0800e30f 	.word	0x0800e30f
 800e254:	0800e30f 	.word	0x0800e30f
 800e258:	0800e2f5 	.word	0x0800e2f5
 800e25c:	0800e30f 	.word	0x0800e30f
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800e260:	2306      	movs	r3, #6
 800e262:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800e264:	f107 0308 	add.w	r3, r7, #8
 800e268:	4618      	mov	r0, r3
 800e26a:	f004 ff19 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800e26e:	4b2d      	ldr	r3, [pc, #180]	@ (800e324 <MlmeConfirm+0x138>)
 800e270:	79db      	ldrb	r3, [r3, #7]
 800e272:	68fa      	ldr	r2, [r7, #12]
 800e274:	4611      	mov	r1, r2
 800e276:	4618      	mov	r0, r3
 800e278:	f7ff fa6c 	bl	800d754 <SecureElementSetDevAddr>
 800e27c:	4603      	mov	r3, r0
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d102      	bne.n	800e288 <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	4a28      	ldr	r2, [pc, #160]	@ (800e328 <MlmeConfirm+0x13c>)
 800e286:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800e288:	4828      	ldr	r0, [pc, #160]	@ (800e32c <MlmeConfirm+0x140>)
 800e28a:	f7ff fecd 	bl	800e028 <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800e28e:	4828      	ldr	r0, [pc, #160]	@ (800e330 <MlmeConfirm+0x144>)
 800e290:	f000 fa74 	bl	800e77c <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e294:	4b21      	ldr	r3, [pc, #132]	@ (800e31c <MlmeConfirm+0x130>)
 800e296:	785b      	ldrb	r3, [r3, #1]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d108      	bne.n	800e2ae <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800e29c:	4b21      	ldr	r3, [pc, #132]	@ (800e324 <MlmeConfirm+0x138>)
 800e29e:	2200      	movs	r2, #0
 800e2a0:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800e2a2:	4b24      	ldr	r3, [pc, #144]	@ (800e334 <MlmeConfirm+0x148>)
 800e2a4:	785b      	ldrb	r3, [r3, #1]
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	f7ff fe16 	bl	800ded8 <LmHandlerRequestClass>
 800e2ac:	e002      	b.n	800e2b4 <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800e2ae:	4b1d      	ldr	r3, [pc, #116]	@ (800e324 <MlmeConfirm+0x138>)
 800e2b0:	22ff      	movs	r2, #255	@ 0xff
 800e2b2:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800e2b4:	4b1a      	ldr	r3, [pc, #104]	@ (800e320 <MlmeConfirm+0x134>)
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d004      	beq.n	800e2c8 <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800e2be:	4b18      	ldr	r3, [pc, #96]	@ (800e320 <MlmeConfirm+0x134>)
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2c4:	4817      	ldr	r0, [pc, #92]	@ (800e324 <MlmeConfirm+0x138>)
 800e2c6:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e2c8:	4b14      	ldr	r3, [pc, #80]	@ (800e31c <MlmeConfirm+0x130>)
 800e2ca:	785b      	ldrb	r3, [r3, #1]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d120      	bne.n	800e312 <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800e2d0:	4b14      	ldr	r3, [pc, #80]	@ (800e324 <MlmeConfirm+0x138>)
 800e2d2:	79db      	ldrb	r3, [r3, #7]
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	f7fe ffe7 	bl	800d2a8 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800e2da:	e01a      	b.n	800e312 <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800e2dc:	4b16      	ldr	r3, [pc, #88]	@ (800e338 <MlmeConfirm+0x14c>)
 800e2de:	2201      	movs	r2, #1
 800e2e0:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	7a1a      	ldrb	r2, [r3, #8]
 800e2e6:	4b14      	ldr	r3, [pc, #80]	@ (800e338 <MlmeConfirm+0x14c>)
 800e2e8:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	7a5a      	ldrb	r2, [r3, #9]
 800e2ee:	4b12      	ldr	r3, [pc, #72]	@ (800e338 <MlmeConfirm+0x14c>)
 800e2f0:	74da      	strb	r2, [r3, #19]
            }
            break;
 800e2f2:	e00f      	b.n	800e314 <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	785b      	ldrb	r3, [r3, #1]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d105      	bne.n	800e308 <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800e2fc:	4b0d      	ldr	r3, [pc, #52]	@ (800e334 <MlmeConfirm+0x148>)
 800e2fe:	7c1b      	ldrb	r3, [r3, #16]
 800e300:	4618      	mov	r0, r3
 800e302:	f7ff fddd 	bl	800dec0 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800e306:	e005      	b.n	800e314 <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 800e308:	f7ff fdbe 	bl	800de88 <LmHandlerDeviceTimeReq>
            break;
 800e30c:	e002      	b.n	800e314 <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e30e:	bf00      	nop
 800e310:	e000      	b.n	800e314 <MlmeConfirm+0x128>
            break;
 800e312:	bf00      	nop
    }
}
 800e314:	bf00      	nop
 800e316:	3730      	adds	r7, #48	@ 0x30
 800e318:	46bd      	mov	sp, r7
 800e31a:	bd80      	pop	{r7, pc}
 800e31c:	200000b4 	.word	0x200000b4
 800e320:	20000a64 	.word	0x20000a64
 800e324:	200000a8 	.word	0x200000a8
 800e328:	20000a10 	.word	0x20000a10
 800e32c:	200000ac 	.word	0x200000ac
 800e330:	200000ad 	.word	0x200000ad
 800e334:	20000a4c 	.word	0x20000a4c
 800e338:	200000d0 	.word	0x200000d0

0800e33c <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b082      	sub	sp, #8
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
 800e344:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800e346:	4b20      	ldr	r3, [pc, #128]	@ (800e3c8 <MlmeIndication+0x8c>)
 800e348:	2200      	movs	r2, #0
 800e34a:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	785a      	ldrb	r2, [r3, #1]
 800e350:	4b1d      	ldr	r3, [pc, #116]	@ (800e3c8 <MlmeIndication+0x8c>)
 800e352:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	789b      	ldrb	r3, [r3, #2]
 800e358:	b25a      	sxtb	r2, r3
 800e35a:	4b1b      	ldr	r3, [pc, #108]	@ (800e3c8 <MlmeIndication+0x8c>)
 800e35c:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e364:	b25a      	sxtb	r2, r3
 800e366:	4b18      	ldr	r3, [pc, #96]	@ (800e3c8 <MlmeIndication+0x8c>)
 800e368:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e370:	4b15      	ldr	r3, [pc, #84]	@ (800e3c8 <MlmeIndication+0x8c>)
 800e372:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	78da      	ldrb	r2, [r3, #3]
 800e378:	4b13      	ldr	r3, [pc, #76]	@ (800e3c8 <MlmeIndication+0x8c>)
 800e37a:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	685b      	ldr	r3, [r3, #4]
 800e380:	4a11      	ldr	r2, [pc, #68]	@ (800e3c8 <MlmeIndication+0x8c>)
 800e382:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800e384:	4b11      	ldr	r3, [pc, #68]	@ (800e3cc <MlmeIndication+0x90>)
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d00d      	beq.n	800e3aa <MlmeIndication+0x6e>
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	781b      	ldrb	r3, [r3, #0]
 800e392:	2b0a      	cmp	r3, #10
 800e394:	d009      	beq.n	800e3aa <MlmeIndication+0x6e>
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	781b      	ldrb	r3, [r3, #0]
 800e39a:	2b0e      	cmp	r3, #14
 800e39c:	d005      	beq.n	800e3aa <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800e39e:	4b0b      	ldr	r3, [pc, #44]	@ (800e3cc <MlmeIndication+0x90>)
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3a4:	4908      	ldr	r1, [pc, #32]	@ (800e3c8 <MlmeIndication+0x8c>)
 800e3a6:	2000      	movs	r0, #0
 800e3a8:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800e3aa:	6879      	ldr	r1, [r7, #4]
 800e3ac:	2003      	movs	r0, #3
 800e3ae:	f000 f895 	bl	800e4dc <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	781b      	ldrb	r3, [r3, #0]
 800e3b6:	2b0a      	cmp	r3, #10
 800e3b8:	d001      	beq.n	800e3be <MlmeIndication+0x82>
 800e3ba:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e3bc:	e000      	b.n	800e3c0 <MlmeIndication+0x84>
            break;
 800e3be:	bf00      	nop
    }
}
 800e3c0:	bf00      	nop
 800e3c2:	3708      	adds	r7, #8
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	bd80      	pop	{r7, pc}
 800e3c8:	200000d0 	.word	0x200000d0
 800e3cc:	20000a64 	.word	0x20000a64

0800e3d0 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b084      	sub	sp, #16
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	6039      	str	r1, [r7, #0]
 800e3da:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800e3dc:	2300      	movs	r3, #0
 800e3de:	60fb      	str	r3, [r7, #12]
    switch( id )
 800e3e0:	79fb      	ldrb	r3, [r7, #7]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d104      	bne.n	800e3f0 <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800e3e6:	f000 fa8b 	bl	800e900 <LmhpCompliancePackageFactory>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	60fb      	str	r3, [r7, #12]
                break;
 800e3ee:	e00d      	b.n	800e40c <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800e3f0:	f107 020c 	add.w	r2, r7, #12
 800e3f4:	79fb      	ldrb	r3, [r7, #7]
 800e3f6:	4611      	mov	r1, r2
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	f000 ff73 	bl	800f2e4 <LmhpPackagesRegister>
 800e3fe:	4603      	mov	r3, r0
 800e400:	2b00      	cmp	r3, #0
 800e402:	d002      	beq.n	800e40a <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800e404:	f04f 33ff 	mov.w	r3, #4294967295
 800e408:	e03b      	b.n	800e482 <LmHandlerPackageRegister+0xb2>
                }
                break;
 800e40a:	bf00      	nop
            }
    }
    if( package != NULL )
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d035      	beq.n	800e47e <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 800e412:	79fb      	ldrb	r3, [r7, #7]
 800e414:	68fa      	ldr	r2, [r7, #12]
 800e416:	491d      	ldr	r1, [pc, #116]	@ (800e48c <LmHandlerPackageRegister+0xbc>)
 800e418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800e41c:	79fb      	ldrb	r3, [r7, #7]
 800e41e:	4a1b      	ldr	r2, [pc, #108]	@ (800e48c <LmHandlerPackageRegister+0xbc>)
 800e420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e424:	4a1a      	ldr	r2, [pc, #104]	@ (800e490 <LmHandlerPackageRegister+0xc0>)
 800e426:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800e428:	4b1a      	ldr	r3, [pc, #104]	@ (800e494 <LmHandlerPackageRegister+0xc4>)
 800e42a:	681a      	ldr	r2, [r3, #0]
 800e42c:	79fb      	ldrb	r3, [r7, #7]
 800e42e:	4917      	ldr	r1, [pc, #92]	@ (800e48c <LmHandlerPackageRegister+0xbc>)
 800e430:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e434:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e436:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800e438:	4b16      	ldr	r3, [pc, #88]	@ (800e494 <LmHandlerPackageRegister+0xc4>)
 800e43a:	681a      	ldr	r2, [r3, #0]
 800e43c:	79fb      	ldrb	r3, [r7, #7]
 800e43e:	4913      	ldr	r1, [pc, #76]	@ (800e48c <LmHandlerPackageRegister+0xbc>)
 800e440:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e444:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e446:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800e448:	79fb      	ldrb	r3, [r7, #7]
 800e44a:	4a10      	ldr	r2, [pc, #64]	@ (800e48c <LmHandlerPackageRegister+0xbc>)
 800e44c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e450:	4a11      	ldr	r2, [pc, #68]	@ (800e498 <LmHandlerPackageRegister+0xc8>)
 800e452:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800e454:	4b0f      	ldr	r3, [pc, #60]	@ (800e494 <LmHandlerPackageRegister+0xc4>)
 800e456:	681a      	ldr	r2, [r3, #0]
 800e458:	79fb      	ldrb	r3, [r7, #7]
 800e45a:	490c      	ldr	r1, [pc, #48]	@ (800e48c <LmHandlerPackageRegister+0xbc>)
 800e45c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e460:	6992      	ldr	r2, [r2, #24]
 800e462:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800e464:	79fb      	ldrb	r3, [r7, #7]
 800e466:	4a09      	ldr	r2, [pc, #36]	@ (800e48c <LmHandlerPackageRegister+0xbc>)
 800e468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e46c:	685b      	ldr	r3, [r3, #4]
 800e46e:	4a0b      	ldr	r2, [pc, #44]	@ (800e49c <LmHandlerPackageRegister+0xcc>)
 800e470:	6851      	ldr	r1, [r2, #4]
 800e472:	4a0a      	ldr	r2, [pc, #40]	@ (800e49c <LmHandlerPackageRegister+0xcc>)
 800e474:	7852      	ldrb	r2, [r2, #1]
 800e476:	6838      	ldr	r0, [r7, #0]
 800e478:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800e47a:	2300      	movs	r3, #0
 800e47c:	e001      	b.n	800e482 <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800e47e:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e482:	4618      	mov	r0, r3
 800e484:	3710      	adds	r7, #16
 800e486:	46bd      	mov	sp, r7
 800e488:	bd80      	pop	{r7, pc}
 800e48a:	bf00      	nop
 800e48c:	20000a38 	.word	0x20000a38
 800e490:	0800db71 	.word	0x0800db71
 800e494:	20000a64 	.word	0x20000a64
 800e498:	0800de89 	.word	0x0800de89
 800e49c:	200000e4 	.word	0x200000e4

0800e4a0 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b082      	sub	sp, #8
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800e4aa:	79fb      	ldrb	r3, [r7, #7]
 800e4ac:	2b04      	cmp	r3, #4
 800e4ae:	d80e      	bhi.n	800e4ce <LmHandlerPackageIsInitialized+0x2e>
 800e4b0:	79fb      	ldrb	r3, [r7, #7]
 800e4b2:	4a09      	ldr	r2, [pc, #36]	@ (800e4d8 <LmHandlerPackageIsInitialized+0x38>)
 800e4b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4b8:	689b      	ldr	r3, [r3, #8]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d007      	beq.n	800e4ce <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800e4be:	79fb      	ldrb	r3, [r7, #7]
 800e4c0:	4a05      	ldr	r2, [pc, #20]	@ (800e4d8 <LmHandlerPackageIsInitialized+0x38>)
 800e4c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4c6:	689b      	ldr	r3, [r3, #8]
 800e4c8:	4798      	blx	r3
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	e000      	b.n	800e4d0 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800e4ce:	2300      	movs	r3, #0
    }
}
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	3708      	adds	r7, #8
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	bd80      	pop	{r7, pc}
 800e4d8:	20000a38 	.word	0x20000a38

0800e4dc <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b084      	sub	sp, #16
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	6039      	str	r1, [r7, #0]
 800e4e6:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	73fb      	strb	r3, [r7, #15]
 800e4ec:	e067      	b.n	800e5be <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800e4ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4f2:	4a37      	ldr	r2, [pc, #220]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e4f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d05a      	beq.n	800e5b2 <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800e4fc:	79fb      	ldrb	r3, [r7, #7]
 800e4fe:	2b03      	cmp	r3, #3
 800e500:	d84e      	bhi.n	800e5a0 <LmHandlerPackagesNotify+0xc4>
 800e502:	a201      	add	r2, pc, #4	@ (adr r2, 800e508 <LmHandlerPackagesNotify+0x2c>)
 800e504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e508:	0800e519 	.word	0x0800e519
 800e50c:	0800e53b 	.word	0x0800e53b
 800e510:	0800e55d 	.word	0x0800e55d
 800e514:	0800e57f 	.word	0x0800e57f
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800e518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e51c:	4a2c      	ldr	r2, [pc, #176]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e51e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e522:	699b      	ldr	r3, [r3, #24]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d03d      	beq.n	800e5a4 <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800e528:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e52c:	4a28      	ldr	r2, [pc, #160]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e52e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e532:	699b      	ldr	r3, [r3, #24]
 800e534:	6838      	ldr	r0, [r7, #0]
 800e536:	4798      	blx	r3
                        }
                        break;
 800e538:	e034      	b.n	800e5a4 <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800e53a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e53e:	4a24      	ldr	r2, [pc, #144]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e544:	69db      	ldr	r3, [r3, #28]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d02e      	beq.n	800e5a8 <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800e54a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e54e:	4a20      	ldr	r2, [pc, #128]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e554:	69db      	ldr	r3, [r3, #28]
 800e556:	6838      	ldr	r0, [r7, #0]
 800e558:	4798      	blx	r3
                        }
                        break;
 800e55a:	e025      	b.n	800e5a8 <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800e55c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e560:	4a1b      	ldr	r2, [pc, #108]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e566:	6a1b      	ldr	r3, [r3, #32]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d01f      	beq.n	800e5ac <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800e56c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e570:	4a17      	ldr	r2, [pc, #92]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e572:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e576:	6a1b      	ldr	r3, [r3, #32]
 800e578:	6838      	ldr	r0, [r7, #0]
 800e57a:	4798      	blx	r3
                        }
                        break;
 800e57c:	e016      	b.n	800e5ac <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800e57e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e582:	4a13      	ldr	r2, [pc, #76]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d010      	beq.n	800e5b0 <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800e58e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e592:	4a0f      	ldr	r2, [pc, #60]	@ (800e5d0 <LmHandlerPackagesNotify+0xf4>)
 800e594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e59a:	6838      	ldr	r0, [r7, #0]
 800e59c:	4798      	blx	r3
                        }
                        break;
 800e59e:	e007      	b.n	800e5b0 <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 800e5a0:	bf00      	nop
 800e5a2:	e006      	b.n	800e5b2 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e5a4:	bf00      	nop
 800e5a6:	e004      	b.n	800e5b2 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e5a8:	bf00      	nop
 800e5aa:	e002      	b.n	800e5b2 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e5ac:	bf00      	nop
 800e5ae:	e000      	b.n	800e5b2 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e5b0:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e5b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5b6:	b2db      	uxtb	r3, r3
 800e5b8:	3301      	adds	r3, #1
 800e5ba:	b2db      	uxtb	r3, r3
 800e5bc:	73fb      	strb	r3, [r7, #15]
 800e5be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5c2:	2b04      	cmp	r3, #4
 800e5c4:	dd93      	ble.n	800e4ee <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800e5c6:	bf00      	nop
 800e5c8:	bf00      	nop
 800e5ca:	3710      	adds	r7, #16
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}
 800e5d0:	20000a38 	.word	0x20000a38

0800e5d4 <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b082      	sub	sp, #8
 800e5d8:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e5da:	2300      	movs	r3, #0
 800e5dc:	71fb      	strb	r3, [r7, #7]
 800e5de:	e018      	b.n	800e612 <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 800e5e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e5e4:	4a0f      	ldr	r2, [pc, #60]	@ (800e624 <LmHandlerPackageIsTxPending+0x50>)
 800e5e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d00b      	beq.n	800e606 <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800e5ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e5f2:	4a0c      	ldr	r2, [pc, #48]	@ (800e624 <LmHandlerPackageIsTxPending+0x50>)
 800e5f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5f8:	68db      	ldr	r3, [r3, #12]
 800e5fa:	4798      	blx	r3
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d001      	beq.n	800e606 <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800e602:	2301      	movs	r3, #1
 800e604:	e00a      	b.n	800e61c <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e60a:	b2db      	uxtb	r3, r3
 800e60c:	3301      	adds	r3, #1
 800e60e:	b2db      	uxtb	r3, r3
 800e610:	71fb      	strb	r3, [r7, #7]
 800e612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e616:	2b04      	cmp	r3, #4
 800e618:	dde2      	ble.n	800e5e0 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800e61a:	2300      	movs	r3, #0
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3708      	adds	r7, #8
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}
 800e624:	20000a38 	.word	0x20000a38

0800e628 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800e628:	b580      	push	{r7, lr}
 800e62a:	b082      	sub	sp, #8
 800e62c:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e62e:	2300      	movs	r3, #0
 800e630:	71fb      	strb	r3, [r7, #7]
 800e632:	e022      	b.n	800e67a <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e638:	4a14      	ldr	r2, [pc, #80]	@ (800e68c <LmHandlerPackagesProcess+0x64>)
 800e63a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d015      	beq.n	800e66e <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e646:	4a11      	ldr	r2, [pc, #68]	@ (800e68c <LmHandlerPackagesProcess+0x64>)
 800e648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e64c:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d00d      	beq.n	800e66e <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800e652:	79fb      	ldrb	r3, [r7, #7]
 800e654:	4618      	mov	r0, r3
 800e656:	f7ff ff23 	bl	800e4a0 <LmHandlerPackageIsInitialized>
 800e65a:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d006      	beq.n	800e66e <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800e660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e664:	4a09      	ldr	r2, [pc, #36]	@ (800e68c <LmHandlerPackagesProcess+0x64>)
 800e666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e66a:	691b      	ldr	r3, [r3, #16]
 800e66c:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e66e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e672:	b2db      	uxtb	r3, r3
 800e674:	3301      	adds	r3, #1
 800e676:	b2db      	uxtb	r3, r3
 800e678:	71fb      	strb	r3, [r7, #7]
 800e67a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e67e:	2b04      	cmp	r3, #4
 800e680:	ddd8      	ble.n	800e634 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800e682:	bf00      	nop
 800e684:	bf00      	nop
 800e686:	3708      	adds	r7, #8
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}
 800e68c:	20000a38 	.word	0x20000a38

0800e690 <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b082      	sub	sp, #8
 800e694:	af00      	add	r7, sp, #0
 800e696:	4603      	mov	r3, r0
 800e698:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800e69a:	4a09      	ldr	r2, [pc, #36]	@ (800e6c0 <LmHandlerOnTxFrameCtrlChanged+0x30>)
 800e69c:	79fb      	ldrb	r3, [r7, #7]
 800e69e:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 800e6a0:	4b08      	ldr	r3, [pc, #32]	@ (800e6c4 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d005      	beq.n	800e6b6 <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 800e6aa:	4b06      	ldr	r3, [pc, #24]	@ (800e6c4 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e6b0:	79fa      	ldrb	r2, [r7, #7]
 800e6b2:	4610      	mov	r0, r2
 800e6b4:	4798      	blx	r3
    }
}
 800e6b6:	bf00      	nop
 800e6b8:	3708      	adds	r7, #8
 800e6ba:	46bd      	mov	sp, r7
 800e6bc:	bd80      	pop	{r7, pc}
 800e6be:	bf00      	nop
 800e6c0:	20000a4c 	.word	0x20000a4c
 800e6c4:	20000a64 	.word	0x20000a64

0800e6c8 <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b082      	sub	sp, #8
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	4603      	mov	r3, r0
 800e6d0:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800e6d2:	4a09      	ldr	r2, [pc, #36]	@ (800e6f8 <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 800e6d4:	79fb      	ldrb	r3, [r7, #7]
 800e6d6:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 800e6d8:	4b08      	ldr	r3, [pc, #32]	@ (800e6fc <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d005      	beq.n	800e6ee <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 800e6e2:	4b06      	ldr	r3, [pc, #24]	@ (800e6fc <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e6e8:	79fa      	ldrb	r2, [r7, #7]
 800e6ea:	4610      	mov	r0, r2
 800e6ec:	4798      	blx	r3
    }
}
 800e6ee:	bf00      	nop
 800e6f0:	3708      	adds	r7, #8
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	bd80      	pop	{r7, pc}
 800e6f6:	bf00      	nop
 800e6f8:	20000a4c 	.word	0x20000a4c
 800e6fc:	20000a64 	.word	0x20000a64

0800e700 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800e700:	b480      	push	{r7}
 800e702:	b083      	sub	sp, #12
 800e704:	af00      	add	r7, sp, #0
 800e706:	4603      	mov	r3, r0
 800e708:	6039      	str	r1, [r7, #0]
 800e70a:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d102      	bne.n	800e718 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800e712:	f04f 33ff 	mov.w	r3, #4294967295
 800e716:	e00e      	b.n	800e736 <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800e718:	79fb      	ldrb	r3, [r7, #7]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d002      	beq.n	800e724 <LmHandlerGetVersion+0x24>
 800e71e:	2b01      	cmp	r3, #1
 800e720:	d004      	beq.n	800e72c <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800e722:	e007      	b.n	800e734 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800e724:	683b      	ldr	r3, [r7, #0]
 800e726:	4a06      	ldr	r2, [pc, #24]	@ (800e740 <LmHandlerGetVersion+0x40>)
 800e728:	601a      	str	r2, [r3, #0]
            break;
 800e72a:	e003      	b.n	800e734 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	4a05      	ldr	r2, [pc, #20]	@ (800e744 <LmHandlerGetVersion+0x44>)
 800e730:	601a      	str	r2, [r3, #0]
            break;
 800e732:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800e734:	2300      	movs	r3, #0
}
 800e736:	4618      	mov	r0, r3
 800e738:	370c      	adds	r7, #12
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bc80      	pop	{r7}
 800e73e:	4770      	bx	lr
 800e740:	01000400 	.word	0x01000400
 800e744:	02010003 	.word	0x02010003

0800e748 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800e74c:	f005 fd84 	bl	8014258 <LoRaMacDeInitialization>
 800e750:	4603      	mov	r3, r0
 800e752:	2b00      	cmp	r3, #0
 800e754:	d101      	bne.n	800e75a <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e756:	2300      	movs	r3, #0
 800e758:	e001      	b.n	800e75e <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e75a:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e75e:	4618      	mov	r0, r3
 800e760:	bd80      	pop	{r7, pc}

0800e762 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800e762:	b580      	push	{r7, lr}
 800e764:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800e766:	f004 fbd3 	bl	8012f10 <LoRaMacHalt>
 800e76a:	4603      	mov	r3, r0
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d101      	bne.n	800e774 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e770:	2300      	movs	r3, #0
 800e772:	e001      	b.n	800e778 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e774:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e778:	4618      	mov	r0, r3
 800e77a:	bd80      	pop	{r7, pc}

0800e77c <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800e77c:	b580      	push	{r7, lr}
 800e77e:	b08c      	sub	sp, #48	@ 0x30
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d102      	bne.n	800e790 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e78a:	f04f 33ff 	mov.w	r3, #4294967295
 800e78e:	e016      	b.n	800e7be <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800e790:	2321      	movs	r3, #33	@ 0x21
 800e792:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e794:	f107 0308 	add.w	r3, r7, #8
 800e798:	4618      	mov	r0, r3
 800e79a:	f004 fc81 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
 800e79e:	4603      	mov	r3, r0
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d002      	beq.n	800e7aa <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e7a4:	f04f 33ff 	mov.w	r3, #4294967295
 800e7a8:	e009      	b.n	800e7be <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800e7aa:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	f993 2000 	ldrsb.w	r2, [r3]
 800e7b8:	4b03      	ldr	r3, [pc, #12]	@ (800e7c8 <LmHandlerGetTxPower+0x4c>)
 800e7ba:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800e7bc:	2300      	movs	r3, #0
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	3730      	adds	r7, #48	@ 0x30
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}
 800e7c6:	bf00      	nop
 800e7c8:	20000a4c 	.word	0x20000a4c

0800e7cc <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b08e      	sub	sp, #56	@ 0x38
 800e7d0:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800e7d8:	2300      	movs	r3, #0
 800e7da:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800e7dc:	f7ff ffc1 	bl	800e762 <LmHandlerHalt>
 800e7e0:	4603      	mov	r3, r0
 800e7e2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800e7e6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d12f      	bne.n	800e84e <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800e7ee:	f000 f859 	bl	800e8a4 <NvmDataMgmtStoreBegin>
 800e7f2:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800e7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7f6:	f113 0f02 	cmn.w	r3, #2
 800e7fa:	d103      	bne.n	800e804 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800e7fc:	23f8      	movs	r3, #248	@ 0xf8
 800e7fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e802:	e01c      	b.n	800e83e <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800e804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e806:	2b00      	cmp	r3, #0
 800e808:	d104      	bne.n	800e814 <LmHandlerNvmDataStore+0x48>
 800e80a:	4b1b      	ldr	r3, [pc, #108]	@ (800e878 <LmHandlerNvmDataStore+0xac>)
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	695b      	ldr	r3, [r3, #20]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d103      	bne.n	800e81c <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e814:	23ff      	movs	r3, #255	@ 0xff
 800e816:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e81a:	e010      	b.n	800e83e <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800e81c:	2327      	movs	r3, #39	@ 0x27
 800e81e:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800e820:	463b      	mov	r3, r7
 800e822:	4618      	mov	r0, r3
 800e824:	f004 fc3c 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800e82c:	f44f 63ba 	mov.w	r3, #1488	@ 0x5d0
 800e830:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800e832:	4b11      	ldr	r3, [pc, #68]	@ (800e878 <LmHandlerNvmDataStore+0xac>)
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	695b      	ldr	r3, [r3, #20]
 800e838:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e83a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e83c:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800e83e:	f000 f847 	bl	800e8d0 <NvmDataMgmtStoreEnd>
 800e842:	4603      	mov	r3, r0
 800e844:	2b00      	cmp	r3, #0
 800e846:	d002      	beq.n	800e84e <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e848:	23ff      	movs	r3, #255	@ 0xff
 800e84a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800e84e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e852:	2b00      	cmp	r3, #0
 800e854:	d109      	bne.n	800e86a <LmHandlerNvmDataStore+0x9e>
 800e856:	4b08      	ldr	r3, [pc, #32]	@ (800e878 <LmHandlerNvmDataStore+0xac>)
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	69db      	ldr	r3, [r3, #28]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d004      	beq.n	800e86a <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800e860:	4b05      	ldr	r3, [pc, #20]	@ (800e878 <LmHandlerNvmDataStore+0xac>)
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	69db      	ldr	r3, [r3, #28]
 800e866:	2001      	movs	r0, #1
 800e868:	4798      	blx	r3
    }

    return lmhStatus;
 800e86a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e86e:	4618      	mov	r0, r3
 800e870:	3738      	adds	r7, #56	@ 0x38
 800e872:	46bd      	mov	sp, r7
 800e874:	bd80      	pop	{r7, pc}
 800e876:	bf00      	nop
 800e878:	20000a64 	.word	0x20000a64

0800e87c <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800e87c:	b480      	push	{r7}
 800e87e:	b083      	sub	sp, #12
 800e880:	af00      	add	r7, sp, #0
 800e882:	4603      	mov	r3, r0
 800e884:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800e886:	4b06      	ldr	r3, [pc, #24]	@ (800e8a0 <NvmDataMgmtEvent+0x24>)
 800e888:	881a      	ldrh	r2, [r3, #0]
 800e88a:	88fb      	ldrh	r3, [r7, #6]
 800e88c:	4313      	orrs	r3, r2
 800e88e:	b29a      	uxth	r2, r3
 800e890:	4b03      	ldr	r3, [pc, #12]	@ (800e8a0 <NvmDataMgmtEvent+0x24>)
 800e892:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800e894:	bf00      	nop
 800e896:	370c      	adds	r7, #12
 800e898:	46bd      	mov	sp, r7
 800e89a:	bc80      	pop	{r7}
 800e89c:	4770      	bx	lr
 800e89e:	bf00      	nop
 800e8a0:	20000b8c 	.word	0x20000b8c

0800e8a4 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800e8a8:	4b08      	ldr	r3, [pc, #32]	@ (800e8cc <NvmDataMgmtStoreBegin+0x28>)
 800e8aa:	881b      	ldrh	r3, [r3, #0]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d102      	bne.n	800e8b6 <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800e8b0:	f06f 0301 	mvn.w	r3, #1
 800e8b4:	e008      	b.n	800e8c8 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800e8b6:	f004 fb03 	bl	8012ec0 <LoRaMacStop>
 800e8ba:	4603      	mov	r3, r0
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d002      	beq.n	800e8c6 <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800e8c0:	f06f 0302 	mvn.w	r3, #2
 800e8c4:	e000      	b.n	800e8c8 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800e8c6:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	bd80      	pop	{r7, pc}
 800e8cc:	20000b8c 	.word	0x20000b8c

0800e8d0 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800e8d4:	4b03      	ldr	r3, [pc, #12]	@ (800e8e4 <NvmDataMgmtStoreEnd+0x14>)
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800e8da:	f004 fae3 	bl	8012ea4 <LoRaMacStart>
    return NVM_DATA_OK;
 800e8de:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	bd80      	pop	{r7, pc}
 800e8e4:	20000b8c 	.word	0x20000b8c

0800e8e8 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800e8ec:	2220      	movs	r2, #32
 800e8ee:	2100      	movs	r1, #0
 800e8f0:	4802      	ldr	r0, [pc, #8]	@ (800e8fc <ClassBStatusReset+0x14>)
 800e8f2:	f00a f8bf 	bl	8018a74 <memset1>
}
 800e8f6:	bf00      	nop
 800e8f8:	bd80      	pop	{r7, pc}
 800e8fa:	bf00      	nop
 800e8fc:	20000ba4 	.word	0x20000ba4

0800e900 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800e900:	b480      	push	{r7}
 800e902:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800e904:	4b02      	ldr	r3, [pc, #8]	@ (800e910 <LmhpCompliancePackageFactory+0x10>)
}
 800e906:	4618      	mov	r0, r3
 800e908:	46bd      	mov	sp, r7
 800e90a:	bc80      	pop	{r7}
 800e90c:	4770      	bx	lr
 800e90e:	bf00      	nop
 800e910:	200000ec 	.word	0x200000ec

0800e914 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800e914:	b580      	push	{r7, lr}
 800e916:	b086      	sub	sp, #24
 800e918:	af02      	add	r7, sp, #8
 800e91a:	60f8      	str	r0, [r7, #12]
 800e91c:	60b9      	str	r1, [r7, #8]
 800e91e:	4613      	mov	r3, r2
 800e920:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	2b00      	cmp	r3, #0
 800e926:	d018      	beq.n	800e95a <LmhpComplianceInit+0x46>
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d015      	beq.n	800e95a <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 800e92e:	4a19      	ldr	r2, [pc, #100]	@ (800e994 <LmhpComplianceInit+0x80>)
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800e934:	4a18      	ldr	r2, [pc, #96]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e936:	68bb      	ldr	r3, [r7, #8]
 800e938:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800e93a:	4a17      	ldr	r2, [pc, #92]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e93c:	79fb      	ldrb	r3, [r7, #7]
 800e93e:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800e940:	4b15      	ldr	r3, [pc, #84]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e942:	2201      	movs	r2, #1
 800e944:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800e946:	2300      	movs	r3, #0
 800e948:	9300      	str	r3, [sp, #0]
 800e94a:	4b14      	ldr	r3, [pc, #80]	@ (800e99c <LmhpComplianceInit+0x88>)
 800e94c:	2200      	movs	r2, #0
 800e94e:	f04f 31ff 	mov.w	r1, #4294967295
 800e952:	4813      	ldr	r0, [pc, #76]	@ (800e9a0 <LmhpComplianceInit+0x8c>)
 800e954:	f00e f902 	bl	801cb5c <UTIL_TIMER_Create>
 800e958:	e005      	b.n	800e966 <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800e95a:	4b0e      	ldr	r3, [pc, #56]	@ (800e994 <LmhpComplianceInit+0x80>)
 800e95c:	2200      	movs	r2, #0
 800e95e:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800e960:	4b0d      	ldr	r3, [pc, #52]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e962:	2200      	movs	r2, #0
 800e964:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800e966:	4b0c      	ldr	r3, [pc, #48]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e968:	2200      	movs	r2, #0
 800e96a:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800e96c:	f7ff ffbc 	bl	800e8e8 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800e970:	4b09      	ldr	r3, [pc, #36]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e972:	2200      	movs	r2, #0
 800e974:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800e976:	4b08      	ldr	r3, [pc, #32]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e978:	2200      	movs	r2, #0
 800e97a:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800e97c:	4b06      	ldr	r3, [pc, #24]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e97e:	2200      	movs	r2, #0
 800e980:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800e984:	4b04      	ldr	r3, [pc, #16]	@ (800e998 <LmhpComplianceInit+0x84>)
 800e986:	2200      	movs	r2, #0
 800e988:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800e98c:	bf00      	nop
 800e98e:	3710      	adds	r7, #16
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}
 800e994:	20000bc8 	.word	0x20000bc8
 800e998:	20000b90 	.word	0x20000b90
 800e99c:	0800f29d 	.word	0x0800f29d
 800e9a0:	20000bcc 	.word	0x20000bcc

0800e9a4 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800e9a4:	b480      	push	{r7}
 800e9a6:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800e9a8:	4b02      	ldr	r3, [pc, #8]	@ (800e9b4 <LmhpComplianceIsInitialized+0x10>)
 800e9aa:	781b      	ldrb	r3, [r3, #0]
}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bc80      	pop	{r7}
 800e9b2:	4770      	bx	lr
 800e9b4:	20000b90 	.word	0x20000b90

0800e9b8 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800e9b8:	b480      	push	{r7}
 800e9ba:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800e9bc:	4b02      	ldr	r3, [pc, #8]	@ (800e9c8 <LmhpComplianceIsTxPending+0x10>)
 800e9be:	785b      	ldrb	r3, [r3, #1]
}
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	bc80      	pop	{r7}
 800e9c6:	4770      	bx	lr
 800e9c8:	20000b90 	.word	0x20000b90

0800e9cc <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800e9cc:	b590      	push	{r4, r7, lr}
 800e9ce:	b085      	sub	sp, #20
 800e9d0:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800e9d2:	4b33      	ldr	r3, [pc, #204]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800e9d4:	785b      	ldrb	r3, [r3, #1]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d03e      	beq.n	800ea58 <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800e9da:	f00e fa7d 	bl	801ced8 <UTIL_TIMER_GetCurrentTime>
 800e9de:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800e9e0:	4b2f      	ldr	r3, [pc, #188]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800e9e2:	685c      	ldr	r4, [r3, #4]
 800e9e4:	f7ff f8ba 	bl	800db5c <LmHandlerGetDutyCycleWaitTime>
 800e9e8:	4603      	mov	r3, r0
 800e9ea:	4423      	add	r3, r4
 800e9ec:	68fa      	ldr	r2, [r7, #12]
 800e9ee:	429a      	cmp	r2, r3
 800e9f0:	d941      	bls.n	800ea76 <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800e9f2:	4b2b      	ldr	r3, [pc, #172]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800e9f4:	7a9b      	ldrb	r3, [r3, #10]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d03d      	beq.n	800ea76 <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 800e9fa:	23e0      	movs	r3, #224	@ 0xe0
 800e9fc:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800e9fe:	4b28      	ldr	r3, [pc, #160]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea00:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 800ea02:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800ea04:	4b26      	ldr	r3, [pc, #152]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea06:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 800ea08:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800ea0a:	23ff      	movs	r3, #255	@ 0xff
 800ea0c:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800ea0e:	4b24      	ldr	r3, [pc, #144]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea10:	7a19      	ldrb	r1, [r3, #8]
 800ea12:	463b      	mov	r3, r7
 800ea14:	2201      	movs	r2, #1
 800ea16:	4618      	mov	r0, r3
 800ea18:	f7ff f968 	bl	800dcec <LmHandlerSend>
 800ea1c:	4603      	mov	r3, r0
 800ea1e:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 800ea20:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d004      	beq.n	800ea32 <LmhpComplianceProcess+0x66>
 800ea28:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ea2c:	f113 0f07 	cmn.w	r3, #7
 800ea30:	d106      	bne.n	800ea40 <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 800ea32:	4b1b      	ldr	r3, [pc, #108]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea34:	2200      	movs	r2, #0
 800ea36:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800ea38:	4b19      	ldr	r3, [pc, #100]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea3a:	2200      	movs	r2, #0
 800ea3c:	729a      	strb	r2, [r3, #10]
 800ea3e:	e007      	b.n	800ea50 <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 800ea40:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800ea44:	4817      	ldr	r0, [pc, #92]	@ (800eaa4 <LmhpComplianceProcess+0xd8>)
 800ea46:	f00e f99d 	bl	801cd84 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 800ea4a:	4816      	ldr	r0, [pc, #88]	@ (800eaa4 <LmhpComplianceProcess+0xd8>)
 800ea4c:	f00e f8bc 	bl	801cbc8 <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 800ea50:	4a13      	ldr	r2, [pc, #76]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	6053      	str	r3, [r2, #4]
 800ea56:	e00e      	b.n	800ea76 <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800ea58:	4b11      	ldr	r3, [pc, #68]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d009      	beq.n	800ea76 <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800ea62:	4b0f      	ldr	r3, [pc, #60]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea64:	2200      	movs	r2, #0
 800ea66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800ea6a:	4b0d      	ldr	r3, [pc, #52]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea6c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800ea70:	4618      	mov	r0, r3
 800ea72:	f7ff fa31 	bl	800ded8 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800ea76:	4b0a      	ldr	r3, [pc, #40]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea78:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d00a      	beq.n	800ea96 <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800ea80:	4b07      	ldr	r3, [pc, #28]	@ (800eaa0 <LmhpComplianceProcess+0xd4>)
 800ea82:	2200      	movs	r2, #0
 800ea84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 800ea88:	4b07      	ldr	r3, [pc, #28]	@ (800eaa8 <LmhpComplianceProcess+0xdc>)
 800ea8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d002      	beq.n	800ea96 <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 800ea90:	4b05      	ldr	r3, [pc, #20]	@ (800eaa8 <LmhpComplianceProcess+0xdc>)
 800ea92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ea94:	4798      	blx	r3
        }
    }
}
 800ea96:	bf00      	nop
 800ea98:	3714      	adds	r7, #20
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bd90      	pop	{r4, r7, pc}
 800ea9e:	bf00      	nop
 800eaa0:	20000b90 	.word	0x20000b90
 800eaa4:	20000bcc 	.word	0x20000bcc
 800eaa8:	200000ec 	.word	0x200000ec

0800eaac <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800eaac:	b5b0      	push	{r4, r5, r7, lr}
 800eaae:	b0a4      	sub	sp, #144	@ 0x90
 800eab0:	af00      	add	r7, sp, #0
 800eab2:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800eab4:	2300      	movs	r3, #0
 800eab6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800eaba:	4bd0      	ldr	r3, [pc, #832]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800eabc:	781b      	ldrb	r3, [r3, #0]
 800eabe:	f083 0301 	eor.w	r3, r3, #1
 800eac2:	b2db      	uxtb	r3, r3
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	f040 83bf 	bne.w	800f248 <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	78db      	ldrb	r3, [r3, #3]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d103      	bne.n	800eada <LmhpComplianceOnMcpsIndication+0x2e>
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	7b9b      	ldrb	r3, [r3, #14]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d005      	beq.n	800eae6 <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800eada:	4bc8      	ldr	r3, [pc, #800]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800eadc:	8a1b      	ldrh	r3, [r3, #16]
 800eade:	3301      	adds	r3, #1
 800eae0:	b29a      	uxth	r2, r3
 800eae2:	4bc6      	ldr	r3, [pc, #792]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800eae4:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	7b5b      	ldrb	r3, [r3, #13]
 800eaea:	f083 0301 	eor.w	r3, r3, #1
 800eaee:	b2db      	uxtb	r3, r3
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	f040 83ab 	bne.w	800f24c <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	78db      	ldrb	r3, [r3, #3]
 800eafa:	2be0      	cmp	r3, #224	@ 0xe0
 800eafc:	f040 83a8 	bne.w	800f250 <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800eb00:	4bbe      	ldr	r3, [pc, #760]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800eb02:	2200      	movs	r2, #0
 800eb04:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	689a      	ldr	r2, [r3, #8]
 800eb0a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eb0e:	1c59      	adds	r1, r3, #1
 800eb10:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800eb14:	4413      	add	r3, r2
 800eb16:	781b      	ldrb	r3, [r3, #0]
 800eb18:	2b7f      	cmp	r3, #127	@ 0x7f
 800eb1a:	f200 8372 	bhi.w	800f202 <LmhpComplianceOnMcpsIndication+0x756>
 800eb1e:	a201      	add	r2, pc, #4	@ (adr r2, 800eb24 <LmhpComplianceOnMcpsIndication+0x78>)
 800eb20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb24:	0800ed25 	.word	0x0800ed25
 800eb28:	0800ed69 	.word	0x0800ed69
 800eb2c:	0800ed73 	.word	0x0800ed73
 800eb30:	0800ed89 	.word	0x0800ed89
 800eb34:	0800edab 	.word	0x0800edab
 800eb38:	0800edd9 	.word	0x0800edd9
 800eb3c:	0800ee05 	.word	0x0800ee05
 800eb40:	0800ee63 	.word	0x0800ee63
 800eb44:	0800eebb 	.word	0x0800eebb
 800eb48:	0800ef27 	.word	0x0800ef27
 800eb4c:	0800ef77 	.word	0x0800ef77
 800eb50:	0800f203 	.word	0x0800f203
 800eb54:	0800f203 	.word	0x0800f203
 800eb58:	0800f203 	.word	0x0800f203
 800eb5c:	0800f203 	.word	0x0800f203
 800eb60:	0800f203 	.word	0x0800f203
 800eb64:	0800f203 	.word	0x0800f203
 800eb68:	0800f203 	.word	0x0800f203
 800eb6c:	0800f203 	.word	0x0800f203
 800eb70:	0800f203 	.word	0x0800f203
 800eb74:	0800f203 	.word	0x0800f203
 800eb78:	0800f203 	.word	0x0800f203
 800eb7c:	0800f203 	.word	0x0800f203
 800eb80:	0800f203 	.word	0x0800f203
 800eb84:	0800f203 	.word	0x0800f203
 800eb88:	0800f203 	.word	0x0800f203
 800eb8c:	0800f203 	.word	0x0800f203
 800eb90:	0800f203 	.word	0x0800f203
 800eb94:	0800f203 	.word	0x0800f203
 800eb98:	0800f203 	.word	0x0800f203
 800eb9c:	0800f203 	.word	0x0800f203
 800eba0:	0800f203 	.word	0x0800f203
 800eba4:	0800ef7f 	.word	0x0800ef7f
 800eba8:	0800ef91 	.word	0x0800ef91
 800ebac:	0800ef99 	.word	0x0800ef99
 800ebb0:	0800f203 	.word	0x0800f203
 800ebb4:	0800f203 	.word	0x0800f203
 800ebb8:	0800f203 	.word	0x0800f203
 800ebbc:	0800f203 	.word	0x0800f203
 800ebc0:	0800f203 	.word	0x0800f203
 800ebc4:	0800f203 	.word	0x0800f203
 800ebc8:	0800f203 	.word	0x0800f203
 800ebcc:	0800f203 	.word	0x0800f203
 800ebd0:	0800f203 	.word	0x0800f203
 800ebd4:	0800f203 	.word	0x0800f203
 800ebd8:	0800f203 	.word	0x0800f203
 800ebdc:	0800f203 	.word	0x0800f203
 800ebe0:	0800f203 	.word	0x0800f203
 800ebe4:	0800f203 	.word	0x0800f203
 800ebe8:	0800f203 	.word	0x0800f203
 800ebec:	0800f203 	.word	0x0800f203
 800ebf0:	0800f203 	.word	0x0800f203
 800ebf4:	0800f203 	.word	0x0800f203
 800ebf8:	0800f203 	.word	0x0800f203
 800ebfc:	0800f203 	.word	0x0800f203
 800ec00:	0800f203 	.word	0x0800f203
 800ec04:	0800f203 	.word	0x0800f203
 800ec08:	0800f203 	.word	0x0800f203
 800ec0c:	0800f203 	.word	0x0800f203
 800ec10:	0800f203 	.word	0x0800f203
 800ec14:	0800f203 	.word	0x0800f203
 800ec18:	0800f203 	.word	0x0800f203
 800ec1c:	0800f203 	.word	0x0800f203
 800ec20:	0800f203 	.word	0x0800f203
 800ec24:	0800f203 	.word	0x0800f203
 800ec28:	0800f203 	.word	0x0800f203
 800ec2c:	0800f203 	.word	0x0800f203
 800ec30:	0800f203 	.word	0x0800f203
 800ec34:	0800f203 	.word	0x0800f203
 800ec38:	0800f203 	.word	0x0800f203
 800ec3c:	0800f203 	.word	0x0800f203
 800ec40:	0800f203 	.word	0x0800f203
 800ec44:	0800f203 	.word	0x0800f203
 800ec48:	0800f203 	.word	0x0800f203
 800ec4c:	0800f203 	.word	0x0800f203
 800ec50:	0800f203 	.word	0x0800f203
 800ec54:	0800f203 	.word	0x0800f203
 800ec58:	0800f203 	.word	0x0800f203
 800ec5c:	0800f203 	.word	0x0800f203
 800ec60:	0800f203 	.word	0x0800f203
 800ec64:	0800f203 	.word	0x0800f203
 800ec68:	0800f203 	.word	0x0800f203
 800ec6c:	0800f203 	.word	0x0800f203
 800ec70:	0800f203 	.word	0x0800f203
 800ec74:	0800f203 	.word	0x0800f203
 800ec78:	0800f203 	.word	0x0800f203
 800ec7c:	0800f203 	.word	0x0800f203
 800ec80:	0800f203 	.word	0x0800f203
 800ec84:	0800f203 	.word	0x0800f203
 800ec88:	0800f203 	.word	0x0800f203
 800ec8c:	0800f203 	.word	0x0800f203
 800ec90:	0800f203 	.word	0x0800f203
 800ec94:	0800f203 	.word	0x0800f203
 800ec98:	0800f203 	.word	0x0800f203
 800ec9c:	0800f203 	.word	0x0800f203
 800eca0:	0800f203 	.word	0x0800f203
 800eca4:	0800f203 	.word	0x0800f203
 800eca8:	0800f203 	.word	0x0800f203
 800ecac:	0800f203 	.word	0x0800f203
 800ecb0:	0800f203 	.word	0x0800f203
 800ecb4:	0800f203 	.word	0x0800f203
 800ecb8:	0800f203 	.word	0x0800f203
 800ecbc:	0800f203 	.word	0x0800f203
 800ecc0:	0800f203 	.word	0x0800f203
 800ecc4:	0800f203 	.word	0x0800f203
 800ecc8:	0800f203 	.word	0x0800f203
 800eccc:	0800f203 	.word	0x0800f203
 800ecd0:	0800f203 	.word	0x0800f203
 800ecd4:	0800f203 	.word	0x0800f203
 800ecd8:	0800f203 	.word	0x0800f203
 800ecdc:	0800f203 	.word	0x0800f203
 800ece0:	0800f203 	.word	0x0800f203
 800ece4:	0800f203 	.word	0x0800f203
 800ece8:	0800f203 	.word	0x0800f203
 800ecec:	0800f203 	.word	0x0800f203
 800ecf0:	0800f203 	.word	0x0800f203
 800ecf4:	0800f203 	.word	0x0800f203
 800ecf8:	0800f203 	.word	0x0800f203
 800ecfc:	0800f203 	.word	0x0800f203
 800ed00:	0800f203 	.word	0x0800f203
 800ed04:	0800f203 	.word	0x0800f203
 800ed08:	0800f203 	.word	0x0800f203
 800ed0c:	0800f203 	.word	0x0800f203
 800ed10:	0800f203 	.word	0x0800f203
 800ed14:	0800f203 	.word	0x0800f203
 800ed18:	0800efcb 	.word	0x0800efcb
 800ed1c:	0800f07d 	.word	0x0800f07d
 800ed20:	0800f0ad 	.word	0x0800f0ad
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800ed24:	4b35      	ldr	r3, [pc, #212]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed26:	68da      	ldr	r2, [r3, #12]
 800ed28:	4b34      	ldr	r3, [pc, #208]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed2a:	7a9b      	ldrb	r3, [r3, #10]
 800ed2c:	1c59      	adds	r1, r3, #1
 800ed2e:	b2c8      	uxtb	r0, r1
 800ed30:	4932      	ldr	r1, [pc, #200]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed32:	7288      	strb	r0, [r1, #10]
 800ed34:	4413      	add	r3, r2
 800ed36:	2200      	movs	r2, #0
 800ed38:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800ed3a:	4b30      	ldr	r3, [pc, #192]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed3c:	68da      	ldr	r2, [r3, #12]
 800ed3e:	4b2f      	ldr	r3, [pc, #188]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed40:	7a9b      	ldrb	r3, [r3, #10]
 800ed42:	1c59      	adds	r1, r3, #1
 800ed44:	b2c8      	uxtb	r0, r1
 800ed46:	492d      	ldr	r1, [pc, #180]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed48:	7288      	strb	r0, [r1, #10]
 800ed4a:	4413      	add	r3, r2
 800ed4c:	2206      	movs	r2, #6
 800ed4e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800ed50:	4b2a      	ldr	r3, [pc, #168]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed52:	68da      	ldr	r2, [r3, #12]
 800ed54:	4b29      	ldr	r3, [pc, #164]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed56:	7a9b      	ldrb	r3, [r3, #10]
 800ed58:	1c59      	adds	r1, r3, #1
 800ed5a:	b2c8      	uxtb	r0, r1
 800ed5c:	4927      	ldr	r1, [pc, #156]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed5e:	7288      	strb	r0, [r1, #10]
 800ed60:	4413      	add	r3, r2
 800ed62:	2201      	movs	r2, #1
 800ed64:	701a      	strb	r2, [r3, #0]
                break;
 800ed66:	e257      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 800ed68:	4b24      	ldr	r3, [pc, #144]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed6a:	2201      	movs	r2, #1
 800ed6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800ed70:	e252      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 800ed72:	4b23      	ldr	r3, [pc, #140]	@ (800ee00 <LmhpComplianceOnMcpsIndication+0x354>)
 800ed74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	f000 8245 	beq.w	800f206 <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800ed7c:	4b20      	ldr	r3, [pc, #128]	@ (800ee00 <LmhpComplianceOnMcpsIndication+0x354>)
 800ed7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed80:	2101      	movs	r1, #1
 800ed82:	2002      	movs	r0, #2
 800ed84:	4798      	blx	r3
                }
                break;
 800ed86:	e23e      	b.n	800f206 <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	689a      	ldr	r2, [r3, #8]
 800ed8c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ed90:	1c59      	adds	r1, r3, #1
 800ed92:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ed96:	4413      	add	r3, r2
 800ed98:	781a      	ldrb	r2, [r3, #0]
 800ed9a:	4b18      	ldr	r3, [pc, #96]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800ed9c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 800eda0:	4b16      	ldr	r3, [pc, #88]	@ (800edfc <LmhpComplianceOnMcpsIndication+0x350>)
 800eda2:	2201      	movs	r2, #1
 800eda4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                break;
 800eda8:	e236      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 800edaa:	2304      	movs	r3, #4
 800edac:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	689a      	ldr	r2, [r3, #8]
 800edb2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800edb6:	1c59      	adds	r1, r3, #1
 800edb8:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800edbc:	4413      	add	r3, r2
 800edbe:	781b      	ldrb	r3, [r3, #0]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	bf14      	ite	ne
 800edc4:	2301      	movne	r3, #1
 800edc6:	2300      	moveq	r3, #0
 800edc8:	b2db      	uxtb	r3, r3
 800edca:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 800edcc:	f107 0308 	add.w	r3, r7, #8
 800edd0:	4618      	mov	r0, r3
 800edd2:	f004 fb3d 	bl	8013450 <LoRaMacMibSetRequestConfirm>
                break;
 800edd6:	e21f      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	689a      	ldr	r2, [r3, #8]
 800eddc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ede0:	1c59      	adds	r1, r3, #1
 800ede2:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ede6:	4413      	add	r3, r2
 800ede8:	781b      	ldrb	r3, [r3, #0]
 800edea:	2b00      	cmp	r3, #0
 800edec:	bf14      	ite	ne
 800edee:	2301      	movne	r3, #1
 800edf0:	2300      	moveq	r3, #0
 800edf2:	b2db      	uxtb	r3, r3
 800edf4:	4618      	mov	r0, r3
 800edf6:	f005 fa09 	bl	801420c <LoRaMacTestSetDutyCycleOn>
                break;
 800edfa:	e20d      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
 800edfc:	20000b90 	.word	0x20000b90
 800ee00:	200000ec 	.word	0x200000ec
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800ee04:	4ba5      	ldr	r3, [pc, #660]	@ (800f09c <LmhpComplianceOnMcpsIndication+0x5f0>)
 800ee06:	f107 0408 	add.w	r4, r7, #8
 800ee0a:	461d      	mov	r5, r3
 800ee0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ee0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ee10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ee12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ee14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ee18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	689a      	ldr	r2, [r3, #8]
 800ee20:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ee24:	1c59      	adds	r1, r3, #1
 800ee26:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ee2a:	4413      	add	r3, r2
 800ee2c:	781b      	ldrb	r3, [r3, #0]
 800ee2e:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800ee32:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800ee36:	2b0a      	cmp	r3, #10
 800ee38:	f200 81e7 	bhi.w	800f20a <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800ee3c:	4b98      	ldr	r3, [pc, #608]	@ (800f0a0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	685b      	ldr	r3, [r3, #4]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	f000 81e1 	beq.w	800f20a <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800ee48:	4b95      	ldr	r3, [pc, #596]	@ (800f0a0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	685a      	ldr	r2, [r3, #4]
 800ee4e:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800ee52:	009b      	lsls	r3, r3, #2
 800ee54:	3390      	adds	r3, #144	@ 0x90
 800ee56:	443b      	add	r3, r7
 800ee58:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	4790      	blx	r2
                    }
                }
                break;
 800ee60:	e1d3      	b.n	800f20a <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	689a      	ldr	r2, [r3, #8]
 800ee66:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ee6a:	1c59      	adds	r1, r3, #1
 800ee6c:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ee70:	4413      	add	r3, r2
 800ee72:	781b      	ldrb	r3, [r3, #0]
 800ee74:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 800ee78:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ee7c:	2b01      	cmp	r3, #1
 800ee7e:	d004      	beq.n	800ee8a <LmhpComplianceOnMcpsIndication+0x3de>
 800ee80:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ee84:	2b02      	cmp	r3, #2
 800ee86:	f040 81c2 	bne.w	800f20e <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800ee8a:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ee8e:	2b01      	cmp	r3, #1
 800ee90:	bf14      	ite	ne
 800ee92:	2301      	movne	r3, #1
 800ee94:	2300      	moveq	r3, #0
 800ee96:	b2db      	uxtb	r3, r3
 800ee98:	461a      	mov	r2, r3
 800ee9a:	4b82      	ldr	r3, [pc, #520]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ee9c:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800ee9e:	4b80      	ldr	r3, [pc, #512]	@ (800f0a0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	689b      	ldr	r3, [r3, #8]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	f000 81b2 	beq.w	800f20e <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800eeaa:	4b7d      	ldr	r3, [pc, #500]	@ (800f0a0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	689b      	ldr	r3, [r3, #8]
 800eeb0:	4a7c      	ldr	r2, [pc, #496]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eeb2:	7a12      	ldrb	r2, [r2, #8]
 800eeb4:	4610      	mov	r0, r2
 800eeb6:	4798      	blx	r3
                    }
                }
                break;
 800eeb8:	e1a9      	b.n	800f20e <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800eeba:	4b7a      	ldr	r3, [pc, #488]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eebc:	68da      	ldr	r2, [r3, #12]
 800eebe:	4b79      	ldr	r3, [pc, #484]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eec0:	7a9b      	ldrb	r3, [r3, #10]
 800eec2:	1c59      	adds	r1, r3, #1
 800eec4:	b2c8      	uxtb	r0, r1
 800eec6:	4977      	ldr	r1, [pc, #476]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eec8:	7288      	strb	r0, [r1, #10]
 800eeca:	4413      	add	r3, r2
 800eecc:	2208      	movs	r2, #8
 800eece:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800eed0:	2301      	movs	r3, #1
 800eed2:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800eed6:	e019      	b.n	800ef0c <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	689a      	ldr	r2, [r3, #8]
 800eedc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eee0:	1c59      	adds	r1, r3, #1
 800eee2:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800eee6:	4413      	add	r3, r2
 800eee8:	781a      	ldrb	r2, [r3, #0]
 800eeea:	4b6e      	ldr	r3, [pc, #440]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eeec:	68d9      	ldr	r1, [r3, #12]
 800eeee:	4b6d      	ldr	r3, [pc, #436]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eef0:	7a9b      	ldrb	r3, [r3, #10]
 800eef2:	1c58      	adds	r0, r3, #1
 800eef4:	b2c4      	uxtb	r4, r0
 800eef6:	486b      	ldr	r0, [pc, #428]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eef8:	7284      	strb	r4, [r0, #10]
 800eefa:	440b      	add	r3, r1
 800eefc:	3201      	adds	r2, #1
 800eefe:	b2d2      	uxtb	r2, r2
 800ef00:	701a      	strb	r2, [r3, #0]
                     i++ )
 800ef02:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800ef06:	3301      	adds	r3, #1
 800ef08:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800ef0c:	4b65      	ldr	r3, [pc, #404]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef0e:	7a5a      	ldrb	r2, [r3, #9]
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	7b1b      	ldrb	r3, [r3, #12]
 800ef14:	4293      	cmp	r3, r2
 800ef16:	bf28      	it	cs
 800ef18:	4613      	movcs	r3, r2
 800ef1a:	b2db      	uxtb	r3, r3
 800ef1c:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800ef20:	429a      	cmp	r2, r3
 800ef22:	d3d9      	bcc.n	800eed8 <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 800ef24:	e178      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800ef26:	4b5f      	ldr	r3, [pc, #380]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef28:	68da      	ldr	r2, [r3, #12]
 800ef2a:	4b5e      	ldr	r3, [pc, #376]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef2c:	7a9b      	ldrb	r3, [r3, #10]
 800ef2e:	1c59      	adds	r1, r3, #1
 800ef30:	b2c8      	uxtb	r0, r1
 800ef32:	495c      	ldr	r1, [pc, #368]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef34:	7288      	strb	r0, [r1, #10]
 800ef36:	4413      	add	r3, r2
 800ef38:	2209      	movs	r2, #9
 800ef3a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800ef3c:	4b59      	ldr	r3, [pc, #356]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef3e:	8a18      	ldrh	r0, [r3, #16]
 800ef40:	4b58      	ldr	r3, [pc, #352]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef42:	68da      	ldr	r2, [r3, #12]
 800ef44:	4b57      	ldr	r3, [pc, #348]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef46:	7a9b      	ldrb	r3, [r3, #10]
 800ef48:	1c59      	adds	r1, r3, #1
 800ef4a:	b2cc      	uxtb	r4, r1
 800ef4c:	4955      	ldr	r1, [pc, #340]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef4e:	728c      	strb	r4, [r1, #10]
 800ef50:	4413      	add	r3, r2
 800ef52:	b2c2      	uxtb	r2, r0
 800ef54:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800ef56:	4b53      	ldr	r3, [pc, #332]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef58:	8a1b      	ldrh	r3, [r3, #16]
 800ef5a:	0a1b      	lsrs	r3, r3, #8
 800ef5c:	b298      	uxth	r0, r3
 800ef5e:	4b51      	ldr	r3, [pc, #324]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef60:	68da      	ldr	r2, [r3, #12]
 800ef62:	4b50      	ldr	r3, [pc, #320]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef64:	7a9b      	ldrb	r3, [r3, #10]
 800ef66:	1c59      	adds	r1, r3, #1
 800ef68:	b2cc      	uxtb	r4, r1
 800ef6a:	494e      	ldr	r1, [pc, #312]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef6c:	728c      	strb	r4, [r1, #10]
 800ef6e:	4413      	add	r3, r2
 800ef70:	b2c2      	uxtb	r2, r0
 800ef72:	701a      	strb	r2, [r3, #0]
                break;
 800ef74:	e150      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 800ef76:	4b4b      	ldr	r3, [pc, #300]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef78:	2200      	movs	r2, #0
 800ef7a:	821a      	strh	r2, [r3, #16]
                break;
 800ef7c:	e14c      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 800ef7e:	2305      	movs	r3, #5
 800ef80:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 800ef84:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800ef88:	4618      	mov	r0, r3
 800ef8a:	f004 fe63 	bl	8013c54 <LoRaMacMlmeRequest>
                break;
 800ef8e:	e143      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 800ef90:	4b45      	ldr	r3, [pc, #276]	@ (800f0a8 <LmhpComplianceOnMcpsIndication+0x5fc>)
 800ef92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef94:	4798      	blx	r3
                break;
 800ef96:	e13f      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	689a      	ldr	r2, [r3, #8]
 800ef9c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800efa0:	1c59      	adds	r1, r3, #1
 800efa2:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800efa6:	4413      	add	r3, r2
 800efa8:	781a      	ldrb	r2, [r3, #0]
 800efaa:	4b3e      	ldr	r3, [pc, #248]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efac:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800efae:	4b3c      	ldr	r3, [pc, #240]	@ (800f0a0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	68db      	ldr	r3, [r3, #12]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	f000 812c 	beq.w	800f212 <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800efba:	4b39      	ldr	r3, [pc, #228]	@ (800f0a0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	68db      	ldr	r3, [r3, #12]
 800efc0:	4a38      	ldr	r2, [pc, #224]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efc2:	7d52      	ldrb	r2, [r2, #21]
 800efc4:	4610      	mov	r0, r2
 800efc6:	4798      	blx	r3
                }
                break;
 800efc8:	e123      	b.n	800f212 <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	7b1b      	ldrb	r3, [r3, #12]
 800efce:	2b07      	cmp	r3, #7
 800efd0:	f040 8121 	bne.w	800f216 <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 800efd4:	2306      	movs	r3, #6
 800efd6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	689a      	ldr	r2, [r3, #8]
 800efde:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800efe2:	4413      	add	r3, r2
 800efe4:	781b      	ldrb	r3, [r3, #0]
 800efe6:	b21a      	sxth	r2, r3
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	6899      	ldr	r1, [r3, #8]
 800efec:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eff0:	3301      	adds	r3, #1
 800eff2:	440b      	add	r3, r1
 800eff4:	781b      	ldrb	r3, [r3, #0]
 800eff6:	b21b      	sxth	r3, r3
 800eff8:	021b      	lsls	r3, r3, #8
 800effa:	b21b      	sxth	r3, r3
 800effc:	4313      	orrs	r3, r2
 800effe:	b21b      	sxth	r3, r3
 800f000:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 800f002:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    cmdIndex += 2;
 800f006:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f00a:	3302      	adds	r3, #2
 800f00c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	689a      	ldr	r2, [r3, #8]
 800f014:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f018:	4413      	add	r3, r2
 800f01a:	781b      	ldrb	r3, [r3, #0]
 800f01c:	4619      	mov	r1, r3
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	689a      	ldr	r2, [r3, #8]
 800f022:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f026:	3301      	adds	r3, #1
 800f028:	4413      	add	r3, r2
 800f02a:	781b      	ldrb	r3, [r3, #0]
 800f02c:	021b      	lsls	r3, r3, #8
 800f02e:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	6899      	ldr	r1, [r3, #8]
 800f036:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f03a:	3302      	adds	r3, #2
 800f03c:	440b      	add	r3, r1
 800f03e:	781b      	ldrb	r3, [r3, #0]
 800f040:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800f042:	4313      	orrs	r3, r2
 800f044:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800f046:	2364      	movs	r3, #100	@ 0x64
 800f048:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 800f04c:	647b      	str	r3, [r7, #68]	@ 0x44
                        100;
                    cmdIndex += 3;
 800f04e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f052:	3303      	adds	r3, #3
 800f054:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	689a      	ldr	r2, [r3, #8]
 800f05c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f060:	1c59      	adds	r1, r3, #1
 800f062:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f066:	4413      	add	r3, r2
 800f068:	781b      	ldrb	r3, [r3, #0]
 800f06a:	b25b      	sxtb	r3, r3
 800f06c:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800f070:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f074:	4618      	mov	r0, r3
 800f076:	f004 fded 	bl	8013c54 <LoRaMacMlmeRequest>
                }
                break;
 800f07a:	e0cc      	b.n	800f216 <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800f07c:	233b      	movs	r3, #59	@ 0x3b
 800f07e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                mibReq.Param.IsCertPortOn = false;
 800f082:	2300      	movs	r3, #0
 800f084:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 800f088:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800f08c:	4618      	mov	r0, r3
 800f08e:	f004 f9df 	bl	8013450 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 800f092:	4b04      	ldr	r3, [pc, #16]	@ (800f0a4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f094:	2201      	movs	r2, #1
 800f096:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800f09a:	e0bd      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
 800f09c:	08020d84 	.word	0x08020d84
 800f0a0:	20000bc8 	.word	0x20000bc8
 800f0a4:	20000b90 	.word	0x20000b90
 800f0a8:	200000ec 	.word	0x200000ec
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 800f0ac:	232a      	movs	r3, #42	@ 0x2a
 800f0ae:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 800f0b0:	f107 0308 	add.w	r3, r7, #8
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	f003 fff3 	bl	80130a0 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	63bb      	str	r3, [r7, #56]	@ 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800f0be:	693b      	ldr	r3, [r7, #16]
 800f0c0:	637b      	str	r3, [r7, #52]	@ 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800f0c2:	4b65      	ldr	r3, [pc, #404]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0c4:	68da      	ldr	r2, [r3, #12]
 800f0c6:	4b64      	ldr	r3, [pc, #400]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0c8:	7a9b      	ldrb	r3, [r3, #10]
 800f0ca:	1c59      	adds	r1, r3, #1
 800f0cc:	b2c8      	uxtb	r0, r1
 800f0ce:	4962      	ldr	r1, [pc, #392]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0d0:	7288      	strb	r0, [r1, #10]
 800f0d2:	4413      	add	r3, r2
 800f0d4:	227f      	movs	r2, #127	@ 0x7f
 800f0d6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800f0d8:	4b60      	ldr	r3, [pc, #384]	@ (800f25c <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f0da:	681a      	ldr	r2, [r3, #0]
 800f0dc:	4b5e      	ldr	r3, [pc, #376]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0de:	68d9      	ldr	r1, [r3, #12]
 800f0e0:	4b5d      	ldr	r3, [pc, #372]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0e2:	7a9b      	ldrb	r3, [r3, #10]
 800f0e4:	1c58      	adds	r0, r3, #1
 800f0e6:	b2c4      	uxtb	r4, r0
 800f0e8:	485b      	ldr	r0, [pc, #364]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0ea:	7284      	strb	r4, [r0, #10]
 800f0ec:	440b      	add	r3, r1
 800f0ee:	78d2      	ldrb	r2, [r2, #3]
 800f0f0:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800f0f2:	4b5a      	ldr	r3, [pc, #360]	@ (800f25c <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f0f4:	681a      	ldr	r2, [r3, #0]
 800f0f6:	4b58      	ldr	r3, [pc, #352]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0f8:	68d9      	ldr	r1, [r3, #12]
 800f0fa:	4b57      	ldr	r3, [pc, #348]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f0fc:	7a9b      	ldrb	r3, [r3, #10]
 800f0fe:	1c58      	adds	r0, r3, #1
 800f100:	b2c4      	uxtb	r4, r0
 800f102:	4855      	ldr	r0, [pc, #340]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f104:	7284      	strb	r4, [r0, #10]
 800f106:	440b      	add	r3, r1
 800f108:	7892      	ldrb	r2, [r2, #2]
 800f10a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800f10c:	4b53      	ldr	r3, [pc, #332]	@ (800f25c <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f10e:	681a      	ldr	r2, [r3, #0]
 800f110:	4b51      	ldr	r3, [pc, #324]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f112:	68d9      	ldr	r1, [r3, #12]
 800f114:	4b50      	ldr	r3, [pc, #320]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f116:	7a9b      	ldrb	r3, [r3, #10]
 800f118:	1c58      	adds	r0, r3, #1
 800f11a:	b2c4      	uxtb	r4, r0
 800f11c:	484e      	ldr	r0, [pc, #312]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f11e:	7284      	strb	r4, [r0, #10]
 800f120:	440b      	add	r3, r1
 800f122:	7852      	ldrb	r2, [r2, #1]
 800f124:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800f126:	4b4d      	ldr	r3, [pc, #308]	@ (800f25c <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f128:	681a      	ldr	r2, [r3, #0]
 800f12a:	4b4b      	ldr	r3, [pc, #300]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f12c:	68d9      	ldr	r1, [r3, #12]
 800f12e:	4b4a      	ldr	r3, [pc, #296]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f130:	7a9b      	ldrb	r3, [r3, #10]
 800f132:	1c58      	adds	r0, r3, #1
 800f134:	b2c4      	uxtb	r4, r0
 800f136:	4848      	ldr	r0, [pc, #288]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f138:	7284      	strb	r4, [r0, #10]
 800f13a:	440b      	add	r3, r1
 800f13c:	7812      	ldrb	r2, [r2, #0]
 800f13e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800f140:	4b45      	ldr	r3, [pc, #276]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f142:	68da      	ldr	r2, [r3, #12]
 800f144:	4b44      	ldr	r3, [pc, #272]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f146:	7a9b      	ldrb	r3, [r3, #10]
 800f148:	1c59      	adds	r1, r3, #1
 800f14a:	b2c8      	uxtb	r0, r1
 800f14c:	4942      	ldr	r1, [pc, #264]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f14e:	7288      	strb	r0, [r1, #10]
 800f150:	4413      	add	r3, r2
 800f152:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800f156:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800f158:	4b3f      	ldr	r3, [pc, #252]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f15a:	68da      	ldr	r2, [r3, #12]
 800f15c:	4b3e      	ldr	r3, [pc, #248]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f15e:	7a9b      	ldrb	r3, [r3, #10]
 800f160:	1c59      	adds	r1, r3, #1
 800f162:	b2c8      	uxtb	r0, r1
 800f164:	493c      	ldr	r1, [pc, #240]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f166:	7288      	strb	r0, [r1, #10]
 800f168:	4413      	add	r3, r2
 800f16a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800f16e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800f170:	4b39      	ldr	r3, [pc, #228]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f172:	68da      	ldr	r2, [r3, #12]
 800f174:	4b38      	ldr	r3, [pc, #224]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f176:	7a9b      	ldrb	r3, [r3, #10]
 800f178:	1c59      	adds	r1, r3, #1
 800f17a:	b2c8      	uxtb	r0, r1
 800f17c:	4936      	ldr	r1, [pc, #216]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f17e:	7288      	strb	r0, [r1, #10]
 800f180:	4413      	add	r3, r2
 800f182:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800f186:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800f188:	4b33      	ldr	r3, [pc, #204]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f18a:	68da      	ldr	r2, [r3, #12]
 800f18c:	4b32      	ldr	r3, [pc, #200]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f18e:	7a9b      	ldrb	r3, [r3, #10]
 800f190:	1c59      	adds	r1, r3, #1
 800f192:	b2c8      	uxtb	r0, r1
 800f194:	4930      	ldr	r1, [pc, #192]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f196:	7288      	strb	r0, [r1, #10]
 800f198:	4413      	add	r3, r2
 800f19a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f19e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800f1a0:	4b2d      	ldr	r3, [pc, #180]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1a2:	68da      	ldr	r2, [r3, #12]
 800f1a4:	4b2c      	ldr	r3, [pc, #176]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1a6:	7a9b      	ldrb	r3, [r3, #10]
 800f1a8:	1c59      	adds	r1, r3, #1
 800f1aa:	b2c8      	uxtb	r0, r1
 800f1ac:	492a      	ldr	r1, [pc, #168]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1ae:	7288      	strb	r0, [r1, #10]
 800f1b0:	4413      	add	r3, r2
 800f1b2:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800f1b6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800f1b8:	4b27      	ldr	r3, [pc, #156]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1ba:	68da      	ldr	r2, [r3, #12]
 800f1bc:	4b26      	ldr	r3, [pc, #152]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1be:	7a9b      	ldrb	r3, [r3, #10]
 800f1c0:	1c59      	adds	r1, r3, #1
 800f1c2:	b2c8      	uxtb	r0, r1
 800f1c4:	4924      	ldr	r1, [pc, #144]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1c6:	7288      	strb	r0, [r1, #10]
 800f1c8:	4413      	add	r3, r2
 800f1ca:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800f1ce:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800f1d0:	4b21      	ldr	r3, [pc, #132]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1d2:	68da      	ldr	r2, [r3, #12]
 800f1d4:	4b20      	ldr	r3, [pc, #128]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1d6:	7a9b      	ldrb	r3, [r3, #10]
 800f1d8:	1c59      	adds	r1, r3, #1
 800f1da:	b2c8      	uxtb	r0, r1
 800f1dc:	491e      	ldr	r1, [pc, #120]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1de:	7288      	strb	r0, [r1, #10]
 800f1e0:	4413      	add	r3, r2
 800f1e2:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800f1e6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800f1e8:	4b1b      	ldr	r3, [pc, #108]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1ea:	68da      	ldr	r2, [r3, #12]
 800f1ec:	4b1a      	ldr	r3, [pc, #104]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1ee:	7a9b      	ldrb	r3, [r3, #10]
 800f1f0:	1c59      	adds	r1, r3, #1
 800f1f2:	b2c8      	uxtb	r0, r1
 800f1f4:	4918      	ldr	r1, [pc, #96]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1f6:	7288      	strb	r0, [r1, #10]
 800f1f8:	4413      	add	r3, r2
 800f1fa:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800f1fe:	701a      	strb	r2, [r3, #0]
                break;
 800f200:	e00a      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 800f202:	bf00      	nop
 800f204:	e008      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f206:	bf00      	nop
 800f208:	e006      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f20a:	bf00      	nop
 800f20c:	e004      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f20e:	bf00      	nop
 800f210:	e002      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f212:	bf00      	nop
 800f214:	e000      	b.n	800f218 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f216:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800f218:	4b0f      	ldr	r3, [pc, #60]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f21a:	7a9b      	ldrb	r3, [r3, #10]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d00c      	beq.n	800f23a <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 800f220:	4b0f      	ldr	r3, [pc, #60]	@ (800f260 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f222:	7a5b      	ldrb	r3, [r3, #9]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d114      	bne.n	800f252 <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 800f228:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f22c:	480c      	ldr	r0, [pc, #48]	@ (800f260 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f22e:	f00d fda9 	bl	801cd84 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 800f232:	480b      	ldr	r0, [pc, #44]	@ (800f260 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f234:	f00d fcc8 	bl	801cbc8 <UTIL_TIMER_Start>
 800f238:	e00b      	b.n	800f252 <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 800f23a:	4809      	ldr	r0, [pc, #36]	@ (800f260 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f23c:	f00d fd32 	bl	801cca4 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800f240:	4b05      	ldr	r3, [pc, #20]	@ (800f258 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f242:	2200      	movs	r2, #0
 800f244:	705a      	strb	r2, [r3, #1]
 800f246:	e004      	b.n	800f252 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f248:	bf00      	nop
 800f24a:	e002      	b.n	800f252 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f24c:	bf00      	nop
 800f24e:	e000      	b.n	800f252 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f250:	bf00      	nop
    }
}
 800f252:	3790      	adds	r7, #144	@ 0x90
 800f254:	46bd      	mov	sp, r7
 800f256:	bdb0      	pop	{r4, r5, r7, pc}
 800f258:	20000b90 	.word	0x20000b90
 800f25c:	20000bc8 	.word	0x20000bc8
 800f260:	20000bcc 	.word	0x20000bcc

0800f264 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800f264:	b480      	push	{r7}
 800f266:	b083      	sub	sp, #12
 800f268:	af00      	add	r7, sp, #0
 800f26a:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 800f26c:	bf00      	nop
    }
}
 800f26e:	bf00      	nop
 800f270:	370c      	adds	r7, #12
 800f272:	46bd      	mov	sp, r7
 800f274:	bc80      	pop	{r7}
 800f276:	4770      	bx	lr

0800f278 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 800f278:	b480      	push	{r7}
 800f27a:	b083      	sub	sp, #12
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800f280:	4b05      	ldr	r3, [pc, #20]	@ (800f298 <LmhpComplianceOnMlmeIndication+0x20>)
 800f282:	781b      	ldrb	r3, [r3, #0]
 800f284:	f083 0301 	eor.w	r3, r3, #1
 800f288:	b2db      	uxtb	r3, r3
 800f28a:	2b00      	cmp	r3, #0
    {
        return;
 800f28c:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 800f28e:	370c      	adds	r7, #12
 800f290:	46bd      	mov	sp, r7
 800f292:	bc80      	pop	{r7}
 800f294:	4770      	bx	lr
 800f296:	bf00      	nop
 800f298:	20000b90 	.word	0x20000b90

0800f29c <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b082      	sub	sp, #8
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 800f2a4:	4b08      	ldr	r3, [pc, #32]	@ (800f2c8 <OnProcessTimer+0x2c>)
 800f2a6:	7a9b      	ldrb	r3, [r3, #10]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d002      	beq.n	800f2b2 <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 800f2ac:	4b06      	ldr	r3, [pc, #24]	@ (800f2c8 <OnProcessTimer+0x2c>)
 800f2ae:	2201      	movs	r2, #1
 800f2b0:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 800f2b2:	4b06      	ldr	r3, [pc, #24]	@ (800f2cc <OnProcessTimer+0x30>)
 800f2b4:	695b      	ldr	r3, [r3, #20]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d002      	beq.n	800f2c0 <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 800f2ba:	4b04      	ldr	r3, [pc, #16]	@ (800f2cc <OnProcessTimer+0x30>)
 800f2bc:	695b      	ldr	r3, [r3, #20]
 800f2be:	4798      	blx	r3
    }
}
 800f2c0:	bf00      	nop
 800f2c2:	3708      	adds	r7, #8
 800f2c4:	46bd      	mov	sp, r7
 800f2c6:	bd80      	pop	{r7, pc}
 800f2c8:	20000b90 	.word	0x20000b90
 800f2cc:	200000ec 	.word	0x200000ec

0800f2d0 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800f2d0:	b480      	push	{r7}
 800f2d2:	b083      	sub	sp, #12
 800f2d4:	af00      	add	r7, sp, #0
 800f2d6:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800f2d8:	2300      	movs	r3, #0
}
 800f2da:	4618      	mov	r0, r3
 800f2dc:	370c      	adds	r7, #12
 800f2de:	46bd      	mov	sp, r7
 800f2e0:	bc80      	pop	{r7}
 800f2e2:	4770      	bx	lr

0800f2e4 <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800f2e4:	b480      	push	{r7}
 800f2e6:	b083      	sub	sp, #12
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	4603      	mov	r3, r0
 800f2ec:	6039      	str	r1, [r7, #0]
 800f2ee:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800f2f0:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	370c      	adds	r7, #12
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	bc80      	pop	{r7}
 800f2fc:	4770      	bx	lr
	...

0800f300 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800f300:	b590      	push	{r4, r7, lr}
 800f302:	b083      	sub	sp, #12
 800f304:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800f306:	f00d fde7 	bl	801ced8 <UTIL_TIMER_GetCurrentTime>
 800f30a:	4603      	mov	r3, r0
 800f30c:	4a0f      	ldr	r2, [pc, #60]	@ (800f34c <OnRadioTxDone+0x4c>)
 800f30e:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800f310:	4c0f      	ldr	r4, [pc, #60]	@ (800f350 <OnRadioTxDone+0x50>)
 800f312:	463b      	mov	r3, r7
 800f314:	4618      	mov	r0, r3
 800f316:	f00c ffc5 	bl	801c2a4 <SysTimeGet>
 800f31a:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800f31e:	463a      	mov	r2, r7
 800f320:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f324:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800f328:	4a0a      	ldr	r2, [pc, #40]	@ (800f354 <OnRadioTxDone+0x54>)
 800f32a:	7813      	ldrb	r3, [r2, #0]
 800f32c:	f043 0320 	orr.w	r3, r3, #32
 800f330:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f332:	f003 fab9 	bl	80128a8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800f336:	4b08      	ldr	r3, [pc, #32]	@ (800f358 <OnRadioTxDone+0x58>)
 800f338:	2201      	movs	r2, #1
 800f33a:	2100      	movs	r1, #0
 800f33c:	2002      	movs	r0, #2
 800f33e:	f00d febb 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800f342:	bf00      	nop
 800f344:	370c      	adds	r7, #12
 800f346:	46bd      	mov	sp, r7
 800f348:	bd90      	pop	{r4, r7, pc}
 800f34a:	bf00      	nop
 800f34c:	20001d50 	.word	0x20001d50
 800f350:	20000be4 	.word	0x20000be4
 800f354:	20001d4c 	.word	0x20001d4c
 800f358:	08020db0 	.word	0x08020db0

0800f35c <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b084      	sub	sp, #16
 800f360:	af00      	add	r7, sp, #0
 800f362:	60f8      	str	r0, [r7, #12]
 800f364:	4608      	mov	r0, r1
 800f366:	4611      	mov	r1, r2
 800f368:	461a      	mov	r2, r3
 800f36a:	4603      	mov	r3, r0
 800f36c:	817b      	strh	r3, [r7, #10]
 800f36e:	460b      	mov	r3, r1
 800f370:	813b      	strh	r3, [r7, #8]
 800f372:	4613      	mov	r3, r2
 800f374:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800f376:	f00d fdaf 	bl	801ced8 <UTIL_TIMER_GetCurrentTime>
 800f37a:	4603      	mov	r3, r0
 800f37c:	4a11      	ldr	r2, [pc, #68]	@ (800f3c4 <OnRadioRxDone+0x68>)
 800f37e:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800f380:	4a10      	ldr	r2, [pc, #64]	@ (800f3c4 <OnRadioRxDone+0x68>)
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800f386:	4a0f      	ldr	r2, [pc, #60]	@ (800f3c4 <OnRadioRxDone+0x68>)
 800f388:	897b      	ldrh	r3, [r7, #10]
 800f38a:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800f38c:	4a0d      	ldr	r2, [pc, #52]	@ (800f3c4 <OnRadioRxDone+0x68>)
 800f38e:	893b      	ldrh	r3, [r7, #8]
 800f390:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800f392:	4a0c      	ldr	r2, [pc, #48]	@ (800f3c4 <OnRadioRxDone+0x68>)
 800f394:	79fb      	ldrb	r3, [r7, #7]
 800f396:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800f398:	4a0b      	ldr	r2, [pc, #44]	@ (800f3c8 <OnRadioRxDone+0x6c>)
 800f39a:	7813      	ldrb	r3, [r2, #0]
 800f39c:	f043 0310 	orr.w	r3, r3, #16
 800f3a0:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800f3a2:	4a09      	ldr	r2, [pc, #36]	@ (800f3c8 <OnRadioRxDone+0x6c>)
 800f3a4:	7813      	ldrb	r3, [r2, #0]
 800f3a6:	f043 0301 	orr.w	r3, r3, #1
 800f3aa:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800f3ac:	f003 fa7c 	bl	80128a8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800f3b0:	4b06      	ldr	r3, [pc, #24]	@ (800f3cc <OnRadioRxDone+0x70>)
 800f3b2:	2201      	movs	r2, #1
 800f3b4:	2100      	movs	r1, #0
 800f3b6:	2002      	movs	r0, #2
 800f3b8:	f00d fe7e 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800f3bc:	bf00      	nop
 800f3be:	3710      	adds	r7, #16
 800f3c0:	46bd      	mov	sp, r7
 800f3c2:	bd80      	pop	{r7, pc}
 800f3c4:	20001d54 	.word	0x20001d54
 800f3c8:	20001d4c 	.word	0x20001d4c
 800f3cc:	08020dc0 	.word	0x08020dc0

0800f3d0 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800f3d4:	4a07      	ldr	r2, [pc, #28]	@ (800f3f4 <OnRadioTxTimeout+0x24>)
 800f3d6:	7813      	ldrb	r3, [r2, #0]
 800f3d8:	f043 0308 	orr.w	r3, r3, #8
 800f3dc:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f3de:	f003 fa63 	bl	80128a8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800f3e2:	4b05      	ldr	r3, [pc, #20]	@ (800f3f8 <OnRadioTxTimeout+0x28>)
 800f3e4:	2201      	movs	r2, #1
 800f3e6:	2100      	movs	r1, #0
 800f3e8:	2002      	movs	r0, #2
 800f3ea:	f00d fe65 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800f3ee:	bf00      	nop
 800f3f0:	bd80      	pop	{r7, pc}
 800f3f2:	bf00      	nop
 800f3f4:	20001d4c 	.word	0x20001d4c
 800f3f8:	08020dd0 	.word	0x08020dd0

0800f3fc <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800f400:	4a04      	ldr	r2, [pc, #16]	@ (800f414 <OnRadioRxError+0x18>)
 800f402:	7813      	ldrb	r3, [r2, #0]
 800f404:	f043 0304 	orr.w	r3, r3, #4
 800f408:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f40a:	f003 fa4d 	bl	80128a8 <OnMacProcessNotify>
}
 800f40e:	bf00      	nop
 800f410:	bd80      	pop	{r7, pc}
 800f412:	bf00      	nop
 800f414:	20001d4c 	.word	0x20001d4c

0800f418 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800f418:	b580      	push	{r7, lr}
 800f41a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800f41c:	4a07      	ldr	r2, [pc, #28]	@ (800f43c <OnRadioRxTimeout+0x24>)
 800f41e:	7813      	ldrb	r3, [r2, #0]
 800f420:	f043 0302 	orr.w	r3, r3, #2
 800f424:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f426:	f003 fa3f 	bl	80128a8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800f42a:	4b05      	ldr	r3, [pc, #20]	@ (800f440 <OnRadioRxTimeout+0x28>)
 800f42c:	2201      	movs	r2, #1
 800f42e:	2100      	movs	r1, #0
 800f430:	2002      	movs	r0, #2
 800f432:	f00d fe41 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 800f436:	bf00      	nop
 800f438:	bd80      	pop	{r7, pc}
 800f43a:	bf00      	nop
 800f43c:	20001d4c 	.word	0x20001d4c
 800f440:	08020de0 	.word	0x08020de0

0800f444 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800f444:	b480      	push	{r7}
 800f446:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f448:	4b08      	ldr	r3, [pc, #32]	@ (800f46c <UpdateRxSlotIdleState+0x28>)
 800f44a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f44e:	2b02      	cmp	r3, #2
 800f450:	d004      	beq.n	800f45c <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800f452:	4b07      	ldr	r3, [pc, #28]	@ (800f470 <UpdateRxSlotIdleState+0x2c>)
 800f454:	2206      	movs	r2, #6
 800f456:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800f45a:	e003      	b.n	800f464 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f45c:	4b04      	ldr	r3, [pc, #16]	@ (800f470 <UpdateRxSlotIdleState+0x2c>)
 800f45e:	2202      	movs	r2, #2
 800f460:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
}
 800f464:	bf00      	nop
 800f466:	46bd      	mov	sp, r7
 800f468:	bc80      	pop	{r7}
 800f46a:	4770      	bx	lr
 800f46c:	20001124 	.word	0x20001124
 800f470:	20000be4 	.word	0x20000be4

0800f474 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800f474:	b580      	push	{r7, lr}
 800f476:	b092      	sub	sp, #72	@ 0x48
 800f478:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f47a:	4b4a      	ldr	r3, [pc, #296]	@ (800f5a4 <ProcessRadioTxDone+0x130>)
 800f47c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f480:	2b02      	cmp	r3, #2
 800f482:	d002      	beq.n	800f48a <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800f484:	4b48      	ldr	r3, [pc, #288]	@ (800f5a8 <ProcessRadioTxDone+0x134>)
 800f486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f488:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f48a:	f3ef 8310 	mrs	r3, PRIMASK
 800f48e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800f490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800f492:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800f494:	b672      	cpsid	i
}
 800f496:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800f498:	f00d fd1e 	bl	801ced8 <UTIL_TIMER_GetCurrentTime>
 800f49c:	4602      	mov	r2, r0
 800f49e:	4b43      	ldr	r3, [pc, #268]	@ (800f5ac <ProcessRadioTxDone+0x138>)
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	1ad3      	subs	r3, r2, r3
 800f4a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800f4a6:	4b42      	ldr	r3, [pc, #264]	@ (800f5b0 <ProcessRadioTxDone+0x13c>)
 800f4a8:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800f4ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4ae:	1ad3      	subs	r3, r2, r3
 800f4b0:	4619      	mov	r1, r3
 800f4b2:	4840      	ldr	r0, [pc, #256]	@ (800f5b4 <ProcessRadioTxDone+0x140>)
 800f4b4:	f00d fc66 	bl	801cd84 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800f4b8:	483e      	ldr	r0, [pc, #248]	@ (800f5b4 <ProcessRadioTxDone+0x140>)
 800f4ba:	f00d fb85 	bl	801cbc8 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800f4be:	4b3c      	ldr	r3, [pc, #240]	@ (800f5b0 <ProcessRadioTxDone+0x13c>)
 800f4c0:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f4c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4c6:	1ad3      	subs	r3, r2, r3
 800f4c8:	4619      	mov	r1, r3
 800f4ca:	483b      	ldr	r0, [pc, #236]	@ (800f5b8 <ProcessRadioTxDone+0x144>)
 800f4cc:	f00d fc5a 	bl	801cd84 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800f4d0:	4839      	ldr	r0, [pc, #228]	@ (800f5b8 <ProcessRadioTxDone+0x144>)
 800f4d2:	f00d fb79 	bl	801cbc8 <UTIL_TIMER_Start>
 800f4d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4d8:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f4da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4dc:	f383 8810 	msr	PRIMASK, r3
}
 800f4e0:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 800f4e2:	4b33      	ldr	r3, [pc, #204]	@ (800f5b0 <ProcessRadioTxDone+0x13c>)
 800f4e4:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d01a      	beq.n	800f522 <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800f4ec:	2315      	movs	r3, #21
 800f4ee:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f4f2:	4b2c      	ldr	r3, [pc, #176]	@ (800f5a4 <ProcessRadioTxDone+0x130>)
 800f4f4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f4f8:	f107 0220 	add.w	r2, r7, #32
 800f4fc:	4611      	mov	r1, r2
 800f4fe:	4618      	mov	r0, r3
 800f500:	f006 ff52 	bl	80163a8 <RegionGetPhyParam>
 800f504:	4603      	mov	r3, r0
 800f506:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800f508:	4b29      	ldr	r3, [pc, #164]	@ (800f5b0 <ProcessRadioTxDone+0x13c>)
 800f50a:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f50e:	69fb      	ldr	r3, [r7, #28]
 800f510:	4413      	add	r3, r2
 800f512:	4619      	mov	r1, r3
 800f514:	4829      	ldr	r0, [pc, #164]	@ (800f5bc <ProcessRadioTxDone+0x148>)
 800f516:	f00d fc35 	bl	801cd84 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800f51a:	4828      	ldr	r0, [pc, #160]	@ (800f5bc <ProcessRadioTxDone+0x148>)
 800f51c:	f00d fb54 	bl	801cbc8 <UTIL_TIMER_Start>
 800f520:	e003      	b.n	800f52a <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f522:	4b23      	ldr	r3, [pc, #140]	@ (800f5b0 <ProcessRadioTxDone+0x13c>)
 800f524:	2200      	movs	r2, #0
 800f526:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800f52a:	4b20      	ldr	r3, [pc, #128]	@ (800f5ac <ProcessRadioTxDone+0x138>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	4a1d      	ldr	r2, [pc, #116]	@ (800f5a4 <ProcessRadioTxDone+0x130>)
 800f530:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800f532:	4b1f      	ldr	r3, [pc, #124]	@ (800f5b0 <ProcessRadioTxDone+0x13c>)
 800f534:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800f538:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800f53a:	4b1c      	ldr	r3, [pc, #112]	@ (800f5ac <ProcessRadioTxDone+0x138>)
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceTxBackoffRefTime = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.TxBackoffRefTime );
 800f540:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800f544:	4618      	mov	r0, r3
 800f546:	f00c fee5 	bl	801c314 <SysTimeGetMcuTime>
 800f54a:	4638      	mov	r0, r7
 800f54c:	4b18      	ldr	r3, [pc, #96]	@ (800f5b0 <ProcessRadioTxDone+0x13c>)
 800f54e:	f8d3 2538 	ldr.w	r2, [r3, #1336]	@ 0x538
 800f552:	9200      	str	r2, [sp, #0]
 800f554:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 800f558:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800f55c:	ca06      	ldmia	r2, {r1, r2}
 800f55e:	f00c fe3a 	bl	801c1d6 <SysTimeSub>
 800f562:	f107 0314 	add.w	r3, r7, #20
 800f566:	463a      	mov	r2, r7
 800f568:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f56c:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800f570:	4b0f      	ldr	r3, [pc, #60]	@ (800f5b0 <ProcessRadioTxDone+0x13c>)
 800f572:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800f576:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800f578:	2301      	movs	r3, #1
 800f57a:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800f57c:	4b09      	ldr	r3, [pc, #36]	@ (800f5a4 <ProcessRadioTxDone+0x130>)
 800f57e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800f582:	2b00      	cmp	r3, #0
 800f584:	d101      	bne.n	800f58a <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800f586:	2300      	movs	r3, #0
 800f588:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800f58a:	4b06      	ldr	r3, [pc, #24]	@ (800f5a4 <ProcessRadioTxDone+0x130>)
 800f58c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f590:	f107 0208 	add.w	r2, r7, #8
 800f594:	4611      	mov	r1, r2
 800f596:	4618      	mov	r0, r3
 800f598:	f006 ff1e 	bl	80163d8 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800f59c:	bf00      	nop
 800f59e:	3740      	adds	r7, #64	@ 0x40
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	bd80      	pop	{r7, pc}
 800f5a4:	20001124 	.word	0x20001124
 800f5a8:	080214dc 	.word	0x080214dc
 800f5ac:	20001d50 	.word	0x20001d50
 800f5b0:	20000be4 	.word	0x20000be4
 800f5b4:	20000f64 	.word	0x20000f64
 800f5b8:	20000f7c 	.word	0x20000f7c
 800f5bc:	20000fe4 	.word	0x20000fe4

0800f5c0 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800f5c4:	4b10      	ldr	r3, [pc, #64]	@ (800f608 <PrepareRxDoneAbort+0x48>)
 800f5c6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f5ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5ce:	4a0e      	ldr	r2, [pc, #56]	@ (800f608 <PrepareRxDoneAbort+0x48>)
 800f5d0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800f5d4:	4b0c      	ldr	r3, [pc, #48]	@ (800f608 <PrepareRxDoneAbort+0x48>)
 800f5d6:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d002      	beq.n	800f5e4 <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 800f5de:	2000      	movs	r0, #0
 800f5e0:	f001 fa16 	bl	8010a10 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800f5e4:	4a08      	ldr	r2, [pc, #32]	@ (800f608 <PrepareRxDoneAbort+0x48>)
 800f5e6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f5ea:	f043 0302 	orr.w	r3, r3, #2
 800f5ee:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f5f2:	4a05      	ldr	r2, [pc, #20]	@ (800f608 <PrepareRxDoneAbort+0x48>)
 800f5f4:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f5f8:	f043 0310 	orr.w	r3, r3, #16
 800f5fc:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

    UpdateRxSlotIdleState( );
 800f600:	f7ff ff20 	bl	800f444 <UpdateRxSlotIdleState>
}
 800f604:	bf00      	nop
 800f606:	bd80      	pop	{r7, pc}
 800f608:	20000be4 	.word	0x20000be4

0800f60c <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800f60c:	b590      	push	{r4, r7, lr}
 800f60e:	b0a9      	sub	sp, #164	@ 0xa4
 800f610:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800f612:	2312      	movs	r3, #18
 800f614:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800f618:	4ba1      	ldr	r3, [pc, #644]	@ (800f8a0 <ProcessRadioRxDone+0x294>)
 800f61a:	685b      	ldr	r3, [r3, #4]
 800f61c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800f620:	4b9f      	ldr	r3, [pc, #636]	@ (800f8a0 <ProcessRadioRxDone+0x294>)
 800f622:	891b      	ldrh	r3, [r3, #8]
 800f624:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800f628:	4b9d      	ldr	r3, [pc, #628]	@ (800f8a0 <ProcessRadioRxDone+0x294>)
 800f62a:	895b      	ldrh	r3, [r3, #10]
 800f62c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800f630:	4b9b      	ldr	r3, [pc, #620]	@ (800f8a0 <ProcessRadioRxDone+0x294>)
 800f632:	7b1b      	ldrb	r3, [r3, #12]
 800f634:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800f638:	2300      	movs	r3, #0
 800f63a:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800f63e:	2300      	movs	r3, #0
 800f640:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800f642:	4b98      	ldr	r3, [pc, #608]	@ (800f8a4 <ProcessRadioRxDone+0x298>)
 800f644:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f648:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800f64c:	2300      	movs	r3, #0
 800f64e:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800f652:	2301      	movs	r3, #1
 800f654:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800f658:	2301      	movs	r3, #1
 800f65a:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800f65e:	4a92      	ldr	r2, [pc, #584]	@ (800f8a8 <ProcessRadioRxDone+0x29c>)
 800f660:	7813      	ldrb	r3, [r2, #0]
 800f662:	f023 0301 	bic.w	r3, r3, #1
 800f666:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800f668:	4b90      	ldr	r3, [pc, #576]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f66a:	2200      	movs	r2, #0
 800f66c:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
    MacCtx.RxStatus.Rssi = rssi;
 800f670:	4a8e      	ldr	r2, [pc, #568]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f672:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f676:	f8a2 348c 	strh.w	r3, [r2, #1164]	@ 0x48c
    MacCtx.RxStatus.Snr = snr;
 800f67a:	4a8c      	ldr	r2, [pc, #560]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f67c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f680:	f882 348e 	strb.w	r3, [r2, #1166]	@ 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800f684:	4b89      	ldr	r3, [pc, #548]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f686:	f893 2490 	ldrb.w	r2, [r3, #1168]	@ 0x490
 800f68a:	4b88      	ldr	r3, [pc, #544]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f68c:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
    MacCtx.McpsIndication.Port = 0;
 800f690:	4b86      	ldr	r3, [pc, #536]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f692:	2200      	movs	r2, #0
 800f694:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
    MacCtx.McpsIndication.Multicast = 0;
 800f698:	4b84      	ldr	r3, [pc, #528]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f69a:	2200      	movs	r2, #0
 800f69c:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800f6a0:	4b82      	ldr	r3, [pc, #520]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 800f6a8:	4b80      	ldr	r3, [pc, #512]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6aa:	2200      	movs	r2, #0
 800f6ac:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 800f6b0:	4b7e      	ldr	r3, [pc, #504]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxData = false;
 800f6b8:	4b7c      	ldr	r3, [pc, #496]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6ba:	2200      	movs	r2, #0
 800f6bc:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 800f6c0:	4b7a      	ldr	r3, [pc, #488]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6c2:	2200      	movs	r2, #0
 800f6c4:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800f6c8:	4b78      	ldr	r3, [pc, #480]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f6d0:	4b76      	ldr	r3, [pc, #472]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 800f6d8:	4b74      	ldr	r3, [pc, #464]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6da:	2200      	movs	r2, #0
 800f6dc:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800f6e0:	4b72      	ldr	r3, [pc, #456]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800f6e8:	4b70      	ldr	r3, [pc, #448]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6ea:	2200      	movs	r2, #0
 800f6ec:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800f6f0:	4b6f      	ldr	r3, [pc, #444]	@ (800f8b0 <ProcessRadioRxDone+0x2a4>)
 800f6f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6f4:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800f6f6:	4b6d      	ldr	r3, [pc, #436]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f6f8:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d102      	bne.n	800f706 <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800f700:	486c      	ldr	r0, [pc, #432]	@ (800f8b4 <ProcessRadioRxDone+0x2a8>)
 800f702:	f00d facf 	bl	801cca4 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800f706:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f70a:	4619      	mov	r1, r3
 800f70c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800f710:	f004 fecc 	bl	80144ac <LoRaMacClassBRxBeacon>
 800f714:	4603      	mov	r3, r0
 800f716:	2b00      	cmp	r3, #0
 800f718:	d00b      	beq.n	800f732 <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800f71a:	4a64      	ldr	r2, [pc, #400]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f71c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f720:	f8a2 347e 	strh.w	r3, [r2, #1150]	@ 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800f724:	4a61      	ldr	r2, [pc, #388]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f726:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f72a:	f882 3480 	strb.w	r3, [r2, #1152]	@ 0x480
        return;
 800f72e:	f000 bc91 	b.w	8010054 <ProcessRadioRxDone+0xa48>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f732:	4b5c      	ldr	r3, [pc, #368]	@ (800f8a4 <ProcessRadioRxDone+0x298>)
 800f734:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f738:	2b01      	cmp	r3, #1
 800f73a:	d11e      	bne.n	800f77a <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f73c:	f004 fec9 	bl	80144d2 <LoRaMacClassBIsPingExpected>
 800f740:	4603      	mov	r3, r0
 800f742:	2b00      	cmp	r3, #0
 800f744:	d00a      	beq.n	800f75c <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f746:	2000      	movs	r0, #0
 800f748:	f004 fe7a 	bl	8014440 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f74c:	2000      	movs	r0, #0
 800f74e:	f004 fe9b 	bl	8014488 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800f752:	4b56      	ldr	r3, [pc, #344]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f754:	2204      	movs	r2, #4
 800f756:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
 800f75a:	e00e      	b.n	800f77a <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f75c:	f004 fec0 	bl	80144e0 <LoRaMacClassBIsMulticastExpected>
 800f760:	4603      	mov	r3, r0
 800f762:	2b00      	cmp	r3, #0
 800f764:	d009      	beq.n	800f77a <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f766:	2000      	movs	r0, #0
 800f768:	f004 fe74 	bl	8014454 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f76c:	2000      	movs	r0, #0
 800f76e:	f004 fe94 	bl	801449a <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800f772:	4b4e      	ldr	r3, [pc, #312]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f774:	2205      	movs	r2, #5
 800f776:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800f77a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d107      	bne.n	800f792 <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f782:	4b4a      	ldr	r3, [pc, #296]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f784:	2201      	movs	r2, #1
 800f786:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        PrepareRxDoneAbort( );
 800f78a:	f7ff ff19 	bl	800f5c0 <PrepareRxDoneAbort>
        return;
 800f78e:	f000 bc61 	b.w	8010054 <ProcessRadioRxDone+0xa48>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800f792:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f796:	1c5a      	adds	r2, r3, #1
 800f798:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800f79c:	461a      	mov	r2, r3
 800f79e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f7a2:	4413      	add	r3, r2
 800f7a4:	781b      	ldrb	r3, [r3, #0]
 800f7a6:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800f7aa:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800f7ae:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800f7b2:	b2db      	uxtb	r3, r3
 800f7b4:	3b01      	subs	r3, #1
 800f7b6:	2b06      	cmp	r3, #6
 800f7b8:	f200 841d 	bhi.w	800fff6 <ProcessRadioRxDone+0x9ea>
 800f7bc:	a201      	add	r2, pc, #4	@ (adr r2, 800f7c4 <ProcessRadioRxDone+0x1b8>)
 800f7be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7c2:	bf00      	nop
 800f7c4:	0800f7e1 	.word	0x0800f7e1
 800f7c8:	0800fff7 	.word	0x0800fff7
 800f7cc:	0800fa05 	.word	0x0800fa05
 800f7d0:	0800fff7 	.word	0x0800fff7
 800f7d4:	0800f9fd 	.word	0x0800f9fd
 800f7d8:	0800fff7 	.word	0x0800fff7
 800f7dc:	0800ff9b 	.word	0x0800ff9b
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800f7e0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f7e4:	2b10      	cmp	r3, #16
 800f7e6:	d807      	bhi.n	800f7f8 <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f7e8:	4b30      	ldr	r3, [pc, #192]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f7ea:	2201      	movs	r2, #1
 800f7ec:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f7f0:	f7ff fee6 	bl	800f5c0 <PrepareRxDoneAbort>
                return;
 800f7f4:	f000 bc2e 	b.w	8010054 <ProcessRadioRxDone+0xa48>
            }
            macMsgJoinAccept.Buffer = payload;
 800f7f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f7fc:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800f7fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f802:	b2db      	uxtb	r3, r3
 800f804:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800f806:	4b27      	ldr	r3, [pc, #156]	@ (800f8a4 <ProcessRadioRxDone+0x298>)
 800f808:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d007      	beq.n	800f820 <ProcessRadioRxDone+0x214>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f810:	4b26      	ldr	r3, [pc, #152]	@ (800f8ac <ProcessRadioRxDone+0x2a0>)
 800f812:	2201      	movs	r2, #1
 800f814:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f818:	f7ff fed2 	bl	800f5c0 <PrepareRxDoneAbort>
                return;
 800f81c:	f000 bc1a 	b.w	8010054 <ProcessRadioRxDone+0xa48>
            }

            SecureElementGetJoinEui( joinEui );
 800f820:	1d3b      	adds	r3, r7, #4
 800f822:	4618      	mov	r0, r3
 800f824:	f7fd ff7e 	bl	800d724 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800f828:	f107 0214 	add.w	r2, r7, #20
 800f82c:	1d3b      	adds	r3, r7, #4
 800f82e:	4619      	mov	r1, r3
 800f830:	20ff      	movs	r0, #255	@ 0xff
 800f832:	f006 f843 	bl	80158bc <LoRaMacCryptoHandleJoinAccept>
 800f836:	4603      	mov	r3, r0
 800f838:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                macCryptoStatus = LoRaMacCryptoHandleJoinAccept( REJOIN_REQ_2, joinEui, &macMsgJoinAccept );
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800f83c:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f840:	2b00      	cmp	r3, #0
 800f842:	f040 80cf 	bne.w	800f9e4 <ProcessRadioRxDone+0x3d8>
            {
                VerifyParams_t verifyRxDr;

                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800f846:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f84a:	f003 030f 	and.w	r3, r3, #15
 800f84e:	b2db      	uxtb	r3, r3
 800f850:	2b0f      	cmp	r3, #15
 800f852:	d031      	beq.n	800f8b8 <ProcessRadioRxDone+0x2ac>
                {
                    verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f854:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f858:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f85c:	b2db      	uxtb	r3, r3
 800f85e:	b25b      	sxtb	r3, r3
 800f860:	703b      	strb	r3, [r7, #0]
                    verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f862:	4b10      	ldr	r3, [pc, #64]	@ (800f8a4 <ProcessRadioRxDone+0x298>)
 800f864:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f868:	707b      	strb	r3, [r7, #1]
                    if( RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR ) == false )
 800f86a:	4b0e      	ldr	r3, [pc, #56]	@ (800f8a4 <ProcessRadioRxDone+0x298>)
 800f86c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f870:	4639      	mov	r1, r7
 800f872:	2207      	movs	r2, #7
 800f874:	4618      	mov	r0, r3
 800f876:	f006 fdd2 	bl	801641e <RegionVerify>
 800f87a:	4603      	mov	r3, r0
 800f87c:	f083 0301 	eor.w	r3, r3, #1
 800f880:	b2db      	uxtb	r3, r3
 800f882:	2b00      	cmp	r3, #0
 800f884:	d018      	beq.n	800f8b8 <ProcessRadioRxDone+0x2ac>
                    {
                        // MLME handling
                        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f886:	2001      	movs	r0, #1
 800f888:	f005 fb26 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 800f88c:	4603      	mov	r3, r0
 800f88e:	2b00      	cmp	r3, #0
 800f890:	f000 83b8 	beq.w	8010004 <ProcessRadioRxDone+0x9f8>
                        {
                            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f894:	2101      	movs	r1, #1
 800f896:	2007      	movs	r0, #7
 800f898:	f005 fa92 	bl	8014dc0 <LoRaMacConfirmQueueSetStatus>
 800f89c:	e3b5      	b.n	801000a <ProcessRadioRxDone+0x9fe>
 800f89e:	bf00      	nop
 800f8a0:	20001d54 	.word	0x20001d54
 800f8a4:	20001124 	.word	0x20001124
 800f8a8:	20001d4c 	.word	0x20001d4c
 800f8ac:	20000be4 	.word	0x20000be4
 800f8b0:	080214dc 	.word	0x080214dc
 800f8b4:	20000f7c 	.word	0x20000f7c
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800f8b8:	7f7b      	ldrb	r3, [r7, #29]
 800f8ba:	461a      	mov	r2, r3
 800f8bc:	4ba7      	ldr	r3, [pc, #668]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f8be:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800f8c2:	4ba6      	ldr	r3, [pc, #664]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f8c4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f8c8:	7fbb      	ldrb	r3, [r7, #30]
 800f8ca:	021b      	lsls	r3, r3, #8
 800f8cc:	4313      	orrs	r3, r2
 800f8ce:	4aa3      	ldr	r2, [pc, #652]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f8d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800f8d4:	4ba1      	ldr	r3, [pc, #644]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f8d6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f8da:	7ffb      	ldrb	r3, [r7, #31]
 800f8dc:	041b      	lsls	r3, r3, #16
 800f8de:	4313      	orrs	r3, r2
 800f8e0:	4a9e      	ldr	r2, [pc, #632]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f8e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800f8e6:	6a3b      	ldr	r3, [r7, #32]
 800f8e8:	4a9c      	ldr	r2, [pc, #624]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f8ea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800f8ee:	4b9b      	ldr	r3, [pc, #620]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f8f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f8f4:	4619      	mov	r1, r3
 800f8f6:	2002      	movs	r0, #2
 800f8f8:	f7fd ff2c 	bl	800d754 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800f8fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f900:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800f904:	b2db      	uxtb	r3, r3
 800f906:	461a      	mov	r2, r3
 800f908:	4b94      	ldr	r3, [pc, #592]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f90a:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800f90e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f912:	f003 030f 	and.w	r3, r3, #15
 800f916:	b2db      	uxtb	r3, r3
 800f918:	2b0f      	cmp	r3, #15
 800f91a:	d011      	beq.n	800f940 <ProcessRadioRxDone+0x334>
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f91c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f920:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f924:	b2db      	uxtb	r3, r3
 800f926:	461a      	mov	r2, r3
 800f928:	4b8c      	ldr	r3, [pc, #560]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f92a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f92e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f932:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f936:	b2db      	uxtb	r3, r3
 800f938:	461a      	mov	r2, r3
 800f93a:	4b88      	ldr	r3, [pc, #544]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f93c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800f940:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f944:	461a      	mov	r2, r3
 800f946:	4b85      	ldr	r3, [pc, #532]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f948:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800f94a:	4b84      	ldr	r3, [pc, #528]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f94c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d102      	bne.n	800f958 <ProcessRadioRxDone+0x34c>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800f952:	4b82      	ldr	r3, [pc, #520]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f954:	2201      	movs	r2, #1
 800f956:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800f958:	4b80      	ldr	r3, [pc, #512]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f95a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f95c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f960:	fb02 f303 	mul.w	r3, r2, r3
 800f964:	4a7d      	ldr	r2, [pc, #500]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f966:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800f968:	4b7c      	ldr	r3, [pc, #496]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f96a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f96c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800f970:	4a7a      	ldr	r2, [pc, #488]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f972:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800f974:	4b79      	ldr	r3, [pc, #484]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f976:	2201      	movs	r2, #1
 800f978:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800f97c:	4b77      	ldr	r3, [pc, #476]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f97e:	2200      	movs	r2, #0
 800f980:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800f984:	f107 0314 	add.w	r3, r7, #20
 800f988:	3312      	adds	r3, #18
 800f98a:	67fb      	str	r3, [r7, #124]	@ 0x7c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800f98c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f990:	b2db      	uxtb	r3, r3
 800f992:	3b11      	subs	r3, #17
 800f994:	b2db      	uxtb	r3, r3
 800f996:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800f99a:	4b71      	ldr	r3, [pc, #452]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800f99c:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800f9a0:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800f9a4:	4b6d      	ldr	r3, [pc, #436]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f9a6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f9aa:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800f9ae:	4611      	mov	r1, r2
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	f006 fd4b 	bl	801644c <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800f9b6:	4b69      	ldr	r3, [pc, #420]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800f9b8:	2202      	movs	r2, #2
 800f9ba:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800f9be:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f005 fa88 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d005      	beq.n	800f9da <ProcessRadioRxDone+0x3ce>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800f9ce:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f9d2:	4619      	mov	r1, r3
 800f9d4:	2000      	movs	r0, #0
 800f9d6:	f005 f9f3 	bl	8014dc0 <LoRaMacConfirmQueueSetStatus>
                    ResetMacParameters( true );
                }
#endif /* LORAMAC_VERSION */
                // Restarts the retransmission backoff algorithm by indicating that the next JoinReq or ReJoinReq
                // is the first one.
                MacCtx.IsFirstJoinReqTx = true;
 800f9da:	4b61      	ldr	r3, [pc, #388]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800f9dc:	2201      	movs	r2, #1
 800f9de:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }

            break;
 800f9e2:	e311      	b.n	8010008 <ProcessRadioRxDone+0x9fc>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f9e4:	2001      	movs	r0, #1
 800f9e6:	f005 fa77 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	f000 830b 	beq.w	8010008 <ProcessRadioRxDone+0x9fc>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f9f2:	2101      	movs	r1, #1
 800f9f4:	2007      	movs	r0, #7
 800f9f6:	f005 f9e3 	bl	8014dc0 <LoRaMacConfirmQueueSetStatus>
            break;
 800f9fa:	e305      	b.n	8010008 <ProcessRadioRxDone+0x9fc>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f9fc:	4b58      	ldr	r3, [pc, #352]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800f9fe:	2201      	movs	r2, #1
 800fa00:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fa04:	4b55      	ldr	r3, [pc, #340]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800fa06:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800fa0a:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800fa0e:	4b54      	ldr	r3, [pc, #336]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800fa10:	f893 3424 	ldrb.w	r3, [r3, #1060]	@ 0x424
 800fa14:	b25b      	sxtb	r3, r3
 800fa16:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800fa1a:	230d      	movs	r3, #13
 800fa1c:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800fa20:	4b4e      	ldr	r3, [pc, #312]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800fa22:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d002      	beq.n	800fa30 <ProcessRadioRxDone+0x424>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800fa2a:	230e      	movs	r3, #14
 800fa2c:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800fa30:	4b4a      	ldr	r3, [pc, #296]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800fa32:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800fa36:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800fa3a:	4611      	mov	r1, r2
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	f006 fcb3 	bl	80163a8 <RegionGetPhyParam>
 800fa42:	4603      	mov	r3, r0
 800fa44:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800fa46:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fa4a:	3b0d      	subs	r3, #13
 800fa4c:	b29b      	uxth	r3, r3
 800fa4e:	b21b      	sxth	r3, r3
 800fa50:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800fa54:	b21a      	sxth	r2, r3
 800fa56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa58:	b21b      	sxth	r3, r3
 800fa5a:	429a      	cmp	r2, r3
 800fa5c:	dc03      	bgt.n	800fa66 <ProcessRadioRxDone+0x45a>
 800fa5e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fa62:	2b0b      	cmp	r3, #11
 800fa64:	d806      	bhi.n	800fa74 <ProcessRadioRxDone+0x468>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fa66:	4b3e      	ldr	r3, [pc, #248]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800fa68:	2201      	movs	r2, #1
 800fa6a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fa6e:	f7ff fda7 	bl	800f5c0 <PrepareRxDoneAbort>
                return;
 800fa72:	e2ef      	b.n	8010054 <ProcessRadioRxDone+0xa48>
            }
            macMsgData.Buffer = payload;
 800fa74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa78:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800fa7a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fa7e:	b2db      	uxtb	r3, r3
 800fa80:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800fa84:	4b37      	ldr	r3, [pc, #220]	@ (800fb64 <ProcessRadioRxDone+0x558>)
 800fa86:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800fa88:	23ff      	movs	r3, #255	@ 0xff
 800fa8a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800fa8e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800fa92:	4618      	mov	r0, r3
 800fa94:	f006 fa0f 	bl	8015eb6 <LoRaMacParserData>
 800fa98:	4603      	mov	r3, r0
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d006      	beq.n	800faac <ProcessRadioRxDone+0x4a0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fa9e:	4b30      	ldr	r3, [pc, #192]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800faa0:	2201      	movs	r2, #1
 800faa2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800faa6:	f7ff fd8b 	bl	800f5c0 <PrepareRxDoneAbort>
                return;
 800faaa:	e2d3      	b.n	8010054 <ProcessRadioRxDone+0xa48>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800faac:	4b2b      	ldr	r3, [pc, #172]	@ (800fb5c <ProcessRadioRxDone+0x550>)
 800faae:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fab2:	2b01      	cmp	r3, #1
 800fab4:	d132      	bne.n	800fb1c <ProcessRadioRxDone+0x510>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800fab6:	f004 fd0c 	bl	80144d2 <LoRaMacClassBIsPingExpected>
 800faba:	4603      	mov	r3, r0
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d014      	beq.n	800faea <ProcessRadioRxDone+0x4de>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fac0:	2000      	movs	r0, #0
 800fac2:	f004 fcbd 	bl	8014440 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800fac6:	2000      	movs	r0, #0
 800fac8:	f004 fcde 	bl	8014488 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800facc:	4b24      	ldr	r3, [pc, #144]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800face:	2204      	movs	r2, #4
 800fad0:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800fad4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fad6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fada:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800fade:	b2db      	uxtb	r3, r3
 800fae0:	4619      	mov	r1, r3
 800fae2:	4610      	mov	r0, r2
 800fae4:	f004 fd7e 	bl	80145e4 <LoRaMacClassBSetFPendingBit>
 800fae8:	e018      	b.n	800fb1c <ProcessRadioRxDone+0x510>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800faea:	f004 fcf9 	bl	80144e0 <LoRaMacClassBIsMulticastExpected>
 800faee:	4603      	mov	r3, r0
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d013      	beq.n	800fb1c <ProcessRadioRxDone+0x510>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800faf4:	2000      	movs	r0, #0
 800faf6:	f004 fcad 	bl	8014454 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800fafa:	2000      	movs	r0, #0
 800fafc:	f004 fccd 	bl	801449a <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800fb00:	4b17      	ldr	r3, [pc, #92]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800fb02:	2205      	movs	r2, #5
 800fb04:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800fb08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb0a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fb0e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800fb12:	b2db      	uxtb	r3, r3
 800fb14:	4619      	mov	r1, r3
 800fb16:	4610      	mov	r0, r2
 800fb18:	f004 fd64 	bl	80145e4 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800fb1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fb1e:	4a10      	ldr	r2, [pc, #64]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800fb20:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800fb24:	f107 020e 	add.w	r2, r7, #14
 800fb28:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800fb2c:	4611      	mov	r1, r2
 800fb2e:	4618      	mov	r0, r3
 800fb30:	f002 fdb6 	bl	80126a0 <DetermineFrameType>
 800fb34:	4603      	mov	r3, r0
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d006      	beq.n	800fb48 <ProcessRadioRxDone+0x53c>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fb3a:	4b09      	ldr	r3, [pc, #36]	@ (800fb60 <ProcessRadioRxDone+0x554>)
 800fb3c:	2201      	movs	r2, #1
 800fb3e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fb42:	f7ff fd3d 	bl	800f5c0 <PrepareRxDoneAbort>
                return;
 800fb46:	e285      	b.n	8010054 <ProcessRadioRxDone+0xa48>
            }

            //Check if it is a multicast message
            multicast = 0;
 800fb48:	2300      	movs	r3, #0
 800fb4a:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800fb4e:	2300      	movs	r3, #0
 800fb50:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fb52:	2300      	movs	r3, #0
 800fb54:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800fb58:	e056      	b.n	800fc08 <ProcessRadioRxDone+0x5fc>
 800fb5a:	bf00      	nop
 800fb5c:	20001124 	.word	0x20001124
 800fb60:	20000be4 	.word	0x20000be4
 800fb64:	20000e1c 	.word	0x20000e1c
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800fb68:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fb6c:	499f      	ldr	r1, [pc, #636]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fb6e:	4613      	mov	r3, r2
 800fb70:	005b      	lsls	r3, r3, #1
 800fb72:	4413      	add	r3, r2
 800fb74:	011b      	lsls	r3, r3, #4
 800fb76:	440b      	add	r3, r1
 800fb78:	33ec      	adds	r3, #236	@ 0xec
 800fb7a:	681a      	ldr	r2, [r3, #0]
 800fb7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fb7e:	429a      	cmp	r2, r3
 800fb80:	d13d      	bne.n	800fbfe <ProcessRadioRxDone+0x5f2>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800fb82:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fb86:	4999      	ldr	r1, [pc, #612]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fb88:	4613      	mov	r3, r2
 800fb8a:	005b      	lsls	r3, r3, #1
 800fb8c:	4413      	add	r3, r2
 800fb8e:	011b      	lsls	r3, r3, #4
 800fb90:	440b      	add	r3, r1
 800fb92:	33e9      	adds	r3, #233	@ 0xe9
 800fb94:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d031      	beq.n	800fbfe <ProcessRadioRxDone+0x5f2>
                {
                    multicast = 1;
 800fb9a:	2301      	movs	r3, #1
 800fb9c:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800fba0:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fba4:	4991      	ldr	r1, [pc, #580]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fba6:	4613      	mov	r3, r2
 800fba8:	005b      	lsls	r3, r3, #1
 800fbaa:	4413      	add	r3, r2
 800fbac:	011b      	lsls	r3, r3, #4
 800fbae:	440b      	add	r3, r1
 800fbb0:	33ea      	adds	r3, #234	@ 0xea
 800fbb2:	781b      	ldrb	r3, [r3, #0]
 800fbb4:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800fbb8:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fbbc:	498b      	ldr	r1, [pc, #556]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fbbe:	4613      	mov	r3, r2
 800fbc0:	005b      	lsls	r3, r3, #1
 800fbc2:	4413      	add	r3, r2
 800fbc4:	011b      	lsls	r3, r3, #4
 800fbc6:	440b      	add	r3, r1
 800fbc8:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800fbd2:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fbd6:	4985      	ldr	r1, [pc, #532]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fbd8:	4613      	mov	r3, r2
 800fbda:	005b      	lsls	r3, r3, #1
 800fbdc:	4413      	add	r3, r2
 800fbde:	011b      	lsls	r3, r3, #4
 800fbe0:	440b      	add	r3, r1
 800fbe2:	33ec      	adds	r3, #236	@ 0xec
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800fbea:	4b80      	ldr	r3, [pc, #512]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fbec:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fbf0:	2b02      	cmp	r3, #2
 800fbf2:	d10e      	bne.n	800fc12 <ProcessRadioRxDone+0x606>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800fbf4:	4b7e      	ldr	r3, [pc, #504]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fbf6:	2203      	movs	r2, #3
 800fbf8:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    }
                    break;
 800fbfc:	e009      	b.n	800fc12 <ProcessRadioRxDone+0x606>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fbfe:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800fc02:	3301      	adds	r3, #1
 800fc04:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800fc08:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d0ab      	beq.n	800fb68 <ProcessRadioRxDone+0x55c>
 800fc10:	e000      	b.n	800fc14 <ProcessRadioRxDone+0x608>
                    break;
 800fc12:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800fc14:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fc18:	2b01      	cmp	r3, #1
 800fc1a:	d117      	bne.n	800fc4c <ProcessRadioRxDone+0x640>
 800fc1c:	7bbb      	ldrb	r3, [r7, #14]
 800fc1e:	2b03      	cmp	r3, #3
 800fc20:	d10d      	bne.n	800fc3e <ProcessRadioRxDone+0x632>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800fc22:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fc26:	f003 0320 	and.w	r3, r3, #32
 800fc2a:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d106      	bne.n	800fc3e <ProcessRadioRxDone+0x632>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800fc30:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fc34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc38:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d006      	beq.n	800fc4c <ProcessRadioRxDone+0x640>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fc3e:	4b6c      	ldr	r3, [pc, #432]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fc40:	2201      	movs	r2, #1
 800fc42:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fc46:	f7ff fcbb 	bl	800f5c0 <PrepareRxDoneAbort>
                return;
 800fc4a:	e203      	b.n	8010054 <ProcessRadioRxDone+0xa48>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800fc4c:	7bb9      	ldrb	r1, [r7, #14]
 800fc4e:	4c67      	ldr	r4, [pc, #412]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fc50:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800fc54:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800fc58:	f107 0310 	add.w	r3, r7, #16
 800fc5c:	9301      	str	r3, [sp, #4]
 800fc5e:	f107 030f 	add.w	r3, r7, #15
 800fc62:	9300      	str	r3, [sp, #0]
 800fc64:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 800fc68:	f000 feec 	bl	8010a44 <GetFCntDown>
 800fc6c:	4603      	mov	r3, r0
 800fc6e:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800fc72:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d017      	beq.n	800fcaa <ProcessRadioRxDone+0x69e>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800fc7a:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fc7e:	2b07      	cmp	r3, #7
 800fc80:	d104      	bne.n	800fc8c <ProcessRadioRxDone+0x680>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800fc82:	4b5b      	ldr	r3, [pc, #364]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fc84:	2208      	movs	r2, #8
 800fc86:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800fc8a:	e003      	b.n	800fc94 <ProcessRadioRxDone+0x688>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fc8c:	4b58      	ldr	r3, [pc, #352]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fc8e:	2201      	movs	r2, #1
 800fc90:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800fc94:	693b      	ldr	r3, [r7, #16]
 800fc96:	4a56      	ldr	r2, [pc, #344]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fc98:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800fc9c:	693b      	ldr	r3, [r7, #16]
 800fc9e:	4a54      	ldr	r2, [pc, #336]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fca0:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
                PrepareRxDoneAbort( );
 800fca4:	f7ff fc8c 	bl	800f5c0 <PrepareRxDoneAbort>
                return;
 800fca8:	e1d4      	b.n	8010054 <ProcessRadioRxDone+0xa48>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800fcaa:	7bfa      	ldrb	r2, [r7, #15]
 800fcac:	6939      	ldr	r1, [r7, #16]
 800fcae:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800fcb2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800fcb6:	9300      	str	r3, [sp, #0]
 800fcb8:	460b      	mov	r3, r1
 800fcba:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800fcbe:	f005 ff5d 	bl	8015b7c <LoRaMacCryptoUnsecureMessage>
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800fcc8:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d00f      	beq.n	800fcf0 <ProcessRadioRxDone+0x6e4>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800fcd0:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fcd4:	2b02      	cmp	r3, #2
 800fcd6:	d104      	bne.n	800fce2 <ProcessRadioRxDone+0x6d6>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800fcd8:	4b45      	ldr	r3, [pc, #276]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fcda:	220a      	movs	r2, #10
 800fcdc:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800fce0:	e003      	b.n	800fcea <ProcessRadioRxDone+0x6de>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800fce2:	4b43      	ldr	r3, [pc, #268]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fce4:	220b      	movs	r2, #11
 800fce6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                PrepareRxDoneAbort( );
 800fcea:	f7ff fc69 	bl	800f5c0 <PrepareRxDoneAbort>
                return;
 800fcee:	e1b1      	b.n	8010054 <ProcessRadioRxDone+0xa48>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fcf0:	4b3f      	ldr	r3, [pc, #252]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 800fcf8:	4a3d      	ldr	r2, [pc, #244]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fcfa:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fcfe:	f882 3422 	strb.w	r3, [r2, #1058]	@ 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 800fd02:	4b3b      	ldr	r3, [pc, #236]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd04:	2200      	movs	r2, #0
 800fd06:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 800fd0a:	4b39      	ldr	r3, [pc, #228]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800fd12:	693b      	ldr	r3, [r7, #16]
 800fd14:	4a36      	ldr	r2, [pc, #216]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd16:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800fd1a:	693b      	ldr	r3, [r7, #16]
 800fd1c:	4a34      	ldr	r2, [pc, #208]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd1e:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800fd22:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fd26:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800fd2a:	b2db      	uxtb	r3, r3
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	bf14      	ite	ne
 800fd30:	2301      	movne	r3, #1
 800fd32:	2300      	moveq	r3, #0
 800fd34:	b2da      	uxtb	r2, r3
 800fd36:	4b2e      	ldr	r3, [pc, #184]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd38:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fd3c:	4b2c      	ldr	r3, [pc, #176]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd3e:	2200      	movs	r2, #0
 800fd40:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800fd44:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fd48:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800fd4c:	b2db      	uxtb	r3, r3
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	bf14      	ite	ne
 800fd52:	2301      	movne	r3, #1
 800fd54:	2300      	moveq	r3, #0
 800fd56:	b2da      	uxtb	r2, r3
 800fd58:	4b25      	ldr	r3, [pc, #148]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd5a:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800fd5e:	4b24      	ldr	r3, [pc, #144]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd60:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d004      	beq.n	800fd72 <ProcessRadioRxDone+0x766>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800fd68:	4b21      	ldr	r3, [pc, #132]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd6a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800fd6e:	2b01      	cmp	r3, #1
 800fd70:	d106      	bne.n	800fd80 <ProcessRadioRxDone+0x774>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800fd72:	4b1e      	ldr	r3, [pc, #120]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fd74:	2200      	movs	r2, #0
 800fd76:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 800fd78:	4b1c      	ldr	r3, [pc, #112]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fd7a:	2201      	movs	r2, #1
 800fd7c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800fd80:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fd84:	2b01      	cmp	r3, #1
 800fd86:	d104      	bne.n	800fd92 <ProcessRadioRxDone+0x786>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800fd88:	4b19      	ldr	r3, [pc, #100]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fd8a:	2202      	movs	r2, #2
 800fd8c:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
 800fd90:	e03a      	b.n	800fe08 <ProcessRadioRxDone+0x7fc>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800fd92:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fd96:	f023 031f 	bic.w	r3, r3, #31
 800fd9a:	b2db      	uxtb	r3, r3
 800fd9c:	2ba0      	cmp	r3, #160	@ 0xa0
 800fd9e:	d12b      	bne.n	800fdf8 <ProcessRadioRxDone+0x7ec>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800fda0:	4b12      	ldr	r3, [pc, #72]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fda2:	2201      	movs	r2, #1
 800fda4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800fda8:	4b10      	ldr	r3, [pc, #64]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fdaa:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d102      	bne.n	800fdb8 <ProcessRadioRxDone+0x7ac>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800fdb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fdb4:	4a0d      	ldr	r2, [pc, #52]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fdb6:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800fdb8:	4b0d      	ldr	r3, [pc, #52]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fdba:	2201      	movs	r2, #1
 800fdbc:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800fdc0:	4b0b      	ldr	r3, [pc, #44]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fdc2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d01e      	beq.n	800fe08 <ProcessRadioRxDone+0x7fc>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800fdca:	4b09      	ldr	r3, [pc, #36]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fdcc:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800fdd0:	2b01      	cmp	r3, #1
 800fdd2:	d019      	beq.n	800fe08 <ProcessRadioRxDone+0x7fc>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800fdd4:	4b05      	ldr	r3, [pc, #20]	@ (800fdec <ProcessRadioRxDone+0x7e0>)
 800fdd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdda:	4a05      	ldr	r2, [pc, #20]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fddc:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800fde0:	4b04      	ldr	r3, [pc, #16]	@ (800fdf4 <ProcessRadioRxDone+0x7e8>)
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	4a02      	ldr	r2, [pc, #8]	@ (800fdf0 <ProcessRadioRxDone+0x7e4>)
 800fde6:	f8c2 3498 	str.w	r3, [r2, #1176]	@ 0x498
 800fdea:	e00d      	b.n	800fe08 <ProcessRadioRxDone+0x7fc>
 800fdec:	20001124 	.word	0x20001124
 800fdf0:	20000be4 	.word	0x20000be4
 800fdf4:	20001d54 	.word	0x20001d54
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800fdf8:	4b98      	ldr	r3, [pc, #608]	@ (801005c <ProcessRadioRxDone+0xa50>)
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800fe00:	4b97      	ldr	r3, [pc, #604]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fe02:	2200      	movs	r2, #0
 800fe04:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
                }
            }

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800fe08:	4b94      	ldr	r3, [pc, #592]	@ (801005c <ProcessRadioRxDone+0xa50>)
 800fe0a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d106      	bne.n	800fe20 <ProcessRadioRxDone+0x814>
 800fe12:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fe16:	f003 0310 	and.w	r3, r3, #16
 800fe1a:	b2db      	uxtb	r3, r3
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d004      	beq.n	800fe2a <ProcessRadioRxDone+0x81e>
 800fe20:	4b8e      	ldr	r3, [pc, #568]	@ (801005c <ProcessRadioRxDone+0xa50>)
 800fe22:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d004      	beq.n	800fe34 <ProcessRadioRxDone+0x828>
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
 800fe2a:	4b8d      	ldr	r3, [pc, #564]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fe2c:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d003      	beq.n	800fe3c <ProcessRadioRxDone+0x830>
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800fe34:	4b8a      	ldr	r3, [pc, #552]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fe36:	2201      	movs	r2, #1
 800fe38:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800fe3c:	4b88      	ldr	r3, [pc, #544]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fe3e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fe42:	4a87      	ldr	r2, [pc, #540]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fe44:	f892 2440 	ldrb.w	r2, [r2, #1088]	@ 0x440
 800fe48:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800fe4c:	4618      	mov	r0, r3
 800fe4e:	f001 ffbb 	bl	8011dc8 <RemoveMacCommands>

            switch( fType )
 800fe52:	7bbb      	ldrb	r3, [r7, #14]
 800fe54:	2b03      	cmp	r3, #3
 800fe56:	d874      	bhi.n	800ff42 <ProcessRadioRxDone+0x936>
 800fe58:	a201      	add	r2, pc, #4	@ (adr r2, 800fe60 <ProcessRadioRxDone+0x854>)
 800fe5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe5e:	bf00      	nop
 800fe60:	0800fe71 	.word	0x0800fe71
 800fe64:	0800fec1 	.word	0x0800fec1
 800fe68:	0800fef7 	.word	0x0800fef7
 800fe6c:	0800ff1d 	.word	0x0800ff1d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800fe70:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fe74:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fe78:	b2db      	uxtb	r3, r3
 800fe7a:	461c      	mov	r4, r3
 800fe7c:	4b78      	ldr	r3, [pc, #480]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fe7e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fe82:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800fe86:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800fe8a:	f102 0010 	add.w	r0, r2, #16
 800fe8e:	9300      	str	r3, [sp, #0]
 800fe90:	460b      	mov	r3, r1
 800fe92:	4622      	mov	r2, r4
 800fe94:	2100      	movs	r1, #0
 800fe96:	f000 ff51 	bl	8010d3c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fe9a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fe9e:	4b70      	ldr	r3, [pc, #448]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fea0:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800fea4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fea6:	4a6e      	ldr	r2, [pc, #440]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fea8:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800feac:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800feb0:	4b6b      	ldr	r3, [pc, #428]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800feb2:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800feb6:	4b6a      	ldr	r3, [pc, #424]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800feb8:	2201      	movs	r2, #1
 800feba:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800febe:	e047      	b.n	800ff50 <ProcessRadioRxDone+0x944>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800fec0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fec4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fec8:	b2db      	uxtb	r3, r3
 800feca:	461c      	mov	r4, r3
 800fecc:	4b64      	ldr	r3, [pc, #400]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fece:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fed2:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800fed6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800feda:	f102 0010 	add.w	r0, r2, #16
 800fede:	9300      	str	r3, [sp, #0]
 800fee0:	460b      	mov	r3, r1
 800fee2:	4622      	mov	r2, r4
 800fee4:	2100      	movs	r1, #0
 800fee6:	f000 ff29 	bl	8010d3c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800feea:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800feee:	4b5c      	ldr	r3, [pc, #368]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fef0:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800fef4:	e02c      	b.n	800ff50 <ProcessRadioRxDone+0x944>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800fef6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800fef8:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800fefc:	4b58      	ldr	r3, [pc, #352]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fefe:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ff02:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800ff06:	9300      	str	r3, [sp, #0]
 800ff08:	460b      	mov	r3, r1
 800ff0a:	2100      	movs	r1, #0
 800ff0c:	f000 ff16 	bl	8010d3c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ff10:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ff14:	4b52      	ldr	r3, [pc, #328]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff16:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800ff1a:	e019      	b.n	800ff50 <ProcessRadioRxDone+0x944>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ff1c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ff20:	4b4f      	ldr	r3, [pc, #316]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff22:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ff26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ff28:	4a4d      	ldr	r2, [pc, #308]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff2a:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ff2e:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800ff32:	4b4b      	ldr	r3, [pc, #300]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff34:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800ff38:	4b49      	ldr	r3, [pc, #292]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff3a:	2201      	movs	r2, #1
 800ff3c:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800ff40:	e006      	b.n	800ff50 <ProcessRadioRxDone+0x944>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ff42:	4b47      	ldr	r3, [pc, #284]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff44:	2201      	movs	r2, #1
 800ff46:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                    PrepareRxDoneAbort( );
 800ff4a:	f7ff fb39 	bl	800f5c0 <PrepareRxDoneAbort>
                    break;
 800ff4e:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800ff50:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800ff54:	2be0      	cmp	r3, #224	@ 0xe0
 800ff56:	d118      	bne.n	800ff8a <ProcessRadioRxDone+0x97e>
 800ff58:	4b40      	ldr	r3, [pc, #256]	@ (801005c <ProcessRadioRxDone+0xa50>)
 800ff5a:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800ff5e:	f083 0301 	eor.w	r3, r3, #1
 800ff62:	b2db      	uxtb	r3, r3
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d010      	beq.n	800ff8a <ProcessRadioRxDone+0x97e>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ff68:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ff6c:	4b3c      	ldr	r3, [pc, #240]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff6e:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 800ff72:	4b3b      	ldr	r3, [pc, #236]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff74:	2200      	movs	r2, #0
 800ff76:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 800ff7a:	4b39      	ldr	r3, [pc, #228]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.RxData = false;
 800ff82:	4b37      	ldr	r3, [pc, #220]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff84:	2200      	movs	r2, #0
 800ff86:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800ff8a:	4a35      	ldr	r2, [pc, #212]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ff8c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ff90:	f043 0302 	orr.w	r3, r3, #2
 800ff94:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

            break;
 800ff98:	e037      	b.n	801000a <ProcessRadioRxDone+0x9fe>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800ff9a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800ff9e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800ffa2:	18d1      	adds	r1, r2, r3
 800ffa4:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800ffa8:	b29b      	uxth	r3, r3
 800ffaa:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ffae:	1ad3      	subs	r3, r2, r3
 800ffb0:	b29b      	uxth	r3, r3
 800ffb2:	461a      	mov	r2, r3
 800ffb4:	482b      	ldr	r0, [pc, #172]	@ (8010064 <ProcessRadioRxDone+0xa58>)
 800ffb6:	f008 fd22 	bl	80189fe <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800ffba:	4b29      	ldr	r3, [pc, #164]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ffbc:	2203      	movs	r2, #3
 800ffbe:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ffc2:	4b27      	ldr	r3, [pc, #156]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800ffca:	4b25      	ldr	r3, [pc, #148]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ffcc:	4a25      	ldr	r2, [pc, #148]	@ (8010064 <ProcessRadioRxDone+0xa58>)
 800ffce:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800ffd2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ffd6:	b2da      	uxtb	r2, r3
 800ffd8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800ffdc:	1ad3      	subs	r3, r2, r3
 800ffde:	b2da      	uxtb	r2, r3
 800ffe0:	4b1f      	ldr	r3, [pc, #124]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ffe2:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800ffe6:	4a1e      	ldr	r2, [pc, #120]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800ffe8:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ffec:	f043 0302 	orr.w	r3, r3, #2
 800fff0:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            break;
 800fff4:	e009      	b.n	801000a <ProcessRadioRxDone+0x9fe>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fff6:	4b1a      	ldr	r3, [pc, #104]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 800fff8:	2201      	movs	r2, #1
 800fffa:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            PrepareRxDoneAbort( );
 800fffe:	f7ff fadf 	bl	800f5c0 <PrepareRxDoneAbort>
            break;
 8010002:	e002      	b.n	801000a <ProcessRadioRxDone+0x9fe>
                        break;
 8010004:	bf00      	nop
 8010006:	e000      	b.n	801000a <ProcessRadioRxDone+0x9fe>
            break;
 8010008:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801000a:	4b15      	ldr	r3, [pc, #84]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 801000c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8010010:	2b00      	cmp	r3, #0
 8010012:	d004      	beq.n	801001e <ProcessRadioRxDone+0xa12>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8010014:	4b12      	ldr	r3, [pc, #72]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 8010016:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801001a:	2b01      	cmp	r3, #1
 801001c:	d10c      	bne.n	8010038 <ProcessRadioRxDone+0xa2c>
    {
        if( MacCtx.NodeAckRequested == true )
 801001e:	4b10      	ldr	r3, [pc, #64]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 8010020:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010024:	2b00      	cmp	r3, #0
 8010026:	d007      	beq.n	8010038 <ProcessRadioRxDone+0xa2c>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 8010028:	4b0d      	ldr	r3, [pc, #52]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 801002a:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 801002e:	2b00      	cmp	r3, #0
 8010030:	d002      	beq.n	8010038 <ProcessRadioRxDone+0xa2c>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 8010032:	2000      	movs	r0, #0
 8010034:	f000 fcec 	bl	8010a10 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 8010038:	4b09      	ldr	r3, [pc, #36]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 801003a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 801003e:	2b02      	cmp	r3, #2
 8010040:	d006      	beq.n	8010050 <ProcessRadioRxDone+0xa44>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 8010042:	4a07      	ldr	r2, [pc, #28]	@ (8010060 <ProcessRadioRxDone+0xa54>)
 8010044:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010048:	f043 0310 	orr.w	r3, r3, #16
 801004c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 8010050:	f7ff f9f8 	bl	800f444 <UpdateRxSlotIdleState>
}
 8010054:	379c      	adds	r7, #156	@ 0x9c
 8010056:	46bd      	mov	sp, r7
 8010058:	bd90      	pop	{r4, r7, pc}
 801005a:	bf00      	nop
 801005c:	20001124 	.word	0x20001124
 8010060:	20000be4 	.word	0x20000be4
 8010064:	20000e1c 	.word	0x20000e1c

08010068 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 8010068:	b580      	push	{r7, lr}
 801006a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 801006c:	4b11      	ldr	r3, [pc, #68]	@ (80100b4 <ProcessRadioTxTimeout+0x4c>)
 801006e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010072:	2b02      	cmp	r3, #2
 8010074:	d002      	beq.n	801007c <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 8010076:	4b10      	ldr	r3, [pc, #64]	@ (80100b8 <ProcessRadioTxTimeout+0x50>)
 8010078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801007a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 801007c:	f7ff f9e2 	bl	800f444 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8010080:	4b0e      	ldr	r3, [pc, #56]	@ (80100bc <ProcessRadioTxTimeout+0x54>)
 8010082:	2202      	movs	r2, #2
 8010084:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8010088:	2002      	movs	r0, #2
 801008a:	f004 fef1 	bl	8014e70 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 801008e:	4b0b      	ldr	r3, [pc, #44]	@ (80100bc <ProcessRadioTxTimeout+0x54>)
 8010090:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010094:	2b00      	cmp	r3, #0
 8010096:	d003      	beq.n	80100a0 <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 8010098:	4b08      	ldr	r3, [pc, #32]	@ (80100bc <ProcessRadioTxTimeout+0x54>)
 801009a:	2201      	movs	r2, #1
 801009c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 80100a0:	4a06      	ldr	r2, [pc, #24]	@ (80100bc <ProcessRadioTxTimeout+0x54>)
 80100a2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80100a6:	f043 0310 	orr.w	r3, r3, #16
 80100aa:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
}
 80100ae:	bf00      	nop
 80100b0:	bd80      	pop	{r7, pc}
 80100b2:	bf00      	nop
 80100b4:	20001124 	.word	0x20001124
 80100b8:	080214dc 	.word	0x080214dc
 80100bc:	20000be4 	.word	0x20000be4

080100c0 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 80100c0:	b580      	push	{r7, lr}
 80100c2:	b084      	sub	sp, #16
 80100c4:	af00      	add	r7, sp, #0
 80100c6:	4603      	mov	r3, r0
 80100c8:	460a      	mov	r2, r1
 80100ca:	71fb      	strb	r3, [r7, #7]
 80100cc:	4613      	mov	r3, r2
 80100ce:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 80100d0:	2300      	movs	r3, #0
 80100d2:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 80100d4:	4b3d      	ldr	r3, [pc, #244]	@ (80101cc <HandleRadioRxErrorTimeout+0x10c>)
 80100d6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80100da:	2b02      	cmp	r3, #2
 80100dc:	d002      	beq.n	80100e4 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 80100de:	4b3c      	ldr	r3, [pc, #240]	@ (80101d0 <HandleRadioRxErrorTimeout+0x110>)
 80100e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100e2:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80100e4:	f004 f9ee 	bl	80144c4 <LoRaMacClassBIsBeaconExpected>
 80100e8:	4603      	mov	r3, r0
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d007      	beq.n	80100fe <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 80100ee:	2002      	movs	r0, #2
 80100f0:	f004 f99c 	bl	801442c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 80100f4:	2000      	movs	r0, #0
 80100f6:	f004 f9be 	bl	8014476 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 80100fa:	2301      	movs	r3, #1
 80100fc:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80100fe:	4b33      	ldr	r3, [pc, #204]	@ (80101cc <HandleRadioRxErrorTimeout+0x10c>)
 8010100:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010104:	2b01      	cmp	r3, #1
 8010106:	d119      	bne.n	801013c <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010108:	f004 f9e3 	bl	80144d2 <LoRaMacClassBIsPingExpected>
 801010c:	4603      	mov	r3, r0
 801010e:	2b00      	cmp	r3, #0
 8010110:	d007      	beq.n	8010122 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8010112:	2000      	movs	r0, #0
 8010114:	f004 f994 	bl	8014440 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8010118:	2000      	movs	r0, #0
 801011a:	f004 f9b5 	bl	8014488 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 801011e:	2301      	movs	r3, #1
 8010120:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010122:	f004 f9dd 	bl	80144e0 <LoRaMacClassBIsMulticastExpected>
 8010126:	4603      	mov	r3, r0
 8010128:	2b00      	cmp	r3, #0
 801012a:	d007      	beq.n	801013c <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801012c:	2000      	movs	r0, #0
 801012e:	f004 f991 	bl	8014454 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8010132:	2000      	movs	r0, #0
 8010134:	f004 f9b1 	bl	801449a <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8010138:	2301      	movs	r3, #1
 801013a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 801013c:	7bfb      	ldrb	r3, [r7, #15]
 801013e:	f083 0301 	eor.w	r3, r3, #1
 8010142:	b2db      	uxtb	r3, r3
 8010144:	2b00      	cmp	r3, #0
 8010146:	d03b      	beq.n	80101c0 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8010148:	4b22      	ldr	r3, [pc, #136]	@ (80101d4 <HandleRadioRxErrorTimeout+0x114>)
 801014a:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 801014e:	2b00      	cmp	r3, #0
 8010150:	d122      	bne.n	8010198 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 8010152:	4b20      	ldr	r3, [pc, #128]	@ (80101d4 <HandleRadioRxErrorTimeout+0x114>)
 8010154:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010158:	2b00      	cmp	r3, #0
 801015a:	d003      	beq.n	8010164 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 801015c:	4a1d      	ldr	r2, [pc, #116]	@ (80101d4 <HandleRadioRxErrorTimeout+0x114>)
 801015e:	79fb      	ldrb	r3, [r7, #7]
 8010160:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8010164:	79fb      	ldrb	r3, [r7, #7]
 8010166:	4618      	mov	r0, r3
 8010168:	f004 fe82 	bl	8014e70 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 801016c:	4b17      	ldr	r3, [pc, #92]	@ (80101cc <HandleRadioRxErrorTimeout+0x10c>)
 801016e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010170:	4618      	mov	r0, r3
 8010172:	f00c fec3 	bl	801cefc <UTIL_TIMER_GetElapsedTime>
 8010176:	4602      	mov	r2, r0
 8010178:	4b16      	ldr	r3, [pc, #88]	@ (80101d4 <HandleRadioRxErrorTimeout+0x114>)
 801017a:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 801017e:	429a      	cmp	r2, r3
 8010180:	d31e      	bcc.n	80101c0 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8010182:	4815      	ldr	r0, [pc, #84]	@ (80101d8 <HandleRadioRxErrorTimeout+0x118>)
 8010184:	f00c fd8e 	bl	801cca4 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8010188:	4a12      	ldr	r2, [pc, #72]	@ (80101d4 <HandleRadioRxErrorTimeout+0x114>)
 801018a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801018e:	f043 0310 	orr.w	r3, r3, #16
 8010192:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8010196:	e013      	b.n	80101c0 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8010198:	4b0e      	ldr	r3, [pc, #56]	@ (80101d4 <HandleRadioRxErrorTimeout+0x114>)
 801019a:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d003      	beq.n	80101aa <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 80101a2:	4a0c      	ldr	r2, [pc, #48]	@ (80101d4 <HandleRadioRxErrorTimeout+0x114>)
 80101a4:	79bb      	ldrb	r3, [r7, #6]
 80101a6:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 80101aa:	79bb      	ldrb	r3, [r7, #6]
 80101ac:	4618      	mov	r0, r3
 80101ae:	f004 fe5f 	bl	8014e70 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 80101b2:	4a08      	ldr	r2, [pc, #32]	@ (80101d4 <HandleRadioRxErrorTimeout+0x114>)
 80101b4:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80101b8:	f043 0310 	orr.w	r3, r3, #16
 80101bc:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 80101c0:	f7ff f940 	bl	800f444 <UpdateRxSlotIdleState>
}
 80101c4:	bf00      	nop
 80101c6:	3710      	adds	r7, #16
 80101c8:	46bd      	mov	sp, r7
 80101ca:	bd80      	pop	{r7, pc}
 80101cc:	20001124 	.word	0x20001124
 80101d0:	080214dc 	.word	0x080214dc
 80101d4:	20000be4 	.word	0x20000be4
 80101d8:	20000f7c 	.word	0x20000f7c

080101dc <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 80101e0:	2106      	movs	r1, #6
 80101e2:	2005      	movs	r0, #5
 80101e4:	f7ff ff6c 	bl	80100c0 <HandleRadioRxErrorTimeout>
}
 80101e8:	bf00      	nop
 80101ea:	bd80      	pop	{r7, pc}

080101ec <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 80101f0:	2104      	movs	r1, #4
 80101f2:	2003      	movs	r0, #3
 80101f4:	f7ff ff64 	bl	80100c0 <HandleRadioRxErrorTimeout>
}
 80101f8:	bf00      	nop
 80101fa:	bd80      	pop	{r7, pc}

080101fc <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b084      	sub	sp, #16
 8010200:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010202:	f3ef 8310 	mrs	r3, PRIMASK
 8010206:	607b      	str	r3, [r7, #4]
  return(result);
 8010208:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 801020a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801020c:	b672      	cpsid	i
}
 801020e:	bf00      	nop
    events = LoRaMacRadioEvents;
 8010210:	4b1d      	ldr	r3, [pc, #116]	@ (8010288 <LoRaMacHandleIrqEvents+0x8c>)
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8010216:	4b1c      	ldr	r3, [pc, #112]	@ (8010288 <LoRaMacHandleIrqEvents+0x8c>)
 8010218:	2200      	movs	r2, #0
 801021a:	601a      	str	r2, [r3, #0]
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010220:	68bb      	ldr	r3, [r7, #8]
 8010222:	f383 8810 	msr	PRIMASK, r3
}
 8010226:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d027      	beq.n	801027e <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 801022e:	783b      	ldrb	r3, [r7, #0]
 8010230:	f003 0320 	and.w	r3, r3, #32
 8010234:	b2db      	uxtb	r3, r3
 8010236:	2b00      	cmp	r3, #0
 8010238:	d001      	beq.n	801023e <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 801023a:	f7ff f91b 	bl	800f474 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 801023e:	783b      	ldrb	r3, [r7, #0]
 8010240:	f003 0310 	and.w	r3, r3, #16
 8010244:	b2db      	uxtb	r3, r3
 8010246:	2b00      	cmp	r3, #0
 8010248:	d001      	beq.n	801024e <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 801024a:	f7ff f9df 	bl	800f60c <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 801024e:	783b      	ldrb	r3, [r7, #0]
 8010250:	f003 0308 	and.w	r3, r3, #8
 8010254:	b2db      	uxtb	r3, r3
 8010256:	2b00      	cmp	r3, #0
 8010258:	d001      	beq.n	801025e <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 801025a:	f7ff ff05 	bl	8010068 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 801025e:	783b      	ldrb	r3, [r7, #0]
 8010260:	f003 0304 	and.w	r3, r3, #4
 8010264:	b2db      	uxtb	r3, r3
 8010266:	2b00      	cmp	r3, #0
 8010268:	d001      	beq.n	801026e <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 801026a:	f7ff ffb7 	bl	80101dc <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 801026e:	783b      	ldrb	r3, [r7, #0]
 8010270:	f003 0302 	and.w	r3, r3, #2
 8010274:	b2db      	uxtb	r3, r3
 8010276:	2b00      	cmp	r3, #0
 8010278:	d001      	beq.n	801027e <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 801027a:	f7ff ffb7 	bl	80101ec <ProcessRadioRxTimeout>
        }
    }
}
 801027e:	bf00      	nop
 8010280:	3710      	adds	r7, #16
 8010282:	46bd      	mov	sp, r7
 8010284:	bd80      	pop	{r7, pc}
 8010286:	bf00      	nop
 8010288:	20001d4c 	.word	0x20001d4c

0801028c <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 801028c:	b480      	push	{r7}
 801028e:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 8010290:	4b10      	ldr	r3, [pc, #64]	@ (80102d4 <LoRaMacIsBusy+0x48>)
 8010292:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010296:	2b01      	cmp	r3, #1
 8010298:	d101      	bne.n	801029e <LoRaMacIsBusy+0x12>
    {
        return false;
 801029a:	2300      	movs	r3, #0
 801029c:	e015      	b.n	80102ca <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 801029e:	4b0e      	ldr	r3, [pc, #56]	@ (80102d8 <LoRaMacIsBusy+0x4c>)
 80102a0:	781b      	ldrb	r3, [r3, #0]
 80102a2:	f003 0301 	and.w	r3, r3, #1
 80102a6:	b2db      	uxtb	r3, r3
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d001      	beq.n	80102b0 <LoRaMacIsBusy+0x24>
    {
        return true;
 80102ac:	2301      	movs	r3, #1
 80102ae:	e00c      	b.n	80102ca <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80102b0:	4b08      	ldr	r3, [pc, #32]	@ (80102d4 <LoRaMacIsBusy+0x48>)
 80102b2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d106      	bne.n	80102c8 <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 80102ba:	4b06      	ldr	r3, [pc, #24]	@ (80102d4 <LoRaMacIsBusy+0x48>)
 80102bc:	f893 3492 	ldrb.w	r3, [r3, #1170]	@ 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80102c0:	2b01      	cmp	r3, #1
 80102c2:	d101      	bne.n	80102c8 <LoRaMacIsBusy+0x3c>
    {
        return false;
 80102c4:	2300      	movs	r3, #0
 80102c6:	e000      	b.n	80102ca <LoRaMacIsBusy+0x3e>
    }
    return true;
 80102c8:	2301      	movs	r3, #1
}
 80102ca:	4618      	mov	r0, r3
 80102cc:	46bd      	mov	sp, r7
 80102ce:	bc80      	pop	{r7}
 80102d0:	4770      	bx	lr
 80102d2:	bf00      	nop
 80102d4:	20000be4 	.word	0x20000be4
 80102d8:	20001d4c 	.word	0x20001d4c

080102dc <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 80102dc:	b480      	push	{r7}
 80102de:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 80102e0:	4b05      	ldr	r3, [pc, #20]	@ (80102f8 <LoRaMacIsStopped+0x1c>)
 80102e2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80102e6:	2b01      	cmp	r3, #1
 80102e8:	d101      	bne.n	80102ee <LoRaMacIsStopped+0x12>
    {
        return true;
 80102ea:	2301      	movs	r3, #1
 80102ec:	e000      	b.n	80102f0 <LoRaMacIsStopped+0x14>
    }
    return false;
 80102ee:	2300      	movs	r3, #0
}
 80102f0:	4618      	mov	r0, r3
 80102f2:	46bd      	mov	sp, r7
 80102f4:	bc80      	pop	{r7}
 80102f6:	4770      	bx	lr
 80102f8:	20000be4 	.word	0x20000be4

080102fc <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 80102fc:	b480      	push	{r7}
 80102fe:	b083      	sub	sp, #12
 8010300:	af00      	add	r7, sp, #0
 8010302:	4603      	mov	r3, r0
 8010304:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8010306:	4a04      	ldr	r2, [pc, #16]	@ (8010318 <LoRaMacEnableRequests+0x1c>)
 8010308:	79fb      	ldrb	r3, [r7, #7]
 801030a:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
}
 801030e:	bf00      	nop
 8010310:	370c      	adds	r7, #12
 8010312:	46bd      	mov	sp, r7
 8010314:	bc80      	pop	{r7}
 8010316:	4770      	bx	lr
 8010318:	20000be4 	.word	0x20000be4

0801031c <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b082      	sub	sp, #8
 8010320:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8010322:	4b2c      	ldr	r3, [pc, #176]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 8010324:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010328:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 801032a:	4b2a      	ldr	r3, [pc, #168]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 801032c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010330:	2b00      	cmp	r3, #0
 8010332:	d14a      	bne.n	80103ca <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8010334:	4b27      	ldr	r3, [pc, #156]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 8010336:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801033a:	f003 0301 	and.w	r3, r3, #1
 801033e:	b2db      	uxtb	r3, r3
 8010340:	2b00      	cmp	r3, #0
 8010342:	d006      	beq.n	8010352 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8010344:	4a23      	ldr	r2, [pc, #140]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 8010346:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801034a:	f023 0301 	bic.w	r3, r3, #1
 801034e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010352:	4b20      	ldr	r3, [pc, #128]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 8010354:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010358:	f003 0304 	and.w	r3, r3, #4
 801035c:	b2db      	uxtb	r3, r3
 801035e:	2b00      	cmp	r3, #0
 8010360:	d006      	beq.n	8010370 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8010362:	4a1c      	ldr	r2, [pc, #112]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 8010364:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010368:	f023 0304 	bic.w	r3, r3, #4
 801036c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8010370:	2001      	movs	r0, #1
 8010372:	f7ff ffc3 	bl	80102fc <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8010376:	793b      	ldrb	r3, [r7, #4]
 8010378:	f003 0301 	and.w	r3, r3, #1
 801037c:	b2db      	uxtb	r3, r3
 801037e:	2b00      	cmp	r3, #0
 8010380:	d005      	beq.n	801038e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8010382:	4b14      	ldr	r3, [pc, #80]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 8010384:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	4813      	ldr	r0, [pc, #76]	@ (80103d8 <LoRaMacHandleRequestEvents+0xbc>)
 801038c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 801038e:	793b      	ldrb	r3, [r7, #4]
 8010390:	f003 0304 	and.w	r3, r3, #4
 8010394:	b2db      	uxtb	r3, r3
 8010396:	2b00      	cmp	r3, #0
 8010398:	d00e      	beq.n	80103b8 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 801039a:	4810      	ldr	r0, [pc, #64]	@ (80103dc <LoRaMacHandleRequestEvents+0xc0>)
 801039c:	f004 fdb6 	bl	8014f0c <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 80103a0:	f004 fe06 	bl	8014fb0 <LoRaMacConfirmQueueGetCnt>
 80103a4:	4603      	mov	r3, r0
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d006      	beq.n	80103b8 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 80103aa:	4a0a      	ldr	r2, [pc, #40]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 80103ac:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80103b0:	f043 0304 	orr.w	r3, r3, #4
 80103b4:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 80103b8:	f004 f8b0 	bl	801451c <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 80103bc:	4a05      	ldr	r2, [pc, #20]	@ (80103d4 <LoRaMacHandleRequestEvents+0xb8>)
 80103be:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80103c2:	f023 0310 	bic.w	r3, r3, #16
 80103c6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 80103ca:	bf00      	nop
 80103cc:	3708      	adds	r7, #8
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}
 80103d2:	bf00      	nop
 80103d4:	20000be4 	.word	0x20000be4
 80103d8:	20001024 	.word	0x20001024
 80103dc:	20001038 	.word	0x20001038

080103e0 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 80103e0:	b580      	push	{r7, lr}
 80103e2:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 80103e4:	4b16      	ldr	r3, [pc, #88]	@ (8010440 <LoRaMacHandleIndicationEvents+0x60>)
 80103e6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80103ea:	f003 0308 	and.w	r3, r3, #8
 80103ee:	b2db      	uxtb	r3, r3
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d00d      	beq.n	8010410 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 80103f4:	4a12      	ldr	r2, [pc, #72]	@ (8010440 <LoRaMacHandleIndicationEvents+0x60>)
 80103f6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80103fa:	f023 0308 	bic.w	r3, r3, #8
 80103fe:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 8010402:	4b0f      	ldr	r3, [pc, #60]	@ (8010440 <LoRaMacHandleIndicationEvents+0x60>)
 8010404:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010408:	68db      	ldr	r3, [r3, #12]
 801040a:	490e      	ldr	r1, [pc, #56]	@ (8010444 <LoRaMacHandleIndicationEvents+0x64>)
 801040c:	480e      	ldr	r0, [pc, #56]	@ (8010448 <LoRaMacHandleIndicationEvents+0x68>)
 801040e:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8010410:	4b0b      	ldr	r3, [pc, #44]	@ (8010440 <LoRaMacHandleIndicationEvents+0x60>)
 8010412:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010416:	f003 0302 	and.w	r3, r3, #2
 801041a:	b2db      	uxtb	r3, r3
 801041c:	2b00      	cmp	r3, #0
 801041e:	d00d      	beq.n	801043c <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8010420:	4a07      	ldr	r2, [pc, #28]	@ (8010440 <LoRaMacHandleIndicationEvents+0x60>)
 8010422:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010426:	f023 0302 	bic.w	r3, r3, #2
 801042a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 801042e:	4b04      	ldr	r3, [pc, #16]	@ (8010440 <LoRaMacHandleIndicationEvents+0x60>)
 8010430:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010434:	685b      	ldr	r3, [r3, #4]
 8010436:	4903      	ldr	r1, [pc, #12]	@ (8010444 <LoRaMacHandleIndicationEvents+0x64>)
 8010438:	4804      	ldr	r0, [pc, #16]	@ (801044c <LoRaMacHandleIndicationEvents+0x6c>)
 801043a:	4798      	blx	r3
    }
}
 801043c:	bf00      	nop
 801043e:	bd80      	pop	{r7, pc}
 8010440:	20000be4 	.word	0x20000be4
 8010444:	20001070 	.word	0x20001070
 8010448:	2000104c 	.word	0x2000104c
 801044c:	20001004 	.word	0x20001004

08010450 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 8010450:	b580      	push	{r7, lr}
 8010452:	b082      	sub	sp, #8
 8010454:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8010456:	4b2a      	ldr	r3, [pc, #168]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 8010458:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801045c:	f003 0301 	and.w	r3, r3, #1
 8010460:	b2db      	uxtb	r3, r3
 8010462:	2b00      	cmp	r3, #0
 8010464:	d048      	beq.n	80104f8 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 8010466:	2300      	movs	r3, #0
 8010468:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 801046a:	2300      	movs	r3, #0
 801046c:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 801046e:	4b24      	ldr	r3, [pc, #144]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 8010470:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8010474:	2b00      	cmp	r3, #0
 8010476:	d004      	beq.n	8010482 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8010478:	4b21      	ldr	r3, [pc, #132]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 801047a:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 801047e:	2b03      	cmp	r3, #3
 8010480:	d104      	bne.n	801048c <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8010482:	f002 f96f 	bl	8012764 <CheckRetransUnconfirmedUplink>
 8010486:	4603      	mov	r3, r0
 8010488:	71fb      	strb	r3, [r7, #7]
 801048a:	e010      	b.n	80104ae <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 801048c:	4b1c      	ldr	r3, [pc, #112]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 801048e:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8010492:	2b01      	cmp	r3, #1
 8010494:	d10b      	bne.n	80104ae <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 8010496:	4b1a      	ldr	r3, [pc, #104]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 8010498:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 801049c:	2b00      	cmp	r3, #0
 801049e:	d004      	beq.n	80104aa <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 80104a0:	f002 f98c 	bl	80127bc <CheckRetransConfirmedUplink>
 80104a4:	4603      	mov	r3, r0
 80104a6:	71fb      	strb	r3, [r7, #7]
 80104a8:	e001      	b.n	80104ae <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 80104aa:	2301      	movs	r3, #1
 80104ac:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 80104ae:	79fb      	ldrb	r3, [r7, #7]
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d00d      	beq.n	80104d0 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 80104b4:	4813      	ldr	r0, [pc, #76]	@ (8010504 <LoRaMacHandleMcpsRequest+0xb4>)
 80104b6:	f00c fbf5 	bl	801cca4 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 80104ba:	4b11      	ldr	r3, [pc, #68]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 80104bc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80104c0:	f023 0320 	bic.w	r3, r3, #32
 80104c4:	4a0e      	ldr	r2, [pc, #56]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 80104c6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 80104ca:	f002 f9b1 	bl	8012830 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 80104ce:	e013      	b.n	80104f8 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 80104d0:	79bb      	ldrb	r3, [r7, #6]
 80104d2:	f083 0301 	eor.w	r3, r3, #1
 80104d6:	b2db      	uxtb	r3, r3
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d00d      	beq.n	80104f8 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 80104dc:	4a08      	ldr	r2, [pc, #32]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 80104de:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80104e2:	f023 0310 	bic.w	r3, r3, #16
 80104e6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 80104ea:	4b05      	ldr	r3, [pc, #20]	@ (8010500 <LoRaMacHandleMcpsRequest+0xb0>)
 80104ec:	2200      	movs	r2, #0
 80104ee:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            OnTxDelayedTimerEvent( NULL );
 80104f2:	2000      	movs	r0, #0
 80104f4:	f000 f9c8 	bl	8010888 <OnTxDelayedTimerEvent>
}
 80104f8:	bf00      	nop
 80104fa:	3708      	adds	r7, #8
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bd80      	pop	{r7, pc}
 8010500:	20000be4 	.word	0x20000be4
 8010504:	20000f4c 	.word	0x20000f4c

08010508 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8010508:	b580      	push	{r7, lr}
 801050a:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 801050c:	4b18      	ldr	r3, [pc, #96]	@ (8010570 <LoRaMacHandleMlmeRequest+0x68>)
 801050e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010512:	f003 0304 	and.w	r3, r3, #4
 8010516:	b2db      	uxtb	r3, r3
 8010518:	2b00      	cmp	r3, #0
 801051a:	d026      	beq.n	801056a <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 801051c:	2001      	movs	r0, #1
 801051e:	f004 fcdb 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 8010522:	4603      	mov	r3, r0
 8010524:	2b00      	cmp	r3, #0
 8010526:	d012      	beq.n	801054e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8010528:	2001      	movs	r0, #1
 801052a:	f004 fc77 	bl	8014e1c <LoRaMacConfirmQueueGetStatus>
 801052e:	4603      	mov	r3, r0
 8010530:	2b00      	cmp	r3, #0
 8010532:	d103      	bne.n	801053c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 8010534:	4b0e      	ldr	r3, [pc, #56]	@ (8010570 <LoRaMacHandleMlmeRequest+0x68>)
 8010536:	2200      	movs	r2, #0
 8010538:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801053c:	4b0c      	ldr	r3, [pc, #48]	@ (8010570 <LoRaMacHandleMlmeRequest+0x68>)
 801053e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010542:	f023 0302 	bic.w	r3, r3, #2
 8010546:	4a0a      	ldr	r2, [pc, #40]	@ (8010570 <LoRaMacHandleMlmeRequest+0x68>)
 8010548:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 801054c:	e00d      	b.n	801056a <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 801054e:	2006      	movs	r0, #6
 8010550:	f004 fcc2 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 8010554:	4603      	mov	r3, r0
 8010556:	2b00      	cmp	r3, #0
 8010558:	d007      	beq.n	801056a <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801055a:	4b05      	ldr	r3, [pc, #20]	@ (8010570 <LoRaMacHandleMlmeRequest+0x68>)
 801055c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010560:	f023 0302 	bic.w	r3, r3, #2
 8010564:	4a02      	ldr	r2, [pc, #8]	@ (8010570 <LoRaMacHandleMlmeRequest+0x68>)
 8010566:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 801056a:	bf00      	nop
 801056c:	bd80      	pop	{r7, pc}
 801056e:	bf00      	nop
 8010570:	20000be4 	.word	0x20000be4

08010574 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8010574:	b580      	push	{r7, lr}
 8010576:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8010578:	200b      	movs	r0, #11
 801057a:	f004 fcad 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 801057e:	4603      	mov	r3, r0
 8010580:	2b00      	cmp	r3, #0
 8010582:	d019      	beq.n	80105b8 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8010584:	4b0e      	ldr	r3, [pc, #56]	@ (80105c0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010586:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801058a:	f003 0301 	and.w	r3, r3, #1
 801058e:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8010590:	2b00      	cmp	r3, #0
 8010592:	d111      	bne.n	80105b8 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010594:	4b0a      	ldr	r3, [pc, #40]	@ (80105c0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010596:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801059a:	f003 0304 	and.w	r3, r3, #4
 801059e:	b2db      	uxtb	r3, r3
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d009      	beq.n	80105b8 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80105a4:	4b06      	ldr	r3, [pc, #24]	@ (80105c0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 80105a6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80105aa:	f023 0302 	bic.w	r3, r3, #2
 80105ae:	4a04      	ldr	r2, [pc, #16]	@ (80105c0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 80105b0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 80105b4:	2301      	movs	r3, #1
 80105b6:	e000      	b.n	80105ba <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 80105b8:	2300      	movs	r3, #0
}
 80105ba:	4618      	mov	r0, r3
 80105bc:	bd80      	pop	{r7, pc}
 80105be:	bf00      	nop
 80105c0:	20000be4 	.word	0x20000be4

080105c4 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 80105c4:	b480      	push	{r7}
 80105c6:	b083      	sub	sp, #12
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	4603      	mov	r3, r0
 80105cc:	71fb      	strb	r3, [r7, #7]
 80105ce:	460b      	mov	r3, r1
 80105d0:	71bb      	strb	r3, [r7, #6]
 80105d2:	4613      	mov	r3, r2
 80105d4:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 80105d6:	79fb      	ldrb	r3, [r7, #7]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d00a      	beq.n	80105f2 <CheckForMinimumAbpDatarate+0x2e>
 80105dc:	79bb      	ldrb	r3, [r7, #6]
 80105de:	2b01      	cmp	r3, #1
 80105e0:	d107      	bne.n	80105f2 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 80105e2:	797b      	ldrb	r3, [r7, #5]
 80105e4:	f083 0301 	eor.w	r3, r3, #1
 80105e8:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d001      	beq.n	80105f2 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 80105ee:	2301      	movs	r3, #1
 80105f0:	e000      	b.n	80105f4 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 80105f2:	2300      	movs	r3, #0
}
 80105f4:	4618      	mov	r0, r3
 80105f6:	370c      	adds	r7, #12
 80105f8:	46bd      	mov	sp, r7
 80105fa:	bc80      	pop	{r7}
 80105fc:	4770      	bx	lr
	...

08010600 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 8010600:	b480      	push	{r7}
 8010602:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8010604:	4b0d      	ldr	r3, [pc, #52]	@ (801063c <LoRaMacCheckForRxAbort+0x3c>)
 8010606:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801060a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801060e:	2b00      	cmp	r3, #0
 8010610:	d00f      	beq.n	8010632 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 8010612:	4b0a      	ldr	r3, [pc, #40]	@ (801063c <LoRaMacCheckForRxAbort+0x3c>)
 8010614:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010618:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801061c:	4a07      	ldr	r2, [pc, #28]	@ (801063c <LoRaMacCheckForRxAbort+0x3c>)
 801061e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010622:	4b06      	ldr	r3, [pc, #24]	@ (801063c <LoRaMacCheckForRxAbort+0x3c>)
 8010624:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010628:	f023 0302 	bic.w	r3, r3, #2
 801062c:	4a03      	ldr	r2, [pc, #12]	@ (801063c <LoRaMacCheckForRxAbort+0x3c>)
 801062e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 8010632:	bf00      	nop
 8010634:	46bd      	mov	sp, r7
 8010636:	bc80      	pop	{r7}
 8010638:	4770      	bx	lr
 801063a:	bf00      	nop
 801063c:	20000be4 	.word	0x20000be4

08010640 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 8010640:	b580      	push	{r7, lr}
 8010642:	b084      	sub	sp, #16
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8010648:	2300      	movs	r3, #0
 801064a:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 801064c:	2300      	movs	r3, #0
 801064e:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 8010650:	4b51      	ldr	r3, [pc, #324]	@ (8010798 <LoRaMacHandleNvm+0x158>)
 8010652:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010656:	2b00      	cmp	r3, #0
 8010658:	f040 8099 	bne.w	801078e <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2124      	movs	r1, #36	@ 0x24
 8010660:	4618      	mov	r0, r3
 8010662:	f008 fa21 	bl	8018aa8 <Crc32>
 8010666:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801066c:	68ba      	ldr	r2, [r7, #8]
 801066e:	429a      	cmp	r2, r3
 8010670:	d006      	beq.n	8010680 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	68ba      	ldr	r2, [r7, #8]
 8010676:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 8010678:	89fb      	ldrh	r3, [r7, #14]
 801067a:	f043 0301 	orr.w	r3, r3, #1
 801067e:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	3328      	adds	r3, #40	@ 0x28
 8010684:	211c      	movs	r1, #28
 8010686:	4618      	mov	r0, r3
 8010688:	f008 fa0e 	bl	8018aa8 <Crc32>
 801068c:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010692:	68ba      	ldr	r2, [r7, #8]
 8010694:	429a      	cmp	r2, r3
 8010696:	d006      	beq.n	80106a6 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	68ba      	ldr	r2, [r7, #8]
 801069c:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 801069e:	89fb      	ldrh	r3, [r7, #14]
 80106a0:	f043 0302 	orr.w	r3, r3, #2
 80106a4:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	3348      	adds	r3, #72	@ 0x48
 80106aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80106ae:	4618      	mov	r0, r3
 80106b0:	f008 f9fa 	bl	8018aa8 <Crc32>
 80106b4:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80106bc:	68ba      	ldr	r2, [r7, #8]
 80106be:	429a      	cmp	r2, r3
 80106c0:	d007      	beq.n	80106d2 <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	68ba      	ldr	r2, [r7, #8]
 80106c6:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 80106ca:	89fb      	ldrh	r3, [r7, #14]
 80106cc:	f043 0304 	orr.w	r3, r3, #4
 80106d0:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 80106d8:	21d4      	movs	r1, #212	@ 0xd4
 80106da:	4618      	mov	r0, r3
 80106dc:	f008 f9e4 	bl	8018aa8 <Crc32>
 80106e0:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80106e8:	68ba      	ldr	r2, [r7, #8]
 80106ea:	429a      	cmp	r2, r3
 80106ec:	d007      	beq.n	80106fe <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	68ba      	ldr	r2, [r7, #8]
 80106f2:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 80106f6:	89fb      	ldrh	r3, [r7, #14]
 80106f8:	f043 0308 	orr.w	r3, r3, #8
 80106fc:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8010704:	2110      	movs	r1, #16
 8010706:	4618      	mov	r0, r3
 8010708:	f008 f9ce 	bl	8018aa8 <Crc32>
 801070c:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8010714:	68ba      	ldr	r2, [r7, #8]
 8010716:	429a      	cmp	r2, r3
 8010718:	d007      	beq.n	801072a <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	68ba      	ldr	r2, [r7, #8]
 801071e:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 8010722:	89fb      	ldrh	r3, [r7, #14]
 8010724:	f043 0310 	orr.w	r3, r3, #16
 8010728:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 8010730:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8010734:	4618      	mov	r0, r3
 8010736:	f008 f9b7 	bl	8018aa8 <Crc32>
 801073a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 8010742:	68ba      	ldr	r2, [r7, #8]
 8010744:	429a      	cmp	r2, r3
 8010746:	d007      	beq.n	8010758 <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	68ba      	ldr	r2, [r7, #8]
 801074c:	f8c3 25b0 	str.w	r2, [r3, #1456]	@ 0x5b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 8010750:	89fb      	ldrh	r3, [r7, #14]
 8010752:	f043 0320 	orr.w	r3, r3, #32
 8010756:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 801075e:	2114      	movs	r1, #20
 8010760:	4618      	mov	r0, r3
 8010762:	f008 f9a1 	bl	8018aa8 <Crc32>
 8010766:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 801076e:	68ba      	ldr	r2, [r7, #8]
 8010770:	429a      	cmp	r2, r3
 8010772:	d007      	beq.n	8010784 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	68ba      	ldr	r2, [r7, #8]
 8010778:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 801077c:	89fb      	ldrh	r3, [r7, #14]
 801077e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010782:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 8010784:	89fb      	ldrh	r3, [r7, #14]
 8010786:	4618      	mov	r0, r3
 8010788:	f002 f8a4 	bl	80128d4 <CallNvmDataChangeCallback>
 801078c:	e000      	b.n	8010790 <LoRaMacHandleNvm+0x150>
        return;
 801078e:	bf00      	nop
}
 8010790:	3710      	adds	r7, #16
 8010792:	46bd      	mov	sp, r7
 8010794:	bd80      	pop	{r7, pc}
 8010796:	bf00      	nop
 8010798:	20000be4 	.word	0x20000be4

0801079c <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b084      	sub	sp, #16
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
 80107a4:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d00d      	beq.n	80107c8 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 80107ac:	6838      	ldr	r0, [r7, #0]
 80107ae:	f00c fba5 	bl	801cefc <UTIL_TIMER_GetElapsedTime>
 80107b2:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 80107b4:	68fa      	ldr	r2, [r7, #12]
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	429a      	cmp	r2, r3
 80107ba:	d905      	bls.n	80107c8 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 80107bc:	4b05      	ldr	r3, [pc, #20]	@ (80107d4 <LoRaMacHandleResponseTimeout+0x38>)
 80107be:	2200      	movs	r2, #0
 80107c0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 80107c4:	2301      	movs	r3, #1
 80107c6:	e000      	b.n	80107ca <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 80107c8:	2300      	movs	r3, #0
}
 80107ca:	4618      	mov	r0, r3
 80107cc:	3710      	adds	r7, #16
 80107ce:	46bd      	mov	sp, r7
 80107d0:	bd80      	pop	{r7, pc}
 80107d2:	bf00      	nop
 80107d4:	20001124 	.word	0x20001124

080107d8 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b082      	sub	sp, #8
 80107dc:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 80107de:	2300      	movs	r3, #0
 80107e0:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 80107e2:	f7ff fd0b 	bl	80101fc <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 80107e6:	f003 ff08 	bl	80145fa <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 80107ea:	4b25      	ldr	r3, [pc, #148]	@ (8010880 <LoRaMacProcess+0xa8>)
 80107ec:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80107f0:	f003 0310 	and.w	r3, r3, #16
 80107f4:	b2db      	uxtb	r3, r3
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d023      	beq.n	8010842 <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 80107fa:	2000      	movs	r0, #0
 80107fc:	f7ff fd7e 	bl	80102fc <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 8010800:	f7ff fefe 	bl	8010600 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 8010804:	f002 f884 	bl	8012910 <IsRequestPending>
 8010808:	4603      	mov	r3, r0
 801080a:	2b00      	cmp	r3, #0
 801080c:	d006      	beq.n	801081c <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 801080e:	f7ff feb1 	bl	8010574 <LoRaMacCheckForBeaconAcquisition>
 8010812:	4603      	mov	r3, r0
 8010814:	461a      	mov	r2, r3
 8010816:	79fb      	ldrb	r3, [r7, #7]
 8010818:	4313      	orrs	r3, r2
 801081a:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 801081c:	79fb      	ldrb	r3, [r7, #7]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d103      	bne.n	801082a <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 8010822:	f7ff fe71 	bl	8010508 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 8010826:	f7ff fe13 	bl	8010450 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 801082a:	f7ff fd77 	bl	801031c <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 801082e:	2001      	movs	r0, #1
 8010830:	f7ff fd64 	bl	80102fc <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8010834:	4a12      	ldr	r2, [pc, #72]	@ (8010880 <LoRaMacProcess+0xa8>)
 8010836:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801083a:	f043 0320 	orr.w	r3, r3, #32
 801083e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
    LoRaMacHandleIndicationEvents( );
 8010842:	f7ff fdcd 	bl	80103e0 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8010846:	4b0e      	ldr	r3, [pc, #56]	@ (8010880 <LoRaMacProcess+0xa8>)
 8010848:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 801084c:	2b02      	cmp	r3, #2
 801084e:	d101      	bne.n	8010854 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 8010850:	f001 fc48 	bl	80120e4 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 8010854:	4b0a      	ldr	r3, [pc, #40]	@ (8010880 <LoRaMacProcess+0xa8>)
 8010856:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801085a:	f003 0320 	and.w	r3, r3, #32
 801085e:	b2db      	uxtb	r3, r3
 8010860:	2b00      	cmp	r3, #0
 8010862:	d009      	beq.n	8010878 <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 8010864:	4a06      	ldr	r2, [pc, #24]	@ (8010880 <LoRaMacProcess+0xa8>)
 8010866:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801086a:	f023 0320 	bic.w	r3, r3, #32
 801086e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        LoRaMacHandleNvm( &Nvm );
 8010872:	4804      	ldr	r0, [pc, #16]	@ (8010884 <LoRaMacProcess+0xac>)
 8010874:	f7ff fee4 	bl	8010640 <LoRaMacHandleNvm>
    }
}
 8010878:	bf00      	nop
 801087a:	3708      	adds	r7, #8
 801087c:	46bd      	mov	sp, r7
 801087e:	bd80      	pop	{r7, pc}
 8010880:	20000be4 	.word	0x20000be4
 8010884:	20001124 	.word	0x20001124

08010888 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8010888:	b580      	push	{r7, lr}
 801088a:	b082      	sub	sp, #8
 801088c:	af00      	add	r7, sp, #0
 801088e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8010890:	481e      	ldr	r0, [pc, #120]	@ (801090c <OnTxDelayedTimerEvent+0x84>)
 8010892:	f00c fa07 	bl	801cca4 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8010896:	4b1e      	ldr	r3, [pc, #120]	@ (8010910 <OnTxDelayedTimerEvent+0x88>)
 8010898:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801089c:	f023 0320 	bic.w	r3, r3, #32
 80108a0:	4a1b      	ldr	r2, [pc, #108]	@ (8010910 <OnTxDelayedTimerEvent+0x88>)
 80108a2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 80108a6:	4b1b      	ldr	r3, [pc, #108]	@ (8010914 <OnTxDelayedTimerEvent+0x8c>)
 80108a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80108ac:	4a18      	ldr	r2, [pc, #96]	@ (8010910 <OnTxDelayedTimerEvent+0x88>)
 80108ae:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 80108b2:	4611      	mov	r1, r2
 80108b4:	4618      	mov	r0, r3
 80108b6:	f7ff ff71 	bl	801079c <LoRaMacHandleResponseTimeout>
 80108ba:	4603      	mov	r3, r0
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d11e      	bne.n	80108fe <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 80108c0:	2001      	movs	r0, #1
 80108c2:	f001 f959 	bl	8011b78 <ScheduleTx>
 80108c6:	4603      	mov	r3, r0
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d01a      	beq.n	8010902 <OnTxDelayedTimerEvent+0x7a>
 80108cc:	2b0b      	cmp	r3, #11
 80108ce:	d018      	beq.n	8010902 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80108d0:	4b10      	ldr	r3, [pc, #64]	@ (8010914 <OnTxDelayedTimerEvent+0x8c>)
 80108d2:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80108d6:	b2da      	uxtb	r2, r3
 80108d8:	4b0d      	ldr	r3, [pc, #52]	@ (8010910 <OnTxDelayedTimerEvent+0x88>)
 80108da:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 80108de:	4b0c      	ldr	r3, [pc, #48]	@ (8010910 <OnTxDelayedTimerEvent+0x88>)
 80108e0:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80108e4:	4b0a      	ldr	r3, [pc, #40]	@ (8010910 <OnTxDelayedTimerEvent+0x88>)
 80108e6:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 80108ea:	4b09      	ldr	r3, [pc, #36]	@ (8010910 <OnTxDelayedTimerEvent+0x88>)
 80108ec:	2209      	movs	r2, #9
 80108ee:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 80108f2:	2009      	movs	r0, #9
 80108f4:	f004 fabc 	bl	8014e70 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 80108f8:	f001 ff9a 	bl	8012830 <StopRetransmission>
            break;
 80108fc:	e002      	b.n	8010904 <OnTxDelayedTimerEvent+0x7c>
        return;
 80108fe:	bf00      	nop
 8010900:	e000      	b.n	8010904 <OnTxDelayedTimerEvent+0x7c>
            break;
 8010902:	bf00      	nop
        }
    }
}
 8010904:	3708      	adds	r7, #8
 8010906:	46bd      	mov	sp, r7
 8010908:	bd80      	pop	{r7, pc}
 801090a:	bf00      	nop
 801090c:	20000f4c 	.word	0x20000f4c
 8010910:	20000be4 	.word	0x20000be4
 8010914:	20001124 	.word	0x20001124

08010918 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8010918:	b580      	push	{r7, lr}
 801091a:	b082      	sub	sp, #8
 801091c:	af00      	add	r7, sp, #0
 801091e:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 8010920:	4b17      	ldr	r3, [pc, #92]	@ (8010980 <OnRxWindow1TimerEvent+0x68>)
 8010922:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010926:	4b16      	ldr	r3, [pc, #88]	@ (8010980 <OnRxWindow1TimerEvent+0x68>)
 8010928:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 801092c:	4b15      	ldr	r3, [pc, #84]	@ (8010984 <OnRxWindow1TimerEvent+0x6c>)
 801092e:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8010932:	b25a      	sxtb	r2, r3
 8010934:	4b12      	ldr	r3, [pc, #72]	@ (8010980 <OnRxWindow1TimerEvent+0x68>)
 8010936:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801093a:	4b12      	ldr	r3, [pc, #72]	@ (8010984 <OnRxWindow1TimerEvent+0x6c>)
 801093c:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010940:	4b0f      	ldr	r3, [pc, #60]	@ (8010980 <OnRxWindow1TimerEvent+0x68>)
 8010942:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010946:	4b0f      	ldr	r3, [pc, #60]	@ (8010984 <OnRxWindow1TimerEvent+0x6c>)
 8010948:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 801094c:	4b0c      	ldr	r3, [pc, #48]	@ (8010980 <OnRxWindow1TimerEvent+0x68>)
 801094e:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 8010952:	4b0b      	ldr	r3, [pc, #44]	@ (8010980 <OnRxWindow1TimerEvent+0x68>)
 8010954:	2200      	movs	r2, #0
 8010956:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 801095a:	4b09      	ldr	r3, [pc, #36]	@ (8010980 <OnRxWindow1TimerEvent+0x68>)
 801095c:	2200      	movs	r2, #0
 801095e:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010962:	4b08      	ldr	r3, [pc, #32]	@ (8010984 <OnRxWindow1TimerEvent+0x6c>)
 8010964:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010968:	4b05      	ldr	r3, [pc, #20]	@ (8010980 <OnRxWindow1TimerEvent+0x68>)
 801096a:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 801096e:	4906      	ldr	r1, [pc, #24]	@ (8010988 <OnRxWindow1TimerEvent+0x70>)
 8010970:	4806      	ldr	r0, [pc, #24]	@ (801098c <OnRxWindow1TimerEvent+0x74>)
 8010972:	f001 fb83 	bl	801207c <RxWindowSetup>
}
 8010976:	bf00      	nop
 8010978:	3708      	adds	r7, #8
 801097a:	46bd      	mov	sp, r7
 801097c:	bd80      	pop	{r7, pc}
 801097e:	bf00      	nop
 8010980:	20000be4 	.word	0x20000be4
 8010984:	20001124 	.word	0x20001124
 8010988:	20000f9c 	.word	0x20000f9c
 801098c:	20000f64 	.word	0x20000f64

08010990 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b082      	sub	sp, #8
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8010998:	4b19      	ldr	r3, [pc, #100]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 801099a:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d029      	beq.n	80109f6 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80109a2:	4b17      	ldr	r3, [pc, #92]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 80109a4:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 80109a8:	4b15      	ldr	r3, [pc, #84]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 80109aa:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 80109ae:	4b15      	ldr	r3, [pc, #84]	@ (8010a04 <OnRxWindow2TimerEvent+0x74>)
 80109b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80109b2:	4a13      	ldr	r2, [pc, #76]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 80109b4:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80109b8:	4b12      	ldr	r3, [pc, #72]	@ (8010a04 <OnRxWindow2TimerEvent+0x74>)
 80109ba:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80109be:	4b10      	ldr	r3, [pc, #64]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 80109c0:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80109c4:	4b0f      	ldr	r3, [pc, #60]	@ (8010a04 <OnRxWindow2TimerEvent+0x74>)
 80109c6:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80109ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 80109cc:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 80109d0:	4b0b      	ldr	r3, [pc, #44]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 80109d2:	2200      	movs	r2, #0
 80109d4:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80109d8:	4b09      	ldr	r3, [pc, #36]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 80109da:	2201      	movs	r2, #1
 80109dc:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80109e0:	4b08      	ldr	r3, [pc, #32]	@ (8010a04 <OnRxWindow2TimerEvent+0x74>)
 80109e2:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80109e6:	4b06      	ldr	r3, [pc, #24]	@ (8010a00 <OnRxWindow2TimerEvent+0x70>)
 80109e8:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 80109ec:	4906      	ldr	r1, [pc, #24]	@ (8010a08 <OnRxWindow2TimerEvent+0x78>)
 80109ee:	4807      	ldr	r0, [pc, #28]	@ (8010a0c <OnRxWindow2TimerEvent+0x7c>)
 80109f0:	f001 fb44 	bl	801207c <RxWindowSetup>
 80109f4:	e000      	b.n	80109f8 <OnRxWindow2TimerEvent+0x68>
        return;
 80109f6:	bf00      	nop
}
 80109f8:	3708      	adds	r7, #8
 80109fa:	46bd      	mov	sp, r7
 80109fc:	bd80      	pop	{r7, pc}
 80109fe:	bf00      	nop
 8010a00:	20000be4 	.word	0x20000be4
 8010a04:	20001124 	.word	0x20001124
 8010a08:	20000fb4 	.word	0x20000fb4
 8010a0c:	20000f7c 	.word	0x20000f7c

08010a10 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b082      	sub	sp, #8
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8010a18:	4808      	ldr	r0, [pc, #32]	@ (8010a3c <OnRetransmitTimeoutTimerEvent+0x2c>)
 8010a1a:	f00c f943 	bl	801cca4 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 8010a1e:	4b08      	ldr	r3, [pc, #32]	@ (8010a40 <OnRetransmitTimeoutTimerEvent+0x30>)
 8010a20:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d003      	beq.n	8010a30 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 8010a28:	4b05      	ldr	r3, [pc, #20]	@ (8010a40 <OnRetransmitTimeoutTimerEvent+0x30>)
 8010a2a:	2201      	movs	r2, #1
 8010a2c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    }
    OnMacProcessNotify( );
 8010a30:	f001 ff3a 	bl	80128a8 <OnMacProcessNotify>
}
 8010a34:	bf00      	nop
 8010a36:	3708      	adds	r7, #8
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	bd80      	pop	{r7, pc}
 8010a3c:	20000fe4 	.word	0x20000fe4
 8010a40:	20000be4 	.word	0x20000be4

08010a44 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b084      	sub	sp, #16
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	60ba      	str	r2, [r7, #8]
 8010a4c:	607b      	str	r3, [r7, #4]
 8010a4e:	4603      	mov	r3, r0
 8010a50:	73fb      	strb	r3, [r7, #15]
 8010a52:	460b      	mov	r3, r1
 8010a54:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 8010a56:	68bb      	ldr	r3, [r7, #8]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d005      	beq.n	8010a68 <GetFCntDown+0x24>
 8010a5c:	69bb      	ldr	r3, [r7, #24]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d002      	beq.n	8010a68 <GetFCntDown+0x24>
 8010a62:	69fb      	ldr	r3, [r7, #28]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d101      	bne.n	8010a6c <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8010a68:	2309      	movs	r3, #9
 8010a6a:	e028      	b.n	8010abe <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8010a6c:	7bfb      	ldrb	r3, [r7, #15]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d016      	beq.n	8010aa0 <GetFCntDown+0x5c>
 8010a72:	2b01      	cmp	r3, #1
 8010a74:	d118      	bne.n	8010aa8 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 8010a76:	79bb      	ldrb	r3, [r7, #6]
 8010a78:	2b01      	cmp	r3, #1
 8010a7a:	d10d      	bne.n	8010a98 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8010a7c:	7bbb      	ldrb	r3, [r7, #14]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d002      	beq.n	8010a88 <GetFCntDown+0x44>
 8010a82:	7bbb      	ldrb	r3, [r7, #14]
 8010a84:	2b03      	cmp	r3, #3
 8010a86:	d103      	bne.n	8010a90 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 8010a88:	69bb      	ldr	r3, [r7, #24]
 8010a8a:	2202      	movs	r2, #2
 8010a8c:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 8010a8e:	e00d      	b.n	8010aac <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 8010a90:	69bb      	ldr	r3, [r7, #24]
 8010a92:	2201      	movs	r2, #1
 8010a94:	701a      	strb	r2, [r3, #0]
            break;
 8010a96:	e009      	b.n	8010aac <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8010a98:	69bb      	ldr	r3, [r7, #24]
 8010a9a:	2203      	movs	r2, #3
 8010a9c:	701a      	strb	r2, [r3, #0]
            break;
 8010a9e:	e005      	b.n	8010aac <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 8010aa0:	69bb      	ldr	r3, [r7, #24]
 8010aa2:	2204      	movs	r2, #4
 8010aa4:	701a      	strb	r2, [r3, #0]
            break;
 8010aa6:	e001      	b.n	8010aac <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8010aa8:	2305      	movs	r3, #5
 8010aaa:	e008      	b.n	8010abe <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 8010aac:	69bb      	ldr	r3, [r7, #24]
 8010aae:	7818      	ldrb	r0, [r3, #0]
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	89db      	ldrh	r3, [r3, #14]
 8010ab4:	69fa      	ldr	r2, [r7, #28]
 8010ab6:	4619      	mov	r1, r3
 8010ab8:	f004 fe14 	bl	80156e4 <LoRaMacCryptoGetFCntDown>
 8010abc:	4603      	mov	r3, r0
}
 8010abe:	4618      	mov	r0, r3
 8010ac0:	3710      	adds	r7, #16
 8010ac2:	46bd      	mov	sp, r7
 8010ac4:	bd80      	pop	{r7, pc}
	...

08010ac8 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8010ac8:	b5b0      	push	{r4, r5, r7, lr}
 8010aca:	b084      	sub	sp, #16
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	4603      	mov	r3, r0
 8010ad0:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010ad2:	2303      	movs	r3, #3
 8010ad4:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8010ad6:	4b6e      	ldr	r3, [pc, #440]	@ (8010c90 <SwitchClass+0x1c8>)
 8010ad8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010adc:	2b02      	cmp	r3, #2
 8010ade:	f000 80bb 	beq.w	8010c58 <SwitchClass+0x190>
 8010ae2:	2b02      	cmp	r3, #2
 8010ae4:	f300 80ce 	bgt.w	8010c84 <SwitchClass+0x1bc>
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d003      	beq.n	8010af4 <SwitchClass+0x2c>
 8010aec:	2b01      	cmp	r3, #1
 8010aee:	f000 80a5 	beq.w	8010c3c <SwitchClass+0x174>
 8010af2:	e0c7      	b.n	8010c84 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8010af4:	79fb      	ldrb	r3, [r7, #7]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d109      	bne.n	8010b0e <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8010afa:	4b65      	ldr	r3, [pc, #404]	@ (8010c90 <SwitchClass+0x1c8>)
 8010afc:	4a64      	ldr	r2, [pc, #400]	@ (8010c90 <SwitchClass+0x1c8>)
 8010afe:	3374      	adds	r3, #116	@ 0x74
 8010b00:	326c      	adds	r2, #108	@ 0x6c
 8010b02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010b06:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 8010b0e:	79fb      	ldrb	r3, [r7, #7]
 8010b10:	2b01      	cmp	r3, #1
 8010b12:	d10c      	bne.n	8010b2e <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8010b14:	79fb      	ldrb	r3, [r7, #7]
 8010b16:	4618      	mov	r0, r3
 8010b18:	f003 fd06 	bl	8014528 <LoRaMacClassBSwitchClass>
 8010b1c:	4603      	mov	r3, r0
 8010b1e:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 8010b20:	7bfb      	ldrb	r3, [r7, #15]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d103      	bne.n	8010b2e <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 8010b26:	4a5a      	ldr	r2, [pc, #360]	@ (8010c90 <SwitchClass+0x1c8>)
 8010b28:	79fb      	ldrb	r3, [r7, #7]
 8010b2a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 8010b2e:	79fb      	ldrb	r3, [r7, #7]
 8010b30:	2b02      	cmp	r3, #2
 8010b32:	f040 80a2 	bne.w	8010c7a <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010b36:	4a56      	ldr	r2, [pc, #344]	@ (8010c90 <SwitchClass+0x1c8>)
 8010b38:	79fb      	ldrb	r3, [r7, #7]
 8010b3a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8010b3e:	4a55      	ldr	r2, [pc, #340]	@ (8010c94 <SwitchClass+0x1cc>)
 8010b40:	4b54      	ldr	r3, [pc, #336]	@ (8010c94 <SwitchClass+0x1cc>)
 8010b42:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8010b46:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8010b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010b4e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010b52:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010b56:	4b4f      	ldr	r3, [pc, #316]	@ (8010c94 <SwitchClass+0x1cc>)
 8010b58:	2202      	movs	r2, #2
 8010b5a:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010b5e:	2300      	movs	r3, #0
 8010b60:	73bb      	strb	r3, [r7, #14]
 8010b62:	e05b      	b.n	8010c1c <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8010b64:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010b68:	4949      	ldr	r1, [pc, #292]	@ (8010c90 <SwitchClass+0x1c8>)
 8010b6a:	4613      	mov	r3, r2
 8010b6c:	005b      	lsls	r3, r3, #1
 8010b6e:	4413      	add	r3, r2
 8010b70:	011b      	lsls	r3, r3, #4
 8010b72:	440b      	add	r3, r1
 8010b74:	33e9      	adds	r3, #233	@ 0xe9
 8010b76:	781b      	ldrb	r3, [r3, #0]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d049      	beq.n	8010c10 <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 8010b7c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010b80:	4943      	ldr	r1, [pc, #268]	@ (8010c90 <SwitchClass+0x1c8>)
 8010b82:	4613      	mov	r3, r2
 8010b84:	005b      	lsls	r3, r3, #1
 8010b86:	4413      	add	r3, r2
 8010b88:	011b      	lsls	r3, r3, #4
 8010b8a:	440b      	add	r3, r1
 8010b8c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8010b90:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8010b92:	2b02      	cmp	r3, #2
 8010b94:	d13c      	bne.n	8010c10 <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 8010b96:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010b9a:	493d      	ldr	r1, [pc, #244]	@ (8010c90 <SwitchClass+0x1c8>)
 8010b9c:	4613      	mov	r3, r2
 8010b9e:	005b      	lsls	r3, r3, #1
 8010ba0:	4413      	add	r3, r2
 8010ba2:	011b      	lsls	r3, r3, #4
 8010ba4:	440b      	add	r3, r1
 8010ba6:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	4a38      	ldr	r2, [pc, #224]	@ (8010c90 <SwitchClass+0x1c8>)
 8010bae:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 8010bb0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010bb4:	4936      	ldr	r1, [pc, #216]	@ (8010c90 <SwitchClass+0x1c8>)
 8010bb6:	4613      	mov	r3, r2
 8010bb8:	005b      	lsls	r3, r3, #1
 8010bba:	4413      	add	r3, r2
 8010bbc:	011b      	lsls	r3, r3, #4
 8010bbe:	440b      	add	r3, r1
 8010bc0:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8010bc4:	f993 3000 	ldrsb.w	r3, [r3]
 8010bc8:	b2da      	uxtb	r2, r3
 8010bca:	4b31      	ldr	r3, [pc, #196]	@ (8010c90 <SwitchClass+0x1c8>)
 8010bcc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8010bd0:	4b30      	ldr	r3, [pc, #192]	@ (8010c94 <SwitchClass+0x1cc>)
 8010bd2:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8010c94 <SwitchClass+0x1cc>)
 8010bd8:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8010c90 <SwitchClass+0x1c8>)
 8010bde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010be0:	4a2c      	ldr	r2, [pc, #176]	@ (8010c94 <SwitchClass+0x1cc>)
 8010be2:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010be6:	4b2a      	ldr	r3, [pc, #168]	@ (8010c90 <SwitchClass+0x1c8>)
 8010be8:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010bec:	4b29      	ldr	r3, [pc, #164]	@ (8010c94 <SwitchClass+0x1cc>)
 8010bee:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010bf2:	4b27      	ldr	r3, [pc, #156]	@ (8010c90 <SwitchClass+0x1c8>)
 8010bf4:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010bf8:	4b26      	ldr	r3, [pc, #152]	@ (8010c94 <SwitchClass+0x1cc>)
 8010bfa:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8010bfe:	4b25      	ldr	r3, [pc, #148]	@ (8010c94 <SwitchClass+0x1cc>)
 8010c00:	2203      	movs	r2, #3
 8010c02:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8010c06:	4b23      	ldr	r3, [pc, #140]	@ (8010c94 <SwitchClass+0x1cc>)
 8010c08:	2201      	movs	r2, #1
 8010c0a:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 8010c0e:	e009      	b.n	8010c24 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010c10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c14:	b2db      	uxtb	r3, r3
 8010c16:	3301      	adds	r3, #1
 8010c18:	b2db      	uxtb	r3, r3
 8010c1a:	73bb      	strb	r3, [r7, #14]
 8010c1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	dd9f      	ble.n	8010b64 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8010c24:	4b1b      	ldr	r3, [pc, #108]	@ (8010c94 <SwitchClass+0x1cc>)
 8010c26:	2200      	movs	r2, #0
 8010c28:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8010c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8010c98 <SwitchClass+0x1d0>)
 8010c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c30:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 8010c32:	f001 fa57 	bl	80120e4 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 8010c36:	2300      	movs	r3, #0
 8010c38:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8010c3a:	e01e      	b.n	8010c7a <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 8010c3c:	79fb      	ldrb	r3, [r7, #7]
 8010c3e:	4618      	mov	r0, r3
 8010c40:	f003 fc72 	bl	8014528 <LoRaMacClassBSwitchClass>
 8010c44:	4603      	mov	r3, r0
 8010c46:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8010c48:	7bfb      	ldrb	r3, [r7, #15]
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d117      	bne.n	8010c7e <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010c4e:	4a10      	ldr	r2, [pc, #64]	@ (8010c90 <SwitchClass+0x1c8>)
 8010c50:	79fb      	ldrb	r3, [r7, #7]
 8010c52:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 8010c56:	e012      	b.n	8010c7e <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8010c58:	79fb      	ldrb	r3, [r7, #7]
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d111      	bne.n	8010c82 <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 8010c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8010c94 <SwitchClass+0x1cc>)
 8010c60:	2206      	movs	r2, #6
 8010c62:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010c66:	4a0a      	ldr	r2, [pc, #40]	@ (8010c90 <SwitchClass+0x1c8>)
 8010c68:	79fb      	ldrb	r3, [r7, #7]
 8010c6a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 8010c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8010c98 <SwitchClass+0x1d0>)
 8010c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c72:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 8010c74:	2300      	movs	r3, #0
 8010c76:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 8010c78:	e003      	b.n	8010c82 <SwitchClass+0x1ba>
            break;
 8010c7a:	bf00      	nop
 8010c7c:	e002      	b.n	8010c84 <SwitchClass+0x1bc>
            break;
 8010c7e:	bf00      	nop
 8010c80:	e000      	b.n	8010c84 <SwitchClass+0x1bc>
            break;
 8010c82:	bf00      	nop
        }
    }

    return status;
 8010c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c86:	4618      	mov	r0, r3
 8010c88:	3710      	adds	r7, #16
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	bdb0      	pop	{r4, r5, r7, pc}
 8010c8e:	bf00      	nop
 8010c90:	20001124 	.word	0x20001124
 8010c94:	20000be4 	.word	0x20000be4
 8010c98:	080214dc 	.word	0x080214dc

08010c9c <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b086      	sub	sp, #24
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	4603      	mov	r3, r0
 8010ca4:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010ca6:	4b10      	ldr	r3, [pc, #64]	@ (8010ce8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010ca8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010cac:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 8010cae:	79fb      	ldrb	r3, [r7, #7]
 8010cb0:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 8010cb2:	230d      	movs	r3, #13
 8010cb4:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 8010cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8010ce8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010cb8:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d001      	beq.n	8010cc4 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8010cc0:	230e      	movs	r3, #14
 8010cc2:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010cc4:	4b08      	ldr	r3, [pc, #32]	@ (8010ce8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010cc6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010cca:	f107 0210 	add.w	r2, r7, #16
 8010cce:	4611      	mov	r1, r2
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	f005 fb69 	bl	80163a8 <RegionGetPhyParam>
 8010cd6:	4603      	mov	r3, r0
 8010cd8:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	b2db      	uxtb	r3, r3
}
 8010cde:	4618      	mov	r0, r3
 8010ce0:	3718      	adds	r7, #24
 8010ce2:	46bd      	mov	sp, r7
 8010ce4:	bd80      	pop	{r7, pc}
 8010ce6:	bf00      	nop
 8010ce8:	20001124 	.word	0x20001124

08010cec <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b084      	sub	sp, #16
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	71fb      	strb	r3, [r7, #7]
 8010cf6:	460b      	mov	r3, r1
 8010cf8:	71bb      	strb	r3, [r7, #6]
 8010cfa:	4613      	mov	r3, r2
 8010cfc:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8010cfe:	2300      	movs	r3, #0
 8010d00:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 8010d02:	2300      	movs	r3, #0
 8010d04:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8010d06:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	f7ff ffc6 	bl	8010c9c <GetMaxAppPayloadWithoutFOptsLength>
 8010d10:	4603      	mov	r3, r0
 8010d12:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8010d14:	79fb      	ldrb	r3, [r7, #7]
 8010d16:	b29a      	uxth	r2, r3
 8010d18:	797b      	ldrb	r3, [r7, #5]
 8010d1a:	b29b      	uxth	r3, r3
 8010d1c:	4413      	add	r3, r2
 8010d1e:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8010d20:	89ba      	ldrh	r2, [r7, #12]
 8010d22:	89fb      	ldrh	r3, [r7, #14]
 8010d24:	429a      	cmp	r2, r3
 8010d26:	d804      	bhi.n	8010d32 <ValidatePayloadLength+0x46>
 8010d28:	89bb      	ldrh	r3, [r7, #12]
 8010d2a:	2bff      	cmp	r3, #255	@ 0xff
 8010d2c:	d801      	bhi.n	8010d32 <ValidatePayloadLength+0x46>
    {
        return true;
 8010d2e:	2301      	movs	r3, #1
 8010d30:	e000      	b.n	8010d34 <ValidatePayloadLength+0x48>
    }
    return false;
 8010d32:	2300      	movs	r3, #0
}
 8010d34:	4618      	mov	r0, r3
 8010d36:	3710      	adds	r7, #16
 8010d38:	46bd      	mov	sp, r7
 8010d3a:	bd80      	pop	{r7, pc}

08010d3c <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8010d3c:	b590      	push	{r4, r7, lr}
 8010d3e:	b0a5      	sub	sp, #148	@ 0x94
 8010d40:	af02      	add	r7, sp, #8
 8010d42:	6078      	str	r0, [r7, #4]
 8010d44:	4608      	mov	r0, r1
 8010d46:	4611      	mov	r1, r2
 8010d48:	461a      	mov	r2, r3
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	70fb      	strb	r3, [r7, #3]
 8010d4e:	460b      	mov	r3, r1
 8010d50:	70bb      	strb	r3, [r7, #2]
 8010d52:	4613      	mov	r3, r2
 8010d54:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8010d56:	2300      	movs	r3, #0
 8010d58:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8010d62:	2300      	movs	r3, #0
 8010d64:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 8010d68:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	f000 84c3 	beq.w	80116f8 <ProcessMacCommands+0x9bc>
 8010d72:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8010d76:	2b01      	cmp	r3, #1
 8010d78:	f040 84c4 	bne.w	8011704 <ProcessMacCommands+0x9c8>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 8010d7c:	f000 bcbc 	b.w	80116f8 <ProcessMacCommands+0x9bc>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8010d80:	78fb      	ldrb	r3, [r7, #3]
 8010d82:	687a      	ldr	r2, [r7, #4]
 8010d84:	4413      	add	r3, r2
 8010d86:	781b      	ldrb	r3, [r3, #0]
 8010d88:	4618      	mov	r0, r3
 8010d8a:	f003 fecd 	bl	8014b28 <LoRaMacCommandsGetCmdSize>
 8010d8e:	4603      	mov	r3, r0
 8010d90:	461a      	mov	r2, r3
 8010d92:	78fb      	ldrb	r3, [r7, #3]
 8010d94:	441a      	add	r2, r3
 8010d96:	78bb      	ldrb	r3, [r7, #2]
 8010d98:	429a      	cmp	r2, r3
 8010d9a:	f300 84b5 	bgt.w	8011708 <ProcessMacCommands+0x9cc>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8010d9e:	78fb      	ldrb	r3, [r7, #3]
 8010da0:	1c5a      	adds	r2, r3, #1
 8010da2:	70fa      	strb	r2, [r7, #3]
 8010da4:	461a      	mov	r2, r3
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	4413      	add	r3, r2
 8010daa:	781b      	ldrb	r3, [r3, #0]
 8010dac:	3b02      	subs	r3, #2
 8010dae:	2b11      	cmp	r3, #17
 8010db0:	f200 84ac 	bhi.w	801170c <ProcessMacCommands+0x9d0>
 8010db4:	a201      	add	r2, pc, #4	@ (adr r2, 8010dbc <ProcessMacCommands+0x80>)
 8010db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dba:	bf00      	nop
 8010dbc:	08010e05 	.word	0x08010e05
 8010dc0:	08010e47 	.word	0x08010e47
 8010dc4:	08010fc3 	.word	0x08010fc3
 8010dc8:	08011001 	.word	0x08011001
 8010dcc:	0801110d 	.word	0x0801110d
 8010dd0:	0801115d 	.word	0x0801115d
 8010dd4:	08011219 	.word	0x08011219
 8010dd8:	0801126f 	.word	0x0801126f
 8010ddc:	08011355 	.word	0x08011355
 8010de0:	0801170d 	.word	0x0801170d
 8010de4:	0801170d 	.word	0x0801170d
 8010de8:	080113fd 	.word	0x080113fd
 8010dec:	0801170d 	.word	0x0801170d
 8010df0:	0801170d 	.word	0x0801170d
 8010df4:	0801151d 	.word	0x0801151d
 8010df8:	08011551 	.word	0x08011551
 8010dfc:	080115e1 	.word	0x080115e1
 8010e00:	08011659 	.word	0x08011659
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8010e04:	2005      	movs	r0, #5
 8010e06:	f004 f867 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	f000 8466 	beq.w	80116de <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8010e12:	2105      	movs	r1, #5
 8010e14:	2000      	movs	r0, #0
 8010e16:	f003 ffd3 	bl	8014dc0 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8010e1a:	78fb      	ldrb	r3, [r7, #3]
 8010e1c:	1c5a      	adds	r2, r3, #1
 8010e1e:	70fa      	strb	r2, [r7, #3]
 8010e20:	461a      	mov	r2, r3
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	4413      	add	r3, r2
 8010e26:	781a      	ldrb	r2, [r3, #0]
 8010e28:	4bb5      	ldr	r3, [pc, #724]	@ (8011100 <ProcessMacCommands+0x3c4>)
 8010e2a:	f883 245c 	strb.w	r2, [r3, #1116]	@ 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8010e2e:	78fb      	ldrb	r3, [r7, #3]
 8010e30:	1c5a      	adds	r2, r3, #1
 8010e32:	70fa      	strb	r2, [r7, #3]
 8010e34:	461a      	mov	r2, r3
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	4413      	add	r3, r2
 8010e3a:	781a      	ldrb	r2, [r3, #0]
 8010e3c:	4bb0      	ldr	r3, [pc, #704]	@ (8011100 <ProcessMacCommands+0x3c4>)
 8010e3e:	f883 245d 	strb.w	r2, [r3, #1117]	@ 0x45d
                }
                break;
 8010e42:	f000 bc4c 	b.w	80116de <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8010e46:	2300      	movs	r3, #0
 8010e48:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 8010e52:	2300      	movs	r3, #0
 8010e54:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8010e58:	2300      	movs	r3, #0
 8010e5a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 8010e5e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8010e62:	f083 0301 	eor.w	r3, r3, #1
 8010e66:	b2db      	uxtb	r3, r3
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	f000 80a6 	beq.w	8010fba <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 8010e6e:	2301      	movs	r3, #1
 8010e70:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 8010e74:	78fb      	ldrb	r3, [r7, #3]
 8010e76:	3b01      	subs	r3, #1
 8010e78:	687a      	ldr	r2, [r7, #4]
 8010e7a:	4413      	add	r3, r2
 8010e7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8010e7e:	4ba1      	ldr	r3, [pc, #644]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010e80:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8010e84:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010e88:	4b9e      	ldr	r3, [pc, #632]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010e8a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010e8e:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8010e92:	4b9c      	ldr	r3, [pc, #624]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010e94:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010e98:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010e9c:	4b99      	ldr	r3, [pc, #612]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010e9e:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010ea2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8010ea6:	4b97      	ldr	r3, [pc, #604]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010ea8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010eac:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 8010eb0:	4b94      	ldr	r3, [pc, #592]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010eb2:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8010eb6:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8010eb8:	4b92      	ldr	r3, [pc, #584]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010eba:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d008      	beq.n	8010ed4 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8010ec2:	78ba      	ldrb	r2, [r7, #2]
 8010ec4:	78fb      	ldrb	r3, [r7, #3]
 8010ec6:	1ad3      	subs	r3, r2, r3
 8010ec8:	b2db      	uxtb	r3, r3
 8010eca:	3301      	adds	r3, #1
 8010ecc:	b2db      	uxtb	r3, r3
 8010ece:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 8010ed2:	e002      	b.n	8010eda <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 8010ed4:	2305      	movs	r3, #5
 8010ed6:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 8010eda:	4b8a      	ldr	r3, [pc, #552]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010edc:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010ee0:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 8010ee4:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 8010ee8:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8010eec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8010ef0:	9301      	str	r3, [sp, #4]
 8010ef2:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8010ef6:	9300      	str	r3, [sp, #0]
 8010ef8:	4623      	mov	r3, r4
 8010efa:	f005 fb12 	bl	8016522 <RegionLinkAdrReq>
 8010efe:	4603      	mov	r3, r0
 8010f00:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 8010f04:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010f08:	f003 0307 	and.w	r3, r3, #7
 8010f0c:	2b07      	cmp	r3, #7
 8010f0e:	d119      	bne.n	8010f44 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 8010f10:	4b7c      	ldr	r3, [pc, #496]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010f12:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8010f16:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010f1a:	429a      	cmp	r2, r3
 8010f1c:	da03      	bge.n	8010f26 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 8010f1e:	4b79      	ldr	r3, [pc, #484]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010f20:	2201      	movs	r2, #1
 8010f22:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8010f26:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8010f2a:	4b76      	ldr	r3, [pc, #472]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010f2c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8010f30:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8010f34:	4b73      	ldr	r3, [pc, #460]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010f36:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 8010f3a:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8010f3e:	4b71      	ldr	r3, [pc, #452]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010f40:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010f44:	2300      	movs	r3, #0
 8010f46:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010f4a:	e00b      	b.n	8010f64 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8010f4c:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8010f50:	2201      	movs	r2, #1
 8010f52:	4619      	mov	r1, r3
 8010f54:	2003      	movs	r0, #3
 8010f56:	f003 fc87 	bl	8014868 <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010f5a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8010f5e:	3301      	adds	r3, #1
 8010f60:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010f64:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8010f68:	4a67      	ldr	r2, [pc, #412]	@ (8011108 <ProcessMacCommands+0x3cc>)
 8010f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8010f6e:	089b      	lsrs	r3, r3, #2
 8010f70:	b2db      	uxtb	r3, r3
 8010f72:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 8010f76:	429a      	cmp	r2, r3
 8010f78:	d3e8      	bcc.n	8010f4c <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 8010f7a:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8010f7e:	78fb      	ldrb	r3, [r7, #3]
 8010f80:	4413      	add	r3, r2
 8010f82:	b2db      	uxtb	r3, r3
 8010f84:	3b01      	subs	r3, #1
 8010f86:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 8010f88:	78fa      	ldrb	r2, [r7, #3]
 8010f8a:	78bb      	ldrb	r3, [r7, #2]
 8010f8c:	429a      	cmp	r2, r3
 8010f8e:	d20a      	bcs.n	8010fa6 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 8010f90:	78fb      	ldrb	r3, [r7, #3]
 8010f92:	1c5a      	adds	r2, r3, #1
 8010f94:	70fa      	strb	r2, [r7, #3]
 8010f96:	461a      	mov	r2, r3
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	4413      	add	r3, r2
 8010f9c:	781b      	ldrb	r3, [r3, #0]
 8010f9e:	2b03      	cmp	r3, #3
 8010fa0:	f43f af68 	beq.w	8010e74 <ProcessMacCommands+0x138>
 8010fa4:	e000      	b.n	8010fa8 <ProcessMacCommands+0x26c>
                            break;
 8010fa6:	bf00      	nop

                    if( macIndex < commandsSize )
 8010fa8:	78fa      	ldrb	r2, [r7, #3]
 8010faa:	78bb      	ldrb	r3, [r7, #2]
 8010fac:	429a      	cmp	r2, r3
 8010fae:	f080 8398 	bcs.w	80116e2 <ProcessMacCommands+0x9a6>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 8010fb2:	78fb      	ldrb	r3, [r7, #3]
 8010fb4:	3b01      	subs	r3, #1
 8010fb6:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 8010fb8:	e393      	b.n	80116e2 <ProcessMacCommands+0x9a6>
                    macIndex += 4;
 8010fba:	78fb      	ldrb	r3, [r7, #3]
 8010fbc:	3304      	adds	r3, #4
 8010fbe:	70fb      	strb	r3, [r7, #3]
                break;
 8010fc0:	e38f      	b.n	80116e2 <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 8010fc2:	78fb      	ldrb	r3, [r7, #3]
 8010fc4:	1c5a      	adds	r2, r3, #1
 8010fc6:	70fa      	strb	r2, [r7, #3]
 8010fc8:	461a      	mov	r2, r3
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	4413      	add	r3, r2
 8010fce:	781b      	ldrb	r3, [r3, #0]
 8010fd0:	f003 030f 	and.w	r3, r3, #15
 8010fd4:	b2da      	uxtb	r2, r3
 8010fd6:	4b4b      	ldr	r3, [pc, #300]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010fd8:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8010fdc:	4b49      	ldr	r3, [pc, #292]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010fde:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8010fe2:	461a      	mov	r2, r3
 8010fe4:	2301      	movs	r3, #1
 8010fe6:	4093      	lsls	r3, r2
 8010fe8:	b29a      	uxth	r2, r3
 8010fea:	4b46      	ldr	r3, [pc, #280]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8010fec:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8010ff0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010ff4:	2200      	movs	r2, #0
 8010ff6:	4619      	mov	r1, r3
 8010ff8:	2004      	movs	r0, #4
 8010ffa:	f003 fc35 	bl	8014868 <LoRaMacCommandsAddCmd>
                break;
 8010ffe:	e37b      	b.n	80116f8 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8011000:	2307      	movs	r3, #7
 8011002:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8011006:	78fb      	ldrb	r3, [r7, #3]
 8011008:	687a      	ldr	r2, [r7, #4]
 801100a:	4413      	add	r3, r2
 801100c:	781b      	ldrb	r3, [r3, #0]
 801100e:	091b      	lsrs	r3, r3, #4
 8011010:	b2db      	uxtb	r3, r3
 8011012:	b25b      	sxtb	r3, r3
 8011014:	f003 0307 	and.w	r3, r3, #7
 8011018:	b25b      	sxtb	r3, r3
 801101a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 801101e:	78fb      	ldrb	r3, [r7, #3]
 8011020:	687a      	ldr	r2, [r7, #4]
 8011022:	4413      	add	r3, r2
 8011024:	781b      	ldrb	r3, [r3, #0]
 8011026:	b25b      	sxtb	r3, r3
 8011028:	f003 030f 	and.w	r3, r3, #15
 801102c:	b25b      	sxtb	r3, r3
 801102e:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 8011032:	78fb      	ldrb	r3, [r7, #3]
 8011034:	3301      	adds	r3, #1
 8011036:	70fb      	strb	r3, [r7, #3]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( rxParamSetupReq.Datarate == 0x0F )
 8011038:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 801103c:	2b0f      	cmp	r3, #15
 801103e:	d105      	bne.n	801104c <ProcessMacCommands+0x310>
                {
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
 8011040:	4b30      	ldr	r3, [pc, #192]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8011042:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8011046:	b25b      	sxtb	r3, r3
 8011048:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 801104c:	78fb      	ldrb	r3, [r7, #3]
 801104e:	1c5a      	adds	r2, r3, #1
 8011050:	70fa      	strb	r2, [r7, #3]
 8011052:	461a      	mov	r2, r3
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	4413      	add	r3, r2
 8011058:	781b      	ldrb	r3, [r3, #0]
 801105a:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801105c:	78fb      	ldrb	r3, [r7, #3]
 801105e:	1c5a      	adds	r2, r3, #1
 8011060:	70fa      	strb	r2, [r7, #3]
 8011062:	461a      	mov	r2, r3
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	4413      	add	r3, r2
 8011068:	781b      	ldrb	r3, [r3, #0]
 801106a:	021a      	lsls	r2, r3, #8
 801106c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801106e:	4313      	orrs	r3, r2
 8011070:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8011072:	78fb      	ldrb	r3, [r7, #3]
 8011074:	1c5a      	adds	r2, r3, #1
 8011076:	70fa      	strb	r2, [r7, #3]
 8011078:	461a      	mov	r2, r3
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	4413      	add	r3, r2
 801107e:	781b      	ldrb	r3, [r3, #0]
 8011080:	041a      	lsls	r2, r3, #16
 8011082:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011084:	4313      	orrs	r3, r2
 8011086:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 8011088:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801108a:	2264      	movs	r2, #100	@ 0x64
 801108c:	fb02 f303 	mul.w	r3, r2, r3
 8011090:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 8011092:	4b1c      	ldr	r3, [pc, #112]	@ (8011104 <ProcessMacCommands+0x3c8>)
 8011094:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011098:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801109c:	4611      	mov	r1, r2
 801109e:	4618      	mov	r0, r3
 80110a0:	f005 fa59 	bl	8016556 <RegionRxParamSetupReq>
 80110a4:	4603      	mov	r3, r0
 80110a6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80110aa:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80110ae:	f003 0307 	and.w	r3, r3, #7
 80110b2:	2b07      	cmp	r3, #7
 80110b4:	d117      	bne.n	80110e6 <ProcessMacCommands+0x3aa>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80110b6:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80110ba:	b2da      	uxtb	r2, r3
 80110bc:	4b11      	ldr	r3, [pc, #68]	@ (8011104 <ProcessMacCommands+0x3c8>)
 80110be:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80110c2:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80110c6:	b2da      	uxtb	r2, r3
 80110c8:	4b0e      	ldr	r3, [pc, #56]	@ (8011104 <ProcessMacCommands+0x3c8>)
 80110ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80110ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110d0:	4a0c      	ldr	r2, [pc, #48]	@ (8011104 <ProcessMacCommands+0x3c8>)
 80110d2:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 80110d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110d6:	4a0b      	ldr	r2, [pc, #44]	@ (8011104 <ProcessMacCommands+0x3c8>)
 80110d8:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 80110da:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 80110de:	b2da      	uxtb	r2, r3
 80110e0:	4b08      	ldr	r3, [pc, #32]	@ (8011104 <ProcessMacCommands+0x3c8>)
 80110e2:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 80110e6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80110ea:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 80110ee:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80110f2:	2201      	movs	r2, #1
 80110f4:	4619      	mov	r1, r3
 80110f6:	2005      	movs	r0, #5
 80110f8:	f003 fbb6 	bl	8014868 <LoRaMacCommandsAddCmd>
                break;
 80110fc:	e2fc      	b.n	80116f8 <ProcessMacCommands+0x9bc>
 80110fe:	bf00      	nop
 8011100:	20000be4 	.word	0x20000be4
 8011104:	20001124 	.word	0x20001124
 8011108:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 801110c:	23ff      	movs	r3, #255	@ 0xff
 801110e:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8011112:	4bb7      	ldr	r3, [pc, #732]	@ (80113f0 <ProcessMacCommands+0x6b4>)
 8011114:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011118:	2b00      	cmp	r3, #0
 801111a:	d00d      	beq.n	8011138 <ProcessMacCommands+0x3fc>
 801111c:	4bb4      	ldr	r3, [pc, #720]	@ (80113f0 <ProcessMacCommands+0x6b4>)
 801111e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	2b00      	cmp	r3, #0
 8011126:	d007      	beq.n	8011138 <ProcessMacCommands+0x3fc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8011128:	4bb1      	ldr	r3, [pc, #708]	@ (80113f0 <ProcessMacCommands+0x6b4>)
 801112a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	4798      	blx	r3
 8011132:	4603      	mov	r3, r0
 8011134:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8011138:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 801113c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8011140:	787b      	ldrb	r3, [r7, #1]
 8011142:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011146:	b2db      	uxtb	r3, r3
 8011148:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 801114c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011150:	2202      	movs	r2, #2
 8011152:	4619      	mov	r1, r3
 8011154:	2006      	movs	r0, #6
 8011156:	f003 fb87 	bl	8014868 <LoRaMacCommandsAddCmd>
                break;
 801115a:	e2cd      	b.n	80116f8 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 801115c:	2303      	movs	r3, #3
 801115e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8011162:	78fb      	ldrb	r3, [r7, #3]
 8011164:	1c5a      	adds	r2, r3, #1
 8011166:	70fa      	strb	r2, [r7, #3]
 8011168:	461a      	mov	r2, r3
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	4413      	add	r3, r2
 801116e:	781b      	ldrb	r3, [r3, #0]
 8011170:	b25b      	sxtb	r3, r3
 8011172:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 8011176:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801117a:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 801117c:	78fb      	ldrb	r3, [r7, #3]
 801117e:	1c5a      	adds	r2, r3, #1
 8011180:	70fa      	strb	r2, [r7, #3]
 8011182:	461a      	mov	r2, r3
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	4413      	add	r3, r2
 8011188:	781b      	ldrb	r3, [r3, #0]
 801118a:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801118c:	78fb      	ldrb	r3, [r7, #3]
 801118e:	1c5a      	adds	r2, r3, #1
 8011190:	70fa      	strb	r2, [r7, #3]
 8011192:	461a      	mov	r2, r3
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	4413      	add	r3, r2
 8011198:	781b      	ldrb	r3, [r3, #0]
 801119a:	021a      	lsls	r2, r3, #8
 801119c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801119e:	4313      	orrs	r3, r2
 80111a0:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80111a2:	78fb      	ldrb	r3, [r7, #3]
 80111a4:	1c5a      	adds	r2, r3, #1
 80111a6:	70fa      	strb	r2, [r7, #3]
 80111a8:	461a      	mov	r2, r3
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	4413      	add	r3, r2
 80111ae:	781b      	ldrb	r3, [r3, #0]
 80111b0:	041a      	lsls	r2, r3, #16
 80111b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111b4:	4313      	orrs	r3, r2
 80111b6:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 80111b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ba:	2264      	movs	r2, #100	@ 0x64
 80111bc:	fb02 f303 	mul.w	r3, r2, r3
 80111c0:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 80111c2:	2300      	movs	r3, #0
 80111c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 80111c6:	78fb      	ldrb	r3, [r7, #3]
 80111c8:	1c5a      	adds	r2, r3, #1
 80111ca:	70fa      	strb	r2, [r7, #3]
 80111cc:	461a      	mov	r2, r3
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	4413      	add	r3, r2
 80111d2:	781b      	ldrb	r3, [r3, #0]
 80111d4:	b25b      	sxtb	r3, r3
 80111d6:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 80111da:	4b86      	ldr	r3, [pc, #536]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 80111dc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80111e0:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80111e4:	4611      	mov	r1, r2
 80111e6:	4618      	mov	r0, r3
 80111e8:	f005 f9c8 	bl	801657c <RegionNewChannelReq>
 80111ec:	4603      	mov	r3, r0
 80111ee:	b2db      	uxtb	r3, r3
 80111f0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 80111f4:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80111f8:	b25b      	sxtb	r3, r3
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	f2c0 8273 	blt.w	80116e6 <ProcessMacCommands+0x9aa>
                {
                    macCmdPayload[0] = status;
 8011200:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011204:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8011208:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801120c:	2201      	movs	r2, #1
 801120e:	4619      	mov	r1, r3
 8011210:	2007      	movs	r0, #7
 8011212:	f003 fb29 	bl	8014868 <LoRaMacCommandsAddCmd>
                }
                break;
 8011216:	e266      	b.n	80116e6 <ProcessMacCommands+0x9aa>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8011218:	78fb      	ldrb	r3, [r7, #3]
 801121a:	1c5a      	adds	r2, r3, #1
 801121c:	70fa      	strb	r2, [r7, #3]
 801121e:	461a      	mov	r2, r3
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	4413      	add	r3, r2
 8011224:	781b      	ldrb	r3, [r3, #0]
 8011226:	f003 030f 	and.w	r3, r3, #15
 801122a:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 801122e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011232:	2b00      	cmp	r3, #0
 8011234:	d104      	bne.n	8011240 <ProcessMacCommands+0x504>
                {
                    delay++;
 8011236:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 801123a:	3301      	adds	r3, #1
 801123c:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8011240:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011244:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011248:	fb02 f303 	mul.w	r3, r2, r3
 801124c:	461a      	mov	r2, r3
 801124e:	4b69      	ldr	r3, [pc, #420]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 8011250:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8011252:	4b68      	ldr	r3, [pc, #416]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 8011254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011256:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801125a:	4a66      	ldr	r2, [pc, #408]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 801125c:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 801125e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011262:	2200      	movs	r2, #0
 8011264:	4619      	mov	r1, r3
 8011266:	2008      	movs	r0, #8
 8011268:	f003 fafe 	bl	8014868 <LoRaMacCommandsAddCmd>
                break;
 801126c:	e244      	b.n	80116f8 <ProcessMacCommands+0x9bc>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 801126e:	78fb      	ldrb	r3, [r7, #3]
 8011270:	1c5a      	adds	r2, r3, #1
 8011272:	70fa      	strb	r2, [r7, #3]
 8011274:	461a      	mov	r2, r3
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	4413      	add	r3, r2
 801127a:	781b      	ldrb	r3, [r3, #0]
 801127c:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8011280:	2300      	movs	r3, #0
 8011282:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8011286:	2300      	movs	r3, #0
 8011288:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 801128c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8011290:	f003 0320 	and.w	r3, r3, #32
 8011294:	2b00      	cmp	r3, #0
 8011296:	d002      	beq.n	801129e <ProcessMacCommands+0x562>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8011298:	2301      	movs	r3, #1
 801129a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 801129e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80112a2:	f003 0310 	and.w	r3, r3, #16
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d002      	beq.n	80112b0 <ProcessMacCommands+0x574>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80112aa:	2301      	movs	r3, #1
 80112ac:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80112b0:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80112b4:	f003 030f 	and.w	r3, r3, #15
 80112b8:	b2db      	uxtb	r3, r3
 80112ba:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 80112be:	4b4d      	ldr	r3, [pc, #308]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 80112c0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80112c4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80112c8:	4611      	mov	r1, r2
 80112ca:	4618      	mov	r0, r3
 80112cc:	f005 f969 	bl	80165a2 <RegionTxParamSetupReq>
 80112d0:	4603      	mov	r3, r0
 80112d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112d6:	f000 8208 	beq.w	80116ea <ProcessMacCommands+0x9ae>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 80112da:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80112de:	4b45      	ldr	r3, [pc, #276]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 80112e0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 80112e4:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80112e8:	4b42      	ldr	r3, [pc, #264]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 80112ea:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 80112ee:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80112f2:	461a      	mov	r2, r3
 80112f4:	4b40      	ldr	r3, [pc, #256]	@ (80113f8 <ProcessMacCommands+0x6bc>)
 80112f6:	5c9b      	ldrb	r3, [r3, r2]
 80112f8:	4618      	mov	r0, r3
 80112fa:	f7ef fd3d 	bl	8000d78 <__aeabi_ui2f>
 80112fe:	4603      	mov	r3, r0
 8011300:	4a3c      	ldr	r2, [pc, #240]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 8011302:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8011306:	2302      	movs	r3, #2
 8011308:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801130c:	4b39      	ldr	r3, [pc, #228]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 801130e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8011312:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011316:	4b37      	ldr	r3, [pc, #220]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 8011318:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801131c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011320:	4611      	mov	r1, r2
 8011322:	4618      	mov	r0, r3
 8011324:	f005 f840 	bl	80163a8 <RegionGetPhyParam>
 8011328:	4603      	mov	r3, r0
 801132a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 801132c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801132e:	b25a      	sxtb	r2, r3
 8011330:	4b30      	ldr	r3, [pc, #192]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 8011332:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011336:	4293      	cmp	r3, r2
 8011338:	bfb8      	it	lt
 801133a:	4613      	movlt	r3, r2
 801133c:	b25a      	sxtb	r2, r3
 801133e:	4b2d      	ldr	r3, [pc, #180]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 8011340:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8011344:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011348:	2200      	movs	r2, #0
 801134a:	4619      	mov	r1, r3
 801134c:	2009      	movs	r0, #9
 801134e:	f003 fa8b 	bl	8014868 <LoRaMacCommandsAddCmd>
                }
                break;
 8011352:	e1ca      	b.n	80116ea <ProcessMacCommands+0x9ae>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8011354:	2303      	movs	r3, #3
 8011356:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 801135a:	78fb      	ldrb	r3, [r7, #3]
 801135c:	1c5a      	adds	r2, r3, #1
 801135e:	70fa      	strb	r2, [r7, #3]
 8011360:	461a      	mov	r2, r3
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	4413      	add	r3, r2
 8011366:	781b      	ldrb	r3, [r3, #0]
 8011368:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 801136c:	78fb      	ldrb	r3, [r7, #3]
 801136e:	1c5a      	adds	r2, r3, #1
 8011370:	70fa      	strb	r2, [r7, #3]
 8011372:	461a      	mov	r2, r3
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	4413      	add	r3, r2
 8011378:	781b      	ldrb	r3, [r3, #0]
 801137a:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801137c:	78fb      	ldrb	r3, [r7, #3]
 801137e:	1c5a      	adds	r2, r3, #1
 8011380:	70fa      	strb	r2, [r7, #3]
 8011382:	461a      	mov	r2, r3
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	4413      	add	r3, r2
 8011388:	781b      	ldrb	r3, [r3, #0]
 801138a:	021a      	lsls	r2, r3, #8
 801138c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801138e:	4313      	orrs	r3, r2
 8011390:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8011392:	78fb      	ldrb	r3, [r7, #3]
 8011394:	1c5a      	adds	r2, r3, #1
 8011396:	70fa      	strb	r2, [r7, #3]
 8011398:	461a      	mov	r2, r3
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	4413      	add	r3, r2
 801139e:	781b      	ldrb	r3, [r3, #0]
 80113a0:	041a      	lsls	r2, r3, #16
 80113a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113a4:	4313      	orrs	r3, r2
 80113a6:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 80113a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113aa:	2264      	movs	r2, #100	@ 0x64
 80113ac:	fb02 f303 	mul.w	r3, r2, r3
 80113b0:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 80113b2:	4b10      	ldr	r3, [pc, #64]	@ (80113f4 <ProcessMacCommands+0x6b8>)
 80113b4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80113b8:	f107 0220 	add.w	r2, r7, #32
 80113bc:	4611      	mov	r1, r2
 80113be:	4618      	mov	r0, r3
 80113c0:	f005 f902 	bl	80165c8 <RegionDlChannelReq>
 80113c4:	4603      	mov	r3, r0
 80113c6:	b2db      	uxtb	r3, r3
 80113c8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 80113cc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80113d0:	b25b      	sxtb	r3, r3
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	f2c0 818b 	blt.w	80116ee <ProcessMacCommands+0x9b2>
                {
                    macCmdPayload[0] = status;
 80113d8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80113dc:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 80113e0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80113e4:	2201      	movs	r2, #1
 80113e6:	4619      	mov	r1, r3
 80113e8:	200a      	movs	r0, #10
 80113ea:	f003 fa3d 	bl	8014868 <LoRaMacCommandsAddCmd>
                }
                break;
 80113ee:	e17e      	b.n	80116ee <ProcessMacCommands+0x9b2>
 80113f0:	20000be4 	.word	0x20000be4
 80113f4:	20001124 	.word	0x20001124
 80113f8:	08021410 	.word	0x08021410
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 80113fc:	2009      	movs	r0, #9
 80113fe:	f003 fd6b 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 8011402:	4603      	mov	r3, r0
 8011404:	2b00      	cmp	r3, #0
 8011406:	f000 8084 	beq.w	8011512 <ProcessMacCommands+0x7d6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801140a:	2109      	movs	r1, #9
 801140c:	2000      	movs	r0, #0
 801140e:	f003 fcd7 	bl	8014dc0 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8011412:	f107 0318 	add.w	r3, r7, #24
 8011416:	2200      	movs	r2, #0
 8011418:	601a      	str	r2, [r3, #0]
 801141a:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 801141c:	f107 0310 	add.w	r3, r7, #16
 8011420:	2200      	movs	r2, #0
 8011422:	601a      	str	r2, [r3, #0]
 8011424:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8011426:	f107 0308 	add.w	r3, r7, #8
 801142a:	2200      	movs	r2, #0
 801142c:	601a      	str	r2, [r3, #0]
 801142e:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8011430:	78fb      	ldrb	r3, [r7, #3]
 8011432:	1c5a      	adds	r2, r3, #1
 8011434:	70fa      	strb	r2, [r7, #3]
 8011436:	461a      	mov	r2, r3
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	4413      	add	r3, r2
 801143c:	781b      	ldrb	r3, [r3, #0]
 801143e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8011440:	78fb      	ldrb	r3, [r7, #3]
 8011442:	1c5a      	adds	r2, r3, #1
 8011444:	70fa      	strb	r2, [r7, #3]
 8011446:	461a      	mov	r2, r3
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	4413      	add	r3, r2
 801144c:	781b      	ldrb	r3, [r3, #0]
 801144e:	021a      	lsls	r2, r3, #8
 8011450:	69bb      	ldr	r3, [r7, #24]
 8011452:	4313      	orrs	r3, r2
 8011454:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8011456:	78fb      	ldrb	r3, [r7, #3]
 8011458:	1c5a      	adds	r2, r3, #1
 801145a:	70fa      	strb	r2, [r7, #3]
 801145c:	461a      	mov	r2, r3
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	4413      	add	r3, r2
 8011462:	781b      	ldrb	r3, [r3, #0]
 8011464:	041a      	lsls	r2, r3, #16
 8011466:	69bb      	ldr	r3, [r7, #24]
 8011468:	4313      	orrs	r3, r2
 801146a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 801146c:	78fb      	ldrb	r3, [r7, #3]
 801146e:	1c5a      	adds	r2, r3, #1
 8011470:	70fa      	strb	r2, [r7, #3]
 8011472:	461a      	mov	r2, r3
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	4413      	add	r3, r2
 8011478:	781b      	ldrb	r3, [r3, #0]
 801147a:	061a      	lsls	r2, r3, #24
 801147c:	69bb      	ldr	r3, [r7, #24]
 801147e:	4313      	orrs	r3, r2
 8011480:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8011482:	78fb      	ldrb	r3, [r7, #3]
 8011484:	1c5a      	adds	r2, r3, #1
 8011486:	70fa      	strb	r2, [r7, #3]
 8011488:	461a      	mov	r2, r3
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	4413      	add	r3, r2
 801148e:	781b      	ldrb	r3, [r3, #0]
 8011490:	b21b      	sxth	r3, r3
 8011492:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8011494:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8011498:	461a      	mov	r2, r3
 801149a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801149e:	fb02 f303 	mul.w	r3, r2, r3
 80114a2:	121b      	asrs	r3, r3, #8
 80114a4:	b21b      	sxth	r3, r3
 80114a6:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 80114a8:	f107 0310 	add.w	r3, r7, #16
 80114ac:	f107 0218 	add.w	r2, r7, #24
 80114b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80114b4:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 80114b8:	693a      	ldr	r2, [r7, #16]
 80114ba:	4b96      	ldr	r3, [pc, #600]	@ (8011714 <ProcessMacCommands+0x9d8>)
 80114bc:	4413      	add	r3, r2
 80114be:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 80114c0:	f107 0308 	add.w	r3, r7, #8
 80114c4:	4618      	mov	r0, r3
 80114c6:	f00a feed 	bl	801c2a4 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 80114ca:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 80114ce:	4b92      	ldr	r3, [pc, #584]	@ (8011718 <ProcessMacCommands+0x9dc>)
 80114d0:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 80114d4:	9200      	str	r2, [sp, #0]
 80114d6:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 80114da:	f107 0210 	add.w	r2, r7, #16
 80114de:	ca06      	ldmia	r2, {r1, r2}
 80114e0:	f00a fe79 	bl	801c1d6 <SysTimeSub>
 80114e4:	f107 0010 	add.w	r0, r7, #16
 80114e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80114ea:	9300      	str	r3, [sp, #0]
 80114ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114ee:	f107 0208 	add.w	r2, r7, #8
 80114f2:	ca06      	ldmia	r2, {r1, r2}
 80114f4:	f00a fe36 	bl	801c164 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 80114f8:	f107 0310 	add.w	r3, r7, #16
 80114fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011500:	f00a fea2 	bl	801c248 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8011504:	f003 f84e 	bl	80145a4 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8011508:	4b83      	ldr	r3, [pc, #524]	@ (8011718 <ProcessMacCommands+0x9dc>)
 801150a:	2201      	movs	r2, #1
 801150c:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 8011510:	e0f2      	b.n	80116f8 <ProcessMacCommands+0x9bc>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8011512:	4b81      	ldr	r3, [pc, #516]	@ (8011718 <ProcessMacCommands+0x9dc>)
 8011514:	2200      	movs	r2, #0
 8011516:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                break;
 801151a:	e0ed      	b.n	80116f8 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 801151c:	200c      	movs	r0, #12
 801151e:	f003 fcdb 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 8011522:	4603      	mov	r3, r0
 8011524:	2b00      	cmp	r3, #0
 8011526:	f000 80e4 	beq.w	80116f2 <ProcessMacCommands+0x9b6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 801152a:	210c      	movs	r1, #12
 801152c:	2000      	movs	r0, #0
 801152e:	f003 fc47 	bl	8014dc0 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8011532:	4b79      	ldr	r3, [pc, #484]	@ (8011718 <ProcessMacCommands+0x9dc>)
 8011534:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8011538:	2b04      	cmp	r3, #4
 801153a:	f000 80da 	beq.w	80116f2 <ProcessMacCommands+0x9b6>
 801153e:	4b76      	ldr	r3, [pc, #472]	@ (8011718 <ProcessMacCommands+0x9dc>)
 8011540:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8011544:	2b05      	cmp	r3, #5
 8011546:	f000 80d4 	beq.w	80116f2 <ProcessMacCommands+0x9b6>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 801154a:	f003 f80c 	bl	8014566 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 801154e:	e0d0      	b.n	80116f2 <ProcessMacCommands+0x9b6>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8011550:	2303      	movs	r3, #3
 8011552:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 8011556:	2300      	movs	r3, #0
 8011558:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 801155a:	78fb      	ldrb	r3, [r7, #3]
 801155c:	1c5a      	adds	r2, r3, #1
 801155e:	70fa      	strb	r2, [r7, #3]
 8011560:	461a      	mov	r2, r3
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	4413      	add	r3, r2
 8011566:	781b      	ldrb	r3, [r3, #0]
 8011568:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 801156a:	78fb      	ldrb	r3, [r7, #3]
 801156c:	1c5a      	adds	r2, r3, #1
 801156e:	70fa      	strb	r2, [r7, #3]
 8011570:	461a      	mov	r2, r3
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	4413      	add	r3, r2
 8011576:	781b      	ldrb	r3, [r3, #0]
 8011578:	021b      	lsls	r3, r3, #8
 801157a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801157c:	4313      	orrs	r3, r2
 801157e:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8011580:	78fb      	ldrb	r3, [r7, #3]
 8011582:	1c5a      	adds	r2, r3, #1
 8011584:	70fa      	strb	r2, [r7, #3]
 8011586:	461a      	mov	r2, r3
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	4413      	add	r3, r2
 801158c:	781b      	ldrb	r3, [r3, #0]
 801158e:	041b      	lsls	r3, r3, #16
 8011590:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011592:	4313      	orrs	r3, r2
 8011594:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 8011596:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011598:	2264      	movs	r2, #100	@ 0x64
 801159a:	fb02 f303 	mul.w	r3, r2, r3
 801159e:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 80115a0:	78fb      	ldrb	r3, [r7, #3]
 80115a2:	1c5a      	adds	r2, r3, #1
 80115a4:	70fa      	strb	r2, [r7, #3]
 80115a6:	461a      	mov	r2, r3
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	4413      	add	r3, r2
 80115ac:	781b      	ldrb	r3, [r3, #0]
 80115ae:	f003 030f 	and.w	r3, r3, #15
 80115b2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 80115b6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80115ba:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80115bc:	4618      	mov	r0, r3
 80115be:	f002 ffd8 	bl	8014572 <LoRaMacClassBPingSlotChannelReq>
 80115c2:	4603      	mov	r3, r0
 80115c4:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 80115c8:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 80115cc:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 80115d0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80115d4:	2201      	movs	r2, #1
 80115d6:	4619      	mov	r1, r3
 80115d8:	2011      	movs	r0, #17
 80115da:	f003 f945 	bl	8014868 <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 80115de:	e08b      	b.n	80116f8 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 80115e0:	200d      	movs	r0, #13
 80115e2:	f003 fc79 	bl	8014ed8 <LoRaMacConfirmQueueIsCmdActive>
 80115e6:	4603      	mov	r3, r0
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	f000 8084 	beq.w	80116f6 <ProcessMacCommands+0x9ba>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 80115ee:	210d      	movs	r1, #13
 80115f0:	2000      	movs	r0, #0
 80115f2:	f003 fbe5 	bl	8014dc0 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 80115f6:	2300      	movs	r3, #0
 80115f8:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 80115fc:	2300      	movs	r3, #0
 80115fe:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8011602:	78fb      	ldrb	r3, [r7, #3]
 8011604:	1c5a      	adds	r2, r3, #1
 8011606:	70fa      	strb	r2, [r7, #3]
 8011608:	461a      	mov	r2, r3
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	4413      	add	r3, r2
 801160e:	781b      	ldrb	r3, [r3, #0]
 8011610:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8011614:	78fb      	ldrb	r3, [r7, #3]
 8011616:	1c5a      	adds	r2, r3, #1
 8011618:	70fa      	strb	r2, [r7, #3]
 801161a:	461a      	mov	r2, r3
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	4413      	add	r3, r2
 8011620:	781b      	ldrb	r3, [r3, #0]
 8011622:	021b      	lsls	r3, r3, #8
 8011624:	b21a      	sxth	r2, r3
 8011626:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 801162a:	4313      	orrs	r3, r2
 801162c:	b21b      	sxth	r3, r3
 801162e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8011632:	78fb      	ldrb	r3, [r7, #3]
 8011634:	1c5a      	adds	r2, r3, #1
 8011636:	70fa      	strb	r2, [r7, #3]
 8011638:	461a      	mov	r2, r3
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	4413      	add	r3, r2
 801163e:	781b      	ldrb	r3, [r3, #0]
 8011640:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8011644:	4b35      	ldr	r3, [pc, #212]	@ (801171c <ProcessMacCommands+0x9e0>)
 8011646:	681a      	ldr	r2, [r3, #0]
 8011648:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 801164c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8011650:	4618      	mov	r0, r3
 8011652:	f002 ff9a 	bl	801458a <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8011656:	e04e      	b.n	80116f6 <ProcessMacCommands+0x9ba>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8011658:	2300      	movs	r3, #0
 801165a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 801165e:	78fb      	ldrb	r3, [r7, #3]
 8011660:	1c5a      	adds	r2, r3, #1
 8011662:	70fa      	strb	r2, [r7, #3]
 8011664:	461a      	mov	r2, r3
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	4413      	add	r3, r2
 801166a:	781b      	ldrb	r3, [r3, #0]
 801166c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8011670:	78fb      	ldrb	r3, [r7, #3]
 8011672:	1c5a      	adds	r2, r3, #1
 8011674:	70fa      	strb	r2, [r7, #3]
 8011676:	461a      	mov	r2, r3
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	4413      	add	r3, r2
 801167c:	781b      	ldrb	r3, [r3, #0]
 801167e:	021b      	lsls	r3, r3, #8
 8011680:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011684:	4313      	orrs	r3, r2
 8011686:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 801168a:	78fb      	ldrb	r3, [r7, #3]
 801168c:	1c5a      	adds	r2, r3, #1
 801168e:	70fa      	strb	r2, [r7, #3]
 8011690:	461a      	mov	r2, r3
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	4413      	add	r3, r2
 8011696:	781b      	ldrb	r3, [r3, #0]
 8011698:	041b      	lsls	r3, r3, #16
 801169a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801169e:	4313      	orrs	r3, r2
 80116a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 80116a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80116a8:	2264      	movs	r2, #100	@ 0x64
 80116aa:	fb02 f303 	mul.w	r3, r2, r3
 80116ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 80116b2:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80116b6:	f002 ff7b 	bl	80145b0 <LoRaMacClassBBeaconFreqReq>
 80116ba:	4603      	mov	r3, r0
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d003      	beq.n	80116c8 <ProcessMacCommands+0x98c>
                    {
                        macCmdPayload[0] = 1;
 80116c0:	2301      	movs	r3, #1
 80116c2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 80116c6:	e002      	b.n	80116ce <ProcessMacCommands+0x992>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 80116c8:	2300      	movs	r3, #0
 80116ca:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 80116ce:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80116d2:	2201      	movs	r2, #1
 80116d4:	4619      	mov	r1, r3
 80116d6:	2013      	movs	r0, #19
 80116d8:	f003 f8c6 	bl	8014868 <LoRaMacCommandsAddCmd>
                }
                break;
 80116dc:	e00c      	b.n	80116f8 <ProcessMacCommands+0x9bc>
                break;
 80116de:	bf00      	nop
 80116e0:	e00a      	b.n	80116f8 <ProcessMacCommands+0x9bc>
                break;
 80116e2:	bf00      	nop
 80116e4:	e008      	b.n	80116f8 <ProcessMacCommands+0x9bc>
                break;
 80116e6:	bf00      	nop
 80116e8:	e006      	b.n	80116f8 <ProcessMacCommands+0x9bc>
                break;
 80116ea:	bf00      	nop
 80116ec:	e004      	b.n	80116f8 <ProcessMacCommands+0x9bc>
                break;
 80116ee:	bf00      	nop
 80116f0:	e002      	b.n	80116f8 <ProcessMacCommands+0x9bc>
                break;
 80116f2:	bf00      	nop
 80116f4:	e000      	b.n	80116f8 <ProcessMacCommands+0x9bc>
                break;
 80116f6:	bf00      	nop
    while( macIndex < commandsSize )
 80116f8:	78fa      	ldrb	r2, [r7, #3]
 80116fa:	78bb      	ldrb	r3, [r7, #2]
 80116fc:	429a      	cmp	r2, r3
 80116fe:	f4ff ab3f 	bcc.w	8010d80 <ProcessMacCommands+0x44>
 8011702:	e004      	b.n	801170e <ProcessMacCommands+0x9d2>
        return;
 8011704:	bf00      	nop
 8011706:	e002      	b.n	801170e <ProcessMacCommands+0x9d2>
            return;
 8011708:	bf00      	nop
 801170a:	e000      	b.n	801170e <ProcessMacCommands+0x9d2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 801170c:	bf00      	nop
        }
    }
}
 801170e:	378c      	adds	r7, #140	@ 0x8c
 8011710:	46bd      	mov	sp, r7
 8011712:	bd90      	pop	{r4, r7, pc}
 8011714:	12d53d80 	.word	0x12d53d80
 8011718:	20000be4 	.word	0x20000be4
 801171c:	20001d54 	.word	0x20001d54

08011720 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8011720:	b580      	push	{r7, lr}
 8011722:	b08e      	sub	sp, #56	@ 0x38
 8011724:	af02      	add	r7, sp, #8
 8011726:	60f8      	str	r0, [r7, #12]
 8011728:	607a      	str	r2, [r7, #4]
 801172a:	461a      	mov	r2, r3
 801172c:	460b      	mov	r3, r1
 801172e:	72fb      	strb	r3, [r7, #11]
 8011730:	4613      	mov	r3, r2
 8011732:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011734:	2303      	movs	r3, #3
 8011736:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 801173a:	4b66      	ldr	r3, [pc, #408]	@ (80118d4 <Send+0x1b4>)
 801173c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8011740:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8011744:	4b63      	ldr	r3, [pc, #396]	@ (80118d4 <Send+0x1b4>)
 8011746:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801174a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801174e:	4b61      	ldr	r3, [pc, #388]	@ (80118d4 <Send+0x1b4>)
 8011750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011752:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011754:	4b5f      	ldr	r3, [pc, #380]	@ (80118d4 <Send+0x1b4>)
 8011756:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801175a:	2b00      	cmp	r3, #0
 801175c:	d101      	bne.n	8011762 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 801175e:	2307      	movs	r3, #7
 8011760:	e0b4      	b.n	80118cc <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 8011762:	4b5c      	ldr	r3, [pc, #368]	@ (80118d4 <Send+0x1b4>)
 8011764:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8011768:	2b00      	cmp	r3, #0
 801176a:	d102      	bne.n	8011772 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 801176c:	4b59      	ldr	r3, [pc, #356]	@ (80118d4 <Send+0x1b4>)
 801176e:	2200      	movs	r2, #0
 8011770:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 8011772:	2300      	movs	r3, #0
 8011774:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8011778:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801177c:	f023 030f 	bic.w	r3, r3, #15
 8011780:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8011784:	4b53      	ldr	r3, [pc, #332]	@ (80118d4 <Send+0x1b4>)
 8011786:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 801178a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801178e:	f362 13c7 	bfi	r3, r2, #7, #1
 8011792:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011796:	4b4f      	ldr	r3, [pc, #316]	@ (80118d4 <Send+0x1b4>)
 8011798:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801179c:	2b01      	cmp	r3, #1
 801179e:	d106      	bne.n	80117ae <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 80117a0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80117a4:	f043 0310 	orr.w	r3, r3, #16
 80117a8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80117ac:	e005      	b.n	80117ba <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 80117ae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80117b2:	f023 0310 	bic.w	r3, r3, #16
 80117b6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 80117ba:	4b46      	ldr	r3, [pc, #280]	@ (80118d4 <Send+0x1b4>)
 80117bc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d005      	beq.n	80117d0 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 80117c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80117c8:	f043 0320 	orr.w	r3, r3, #32
 80117cc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 80117d0:	2301      	movs	r3, #1
 80117d2:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 80117d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80117d8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80117dc:	b2db      	uxtb	r3, r3
 80117de:	2b00      	cmp	r3, #0
 80117e0:	bf14      	ite	ne
 80117e2:	2301      	movne	r3, #1
 80117e4:	2300      	moveq	r3, #0
 80117e6:	b2db      	uxtb	r3, r3
 80117e8:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80117ea:	4b3a      	ldr	r3, [pc, #232]	@ (80118d4 <Send+0x1b4>)
 80117ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117ee:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 80117f0:	4b38      	ldr	r3, [pc, #224]	@ (80118d4 <Send+0x1b4>)
 80117f2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80117f6:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 80117f8:	4b36      	ldr	r3, [pc, #216]	@ (80118d4 <Send+0x1b4>)
 80117fa:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80117fe:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011800:	4b34      	ldr	r3, [pc, #208]	@ (80118d4 <Send+0x1b4>)
 8011802:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011806:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 801180a:	4b32      	ldr	r3, [pc, #200]	@ (80118d4 <Send+0x1b4>)
 801180c:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8011810:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011814:	4b2f      	ldr	r3, [pc, #188]	@ (80118d4 <Send+0x1b4>)
 8011816:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801181a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 801181e:	4b2d      	ldr	r3, [pc, #180]	@ (80118d4 <Send+0x1b4>)
 8011820:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011824:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8011828:	4b2a      	ldr	r3, [pc, #168]	@ (80118d4 <Send+0x1b4>)
 801182a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 801182e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8011832:	f107 0014 	add.w	r0, r7, #20
 8011836:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801183a:	9300      	str	r3, [sp, #0]
 801183c:	4b26      	ldr	r3, [pc, #152]	@ (80118d8 <Send+0x1b8>)
 801183e:	4a27      	ldr	r2, [pc, #156]	@ (80118dc <Send+0x1bc>)
 8011840:	4927      	ldr	r1, [pc, #156]	@ (80118e0 <Send+0x1c0>)
 8011842:	f002 fd2f 	bl	80142a4 <LoRaMacAdrCalcNext>
 8011846:	4603      	mov	r3, r0
 8011848:	461a      	mov	r2, r3
 801184a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801184e:	f362 1386 	bfi	r3, r2, #6, #1
 8011852:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8011856:	7afa      	ldrb	r2, [r7, #11]
 8011858:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 801185c:	893b      	ldrh	r3, [r7, #8]
 801185e:	9300      	str	r3, [sp, #0]
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	68f8      	ldr	r0, [r7, #12]
 8011864:	f000 fc88 	bl	8012178 <PrepareFrame>
 8011868:	4603      	mov	r3, r0
 801186a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 801186e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011872:	2b00      	cmp	r3, #0
 8011874:	d003      	beq.n	801187e <Send+0x15e>
 8011876:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801187a:	2b0a      	cmp	r3, #10
 801187c:	d107      	bne.n	801188e <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 801187e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8011882:	4618      	mov	r0, r3
 8011884:	f000 f978 	bl	8011b78 <ScheduleTx>
 8011888:	4603      	mov	r3, r0
 801188a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 801188e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011892:	2b00      	cmp	r3, #0
 8011894:	d00a      	beq.n	80118ac <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8011896:	4a0f      	ldr	r2, [pc, #60]	@ (80118d4 <Send+0x1b4>)
 8011898:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801189c:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 80118a0:	4a0c      	ldr	r2, [pc, #48]	@ (80118d4 <Send+0x1b4>)
 80118a2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80118a6:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 80118aa:	e00d      	b.n	80118c8 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 80118ac:	4b09      	ldr	r3, [pc, #36]	@ (80118d4 <Send+0x1b4>)
 80118ae:	2200      	movs	r2, #0
 80118b0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 80118b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118b6:	4a07      	ldr	r2, [pc, #28]	@ (80118d4 <Send+0x1b4>)
 80118b8:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 80118ba:	f003 f87b 	bl	80149b4 <LoRaMacCommandsRemoveNoneStickyCmds>
 80118be:	4603      	mov	r3, r0
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d001      	beq.n	80118c8 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80118c4:	2313      	movs	r3, #19
 80118c6:	e001      	b.n	80118cc <Send+0x1ac>
        }
    }
    return status;
 80118c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80118cc:	4618      	mov	r0, r3
 80118ce:	3730      	adds	r7, #48	@ 0x30
 80118d0:	46bd      	mov	sp, r7
 80118d2:	bd80      	pop	{r7, pc}
 80118d4:	20001124 	.word	0x20001124
 80118d8:	2000118c 	.word	0x2000118c
 80118dc:	2000115c 	.word	0x2000115c
 80118e0:	2000115d 	.word	0x2000115d

080118e4 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 80118e4:	b590      	push	{r4, r7, lr}
 80118e6:	b087      	sub	sp, #28
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	4603      	mov	r3, r0
 80118ec:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80118ee:	2300      	movs	r3, #0
 80118f0:	75bb      	strb	r3, [r7, #22]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 80118f2:	2300      	movs	r3, #0
 80118f4:	753b      	strb	r3, [r7, #20]
    bool allowDelayedTx = true;
 80118f6:	2301      	movs	r3, #1
 80118f8:	75fb      	strb	r3, [r7, #23]

    // Setup join/rejoin message
    switch( joinReqType )
 80118fa:	7bfb      	ldrb	r3, [r7, #15]
 80118fc:	2bff      	cmp	r3, #255	@ 0xff
 80118fe:	d11f      	bne.n	8011940 <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8011900:	2000      	movs	r0, #0
 8011902:	f7ff f8e1 	bl	8010ac8 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8011906:	4b20      	ldr	r3, [pc, #128]	@ (8011988 <SendReJoinReq+0xa4>)
 8011908:	2200      	movs	r2, #0
 801190a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 801190e:	4b1e      	ldr	r3, [pc, #120]	@ (8011988 <SendReJoinReq+0xa4>)
 8011910:	4a1e      	ldr	r2, [pc, #120]	@ (801198c <SendReJoinReq+0xa8>)
 8011912:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011916:	4b1c      	ldr	r3, [pc, #112]	@ (8011988 <SendReJoinReq+0xa4>)
 8011918:	22ff      	movs	r2, #255	@ 0xff
 801191a:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 801191e:	7d3b      	ldrb	r3, [r7, #20]
 8011920:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8011924:	753b      	strb	r3, [r7, #20]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8011926:	7d3a      	ldrb	r2, [r7, #20]
 8011928:	4b17      	ldr	r3, [pc, #92]	@ (8011988 <SendReJoinReq+0xa4>)
 801192a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 801192e:	4818      	ldr	r0, [pc, #96]	@ (8011990 <SendReJoinReq+0xac>)
 8011930:	f7fb fef8 	bl	800d724 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 8011934:	4817      	ldr	r0, [pc, #92]	@ (8011994 <SendReJoinReq+0xb0>)
 8011936:	f7fb fec5 	bl	800d6c4 <SecureElementGetDevEui>

            allowDelayedTx = false;
 801193a:	2300      	movs	r3, #0
 801193c:	75fb      	strb	r3, [r7, #23]

            break;
 801193e:	e002      	b.n	8011946 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011940:	2302      	movs	r3, #2
 8011942:	75bb      	strb	r3, [r7, #22]
            break;
 8011944:	bf00      	nop
    }

    if( MacCtx.IsFirstJoinReqTx == true )
 8011946:	4b10      	ldr	r3, [pc, #64]	@ (8011988 <SendReJoinReq+0xa4>)
 8011948:	f893 353c 	ldrb.w	r3, [r3, #1340]	@ 0x53c
 801194c:	2b00      	cmp	r3, #0
 801194e:	d00f      	beq.n	8011970 <SendReJoinReq+0x8c>
    {
        MacCtx.IsFirstJoinReqTx = false;
 8011950:	4b0d      	ldr	r3, [pc, #52]	@ (8011988 <SendReJoinReq+0xa4>)
 8011952:	2200      	movs	r2, #0
 8011954:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c
        // Store the current time as reference time for the retransmission backoff algorithm
        MacCtx.TxBackoffRefTime = SysTimeGetMcuTime( );
 8011958:	4c0b      	ldr	r4, [pc, #44]	@ (8011988 <SendReJoinReq+0xa4>)
 801195a:	463b      	mov	r3, r7
 801195c:	4618      	mov	r0, r3
 801195e:	f00a fcd9 	bl	801c314 <SysTimeGetMcuTime>
 8011962:	f204 5334 	addw	r3, r4, #1332	@ 0x534
 8011966:	463a      	mov	r2, r7
 8011968:	e892 0003 	ldmia.w	r2, {r0, r1}
 801196c:	e883 0003 	stmia.w	r3, {r0, r1}
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8011970:	7dfb      	ldrb	r3, [r7, #23]
 8011972:	4618      	mov	r0, r3
 8011974:	f000 f900 	bl	8011b78 <ScheduleTx>
 8011978:	4603      	mov	r3, r0
 801197a:	75bb      	strb	r3, [r7, #22]
    return status;
 801197c:	7dbb      	ldrb	r3, [r7, #22]
}
 801197e:	4618      	mov	r0, r3
 8011980:	371c      	adds	r7, #28
 8011982:	46bd      	mov	sp, r7
 8011984:	bd90      	pop	{r4, r7, pc}
 8011986:	bf00      	nop
 8011988:	20000be4 	.word	0x20000be4
 801198c:	20000be6 	.word	0x20000be6
 8011990:	20000cf2 	.word	0x20000cf2
 8011994:	20000cfa 	.word	0x20000cfa

08011998 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8011998:	b580      	push	{r7, lr}
 801199a:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 801199c:	f002 fd92 	bl	80144c4 <LoRaMacClassBIsBeaconExpected>
 80119a0:	4603      	mov	r3, r0
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d001      	beq.n	80119aa <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 80119a6:	230e      	movs	r3, #14
 80119a8:	e013      	b.n	80119d2 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80119aa:	4b0b      	ldr	r3, [pc, #44]	@ (80119d8 <CheckForClassBCollision+0x40>)
 80119ac:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80119b0:	2b01      	cmp	r3, #1
 80119b2:	d10d      	bne.n	80119d0 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80119b4:	f002 fd8d 	bl	80144d2 <LoRaMacClassBIsPingExpected>
 80119b8:	4603      	mov	r3, r0
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d001      	beq.n	80119c2 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80119be:	230f      	movs	r3, #15
 80119c0:	e007      	b.n	80119d2 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 80119c2:	f002 fd8d 	bl	80144e0 <LoRaMacClassBIsMulticastExpected>
 80119c6:	4603      	mov	r3, r0
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d001      	beq.n	80119d0 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80119cc:	230f      	movs	r3, #15
 80119ce:	e000      	b.n	80119d2 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 80119d0:	2300      	movs	r3, #0
}
 80119d2:	4618      	mov	r0, r3
 80119d4:	bd80      	pop	{r7, pc}
 80119d6:	bf00      	nop
 80119d8:	20001124 	.word	0x20001124

080119dc <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 80119dc:	b590      	push	{r4, r7, lr}
 80119de:	b083      	sub	sp, #12
 80119e0:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80119e2:	4b2d      	ldr	r3, [pc, #180]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 80119e4:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 80119e8:	4b2b      	ldr	r3, [pc, #172]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 80119ea:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80119ee:	4b2a      	ldr	r3, [pc, #168]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 80119f0:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 80119f4:	4b28      	ldr	r3, [pc, #160]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 80119f6:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 80119fa:	4b27      	ldr	r3, [pc, #156]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 80119fc:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011a00:	b25b      	sxtb	r3, r3
 8011a02:	f004 fe26 	bl	8016652 <RegionApplyDrOffset>
 8011a06:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011a08:	b259      	sxtb	r1, r3
 8011a0a:	4b23      	ldr	r3, [pc, #140]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a0c:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011a10:	4b21      	ldr	r3, [pc, #132]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011a14:	4821      	ldr	r0, [pc, #132]	@ (8011a9c <ComputeRxWindowParameters+0xc0>)
 8011a16:	9000      	str	r0, [sp, #0]
 8011a18:	4620      	mov	r0, r4
 8011a1a:	f004 fd3c 	bl	8016496 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a20:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8011a24:	4b1c      	ldr	r3, [pc, #112]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a26:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011a2a:	b259      	sxtb	r1, r3
 8011a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a2e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011a32:	4b19      	ldr	r3, [pc, #100]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011a36:	4c1a      	ldr	r4, [pc, #104]	@ (8011aa0 <ComputeRxWindowParameters+0xc4>)
 8011a38:	9400      	str	r4, [sp, #0]
 8011a3a:	f004 fd2c 	bl	8016496 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011a3e:	4b16      	ldr	r3, [pc, #88]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a42:	4a18      	ldr	r2, [pc, #96]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a44:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8011a48:	4413      	add	r3, r2
 8011a4a:	4a16      	ldr	r2, [pc, #88]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a4c:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011a50:	4b11      	ldr	r3, [pc, #68]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011a54:	4a13      	ldr	r2, [pc, #76]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a56:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8011a5a:	4413      	add	r3, r2
 8011a5c:	4a11      	ldr	r2, [pc, #68]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a5e:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 8011a62:	4b10      	ldr	r3, [pc, #64]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a64:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011a68:	2b04      	cmp	r3, #4
 8011a6a:	d011      	beq.n	8011a90 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011a70:	4a0c      	ldr	r2, [pc, #48]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a72:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8011a76:	4413      	add	r3, r2
 8011a78:	4a0a      	ldr	r2, [pc, #40]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a7a:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011a7e:	4b06      	ldr	r3, [pc, #24]	@ (8011a98 <ComputeRxWindowParameters+0xbc>)
 8011a80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011a82:	4a08      	ldr	r2, [pc, #32]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a84:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8011a88:	4413      	add	r3, r2
 8011a8a:	4a06      	ldr	r2, [pc, #24]	@ (8011aa4 <ComputeRxWindowParameters+0xc8>)
 8011a8c:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8011a90:	bf00      	nop
 8011a92:	3704      	adds	r7, #4
 8011a94:	46bd      	mov	sp, r7
 8011a96:	bd90      	pop	{r4, r7, pc}
 8011a98:	20001124 	.word	0x20001124
 8011a9c:	20000f9c 	.word	0x20000f9c
 8011aa0:	20000fb4 	.word	0x20000fb4
 8011aa4:	20000be4 	.word	0x20000be4

08011aa8 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8011aa8:	b580      	push	{r7, lr}
 8011aaa:	b082      	sub	sp, #8
 8011aac:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8011aae:	2300      	movs	r3, #0
 8011ab0:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8011ab2:	4b13      	ldr	r3, [pc, #76]	@ (8011b00 <VerifyTxFrame+0x58>)
 8011ab4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d01b      	beq.n	8011af4 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011abc:	1d3b      	adds	r3, r7, #4
 8011abe:	4618      	mov	r0, r3
 8011ac0:	f002 ffc8 	bl	8014a54 <LoRaMacCommandsGetSizeSerializedCmds>
 8011ac4:	4603      	mov	r3, r0
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d001      	beq.n	8011ace <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011aca:	2313      	movs	r3, #19
 8011acc:	e013      	b.n	8011af6 <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8011ace:	4b0d      	ldr	r3, [pc, #52]	@ (8011b04 <VerifyTxFrame+0x5c>)
 8011ad0:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8011b00 <VerifyTxFrame+0x58>)
 8011ad6:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 8011ada:	687a      	ldr	r2, [r7, #4]
 8011adc:	b2d2      	uxtb	r2, r2
 8011ade:	4618      	mov	r0, r3
 8011ae0:	f7ff f904 	bl	8010cec <ValidatePayloadLength>
 8011ae4:	4603      	mov	r3, r0
 8011ae6:	f083 0301 	eor.w	r3, r3, #1
 8011aea:	b2db      	uxtb	r3, r3
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d001      	beq.n	8011af4 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8011af0:	2308      	movs	r3, #8
 8011af2:	e000      	b.n	8011af6 <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8011af4:	2300      	movs	r3, #0
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	3708      	adds	r7, #8
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}
 8011afe:	bf00      	nop
 8011b00:	20001124 	.word	0x20001124
 8011b04:	20000be4 	.word	0x20000be4

08011b08 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b082      	sub	sp, #8
 8011b0c:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8011b0e:	4b18      	ldr	r3, [pc, #96]	@ (8011b70 <SerializeTxFrame+0x68>)
 8011b10:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d002      	beq.n	8011b1e <SerializeTxFrame+0x16>
 8011b18:	2b04      	cmp	r3, #4
 8011b1a:	d011      	beq.n	8011b40 <SerializeTxFrame+0x38>
 8011b1c:	e021      	b.n	8011b62 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011b1e:	4815      	ldr	r0, [pc, #84]	@ (8011b74 <SerializeTxFrame+0x6c>)
 8011b20:	f004 fabb 	bl	801609a <LoRaMacSerializerJoinRequest>
 8011b24:	4603      	mov	r3, r0
 8011b26:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011b28:	79fb      	ldrb	r3, [r7, #7]
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d001      	beq.n	8011b32 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011b2e:	2311      	movs	r3, #17
 8011b30:	e01a      	b.n	8011b68 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011b32:	4b0f      	ldr	r3, [pc, #60]	@ (8011b70 <SerializeTxFrame+0x68>)
 8011b34:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011b38:	461a      	mov	r2, r3
 8011b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8011b70 <SerializeTxFrame+0x68>)
 8011b3c:	801a      	strh	r2, [r3, #0]
            break;
 8011b3e:	e012      	b.n	8011b66 <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8011b40:	480c      	ldr	r0, [pc, #48]	@ (8011b74 <SerializeTxFrame+0x6c>)
 8011b42:	f004 fb2c 	bl	801619e <LoRaMacSerializerData>
 8011b46:	4603      	mov	r3, r0
 8011b48:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011b4a:	79fb      	ldrb	r3, [r7, #7]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d001      	beq.n	8011b54 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011b50:	2311      	movs	r3, #17
 8011b52:	e009      	b.n	8011b68 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8011b54:	4b06      	ldr	r3, [pc, #24]	@ (8011b70 <SerializeTxFrame+0x68>)
 8011b56:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011b5a:	461a      	mov	r2, r3
 8011b5c:	4b04      	ldr	r3, [pc, #16]	@ (8011b70 <SerializeTxFrame+0x68>)
 8011b5e:	801a      	strh	r2, [r3, #0]
            break;
 8011b60:	e001      	b.n	8011b66 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8011b62:	2303      	movs	r3, #3
 8011b64:	e000      	b.n	8011b68 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8011b66:	2300      	movs	r3, #0
}
 8011b68:	4618      	mov	r0, r3
 8011b6a:	3708      	adds	r7, #8
 8011b6c:	46bd      	mov	sp, r7
 8011b6e:	bd80      	pop	{r7, pc}
 8011b70:	20000be4 	.word	0x20000be4
 8011b74:	20000cec 	.word	0x20000cec

08011b78 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b090      	sub	sp, #64	@ 0x40
 8011b7c:	af02      	add	r7, sp, #8
 8011b7e:	4603      	mov	r3, r0
 8011b80:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011b82:	2303      	movs	r3, #3
 8011b84:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8011b88:	f7ff ff06 	bl	8011998 <CheckForClassBCollision>
 8011b8c:	4603      	mov	r3, r0
 8011b8e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011b92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d002      	beq.n	8011ba0 <ScheduleTx+0x28>
    {
        return status;
 8011b9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011b9e:	e092      	b.n	8011cc6 <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8011ba0:	f000 f8f8 	bl	8011d94 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8011ba4:	f7ff ffb0 	bl	8011b08 <SerializeTxFrame>
 8011ba8:	4603      	mov	r3, r0
 8011baa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011bae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d002      	beq.n	8011bbc <ScheduleTx+0x44>
    {
        return status;
 8011bb6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011bba:	e084      	b.n	8011cc6 <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8011bbc:	4b44      	ldr	r3, [pc, #272]	@ (8011cd0 <ScheduleTx+0x158>)
 8011bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011bc0:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011bc2:	4b43      	ldr	r3, [pc, #268]	@ (8011cd0 <ScheduleTx+0x158>)
 8011bc4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011bc8:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8011bca:	4b41      	ldr	r3, [pc, #260]	@ (8011cd0 <ScheduleTx+0x158>)
 8011bcc:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8011bd0:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceTxBackoffRefTime = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.TxBackoffRefTime );
 8011bd2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	f00a fb9c 	bl	801c314 <SysTimeGetMcuTime>
 8011bdc:	4638      	mov	r0, r7
 8011bde:	4b3d      	ldr	r3, [pc, #244]	@ (8011cd4 <ScheduleTx+0x15c>)
 8011be0:	f8d3 2538 	ldr.w	r2, [r3, #1336]	@ 0x538
 8011be4:	9200      	str	r2, [sp, #0]
 8011be6:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 8011bea:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011bee:	ca06      	ldmia	r2, {r1, r2}
 8011bf0:	f00a faf1 	bl	801c1d6 <SysTimeSub>
 8011bf4:	f107 0320 	add.w	r3, r7, #32
 8011bf8:	463a      	mov	r2, r7
 8011bfa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011bfe:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8011c02:	4b33      	ldr	r3, [pc, #204]	@ (8011cd0 <ScheduleTx+0x158>)
 8011c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c06:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8011c08:	2300      	movs	r3, #0
 8011c0a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 8011c0e:	2301      	movs	r3, #1
 8011c10:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8011c12:	4b30      	ldr	r3, [pc, #192]	@ (8011cd4 <ScheduleTx+0x15c>)
 8011c14:	881b      	ldrh	r3, [r3, #0]
 8011c16:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011c18:	4b2d      	ldr	r3, [pc, #180]	@ (8011cd0 <ScheduleTx+0x158>)
 8011c1a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d104      	bne.n	8011c2c <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8011c22:	2301      	movs	r3, #1
 8011c24:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8011c28:	2300      	movs	r3, #0
 8011c2a:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8011c2c:	4b28      	ldr	r3, [pc, #160]	@ (8011cd0 <ScheduleTx+0x158>)
 8011c2e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011c32:	f107 0114 	add.w	r1, r7, #20
 8011c36:	4b28      	ldr	r3, [pc, #160]	@ (8011cd8 <ScheduleTx+0x160>)
 8011c38:	9300      	str	r3, [sp, #0]
 8011c3a:	4b28      	ldr	r3, [pc, #160]	@ (8011cdc <ScheduleTx+0x164>)
 8011c3c:	4a28      	ldr	r2, [pc, #160]	@ (8011ce0 <ScheduleTx+0x168>)
 8011c3e:	f004 fcf0 	bl	8016622 <RegionNextChannel>
 8011c42:	4603      	mov	r3, r0
 8011c44:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 8011c48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d025      	beq.n	8011c9c <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 8011c50:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011c54:	2b0b      	cmp	r3, #11
 8011c56:	d11e      	bne.n	8011c96 <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 8011c58:	4b1e      	ldr	r3, [pc, #120]	@ (8011cd4 <ScheduleTx+0x15c>)
 8011c5a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d01c      	beq.n	8011c9c <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8011c62:	7bfb      	ldrb	r3, [r7, #15]
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d013      	beq.n	8011c90 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8011c68:	4b1a      	ldr	r3, [pc, #104]	@ (8011cd4 <ScheduleTx+0x15c>)
 8011c6a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011c6e:	f043 0320 	orr.w	r3, r3, #32
 8011c72:	4a18      	ldr	r2, [pc, #96]	@ (8011cd4 <ScheduleTx+0x15c>)
 8011c74:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8011c78:	4b16      	ldr	r3, [pc, #88]	@ (8011cd4 <ScheduleTx+0x15c>)
 8011c7a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8011c7e:	4619      	mov	r1, r3
 8011c80:	4818      	ldr	r0, [pc, #96]	@ (8011ce4 <ScheduleTx+0x16c>)
 8011c82:	f00b f87f 	bl	801cd84 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 8011c86:	4817      	ldr	r0, [pc, #92]	@ (8011ce4 <ScheduleTx+0x16c>)
 8011c88:	f00a ff9e 	bl	801cbc8 <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 8011c8c:	2300      	movs	r3, #0
 8011c8e:	e01a      	b.n	8011cc6 <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8011c90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011c94:	e017      	b.n	8011cc6 <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8011c96:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011c9a:	e014      	b.n	8011cc6 <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8011c9c:	f7ff fe9e 	bl	80119dc <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8011ca0:	f7ff ff02 	bl	8011aa8 <VerifyTxFrame>
 8011ca4:	4603      	mov	r3, r0
 8011ca6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011caa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d002      	beq.n	8011cb8 <ScheduleTx+0x140>
    {
        return status;
 8011cb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011cb6:	e006      	b.n	8011cc6 <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8011cb8:	4b06      	ldr	r3, [pc, #24]	@ (8011cd4 <ScheduleTx+0x15c>)
 8011cba:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	f000 fb74 	bl	80123ac <SendFrameOnChannel>
 8011cc4:	4603      	mov	r3, r0
}
 8011cc6:	4618      	mov	r0, r3
 8011cc8:	3738      	adds	r7, #56	@ 0x38
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	bd80      	pop	{r7, pc}
 8011cce:	bf00      	nop
 8011cd0:	20001124 	.word	0x20001124
 8011cd4:	20000be4 	.word	0x20000be4
 8011cd8:	20001154 	.word	0x20001154
 8011cdc:	20001078 	.word	0x20001078
 8011ce0:	20000fff 	.word	0x20000fff
 8011ce4:	20000f4c 	.word	0x20000f4c

08011ce8 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8011ce8:	b580      	push	{r7, lr}
 8011cea:	b084      	sub	sp, #16
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	4603      	mov	r3, r0
 8011cf0:	460a      	mov	r2, r1
 8011cf2:	71fb      	strb	r3, [r7, #7]
 8011cf4:	4613      	mov	r3, r2
 8011cf6:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011cf8:	2312      	movs	r3, #18
 8011cfa:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8011d00:	4b22      	ldr	r3, [pc, #136]	@ (8011d8c <SecureFrame+0xa4>)
 8011d02:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d002      	beq.n	8011d10 <SecureFrame+0x28>
 8011d0a:	2b04      	cmp	r3, #4
 8011d0c:	d011      	beq.n	8011d32 <SecureFrame+0x4a>
 8011d0e:	e036      	b.n	8011d7e <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011d10:	481f      	ldr	r0, [pc, #124]	@ (8011d90 <SecureFrame+0xa8>)
 8011d12:	f003 fd95 	bl	8015840 <LoRaMacCryptoPrepareJoinRequest>
 8011d16:	4603      	mov	r3, r0
 8011d18:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8011d1a:	7bfb      	ldrb	r3, [r7, #15]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d001      	beq.n	8011d24 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011d20:	2311      	movs	r3, #17
 8011d22:	e02f      	b.n	8011d84 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011d24:	4b19      	ldr	r3, [pc, #100]	@ (8011d8c <SecureFrame+0xa4>)
 8011d26:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011d2a:	461a      	mov	r2, r3
 8011d2c:	4b17      	ldr	r3, [pc, #92]	@ (8011d8c <SecureFrame+0xa4>)
 8011d2e:	801a      	strh	r2, [r3, #0]
            break;
 8011d30:	e027      	b.n	8011d82 <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011d32:	f107 0308 	add.w	r3, r7, #8
 8011d36:	4618      	mov	r0, r3
 8011d38:	f003 fcbc 	bl	80156b4 <LoRaMacCryptoGetFCntUp>
 8011d3c:	4603      	mov	r3, r0
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d001      	beq.n	8011d46 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011d42:	2312      	movs	r3, #18
 8011d44:	e01e      	b.n	8011d84 <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8011d46:	4b11      	ldr	r3, [pc, #68]	@ (8011d8c <SecureFrame+0xa4>)
 8011d48:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d002      	beq.n	8011d56 <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8011d50:	68bb      	ldr	r3, [r7, #8]
 8011d52:	3b01      	subs	r3, #1
 8011d54:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8011d56:	68b8      	ldr	r0, [r7, #8]
 8011d58:	79ba      	ldrb	r2, [r7, #6]
 8011d5a:	79f9      	ldrb	r1, [r7, #7]
 8011d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8011d90 <SecureFrame+0xa8>)
 8011d5e:	f003 fe95 	bl	8015a8c <LoRaMacCryptoSecureMessage>
 8011d62:	4603      	mov	r3, r0
 8011d64:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8011d66:	7bfb      	ldrb	r3, [r7, #15]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d001      	beq.n	8011d70 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011d6c:	2311      	movs	r3, #17
 8011d6e:	e009      	b.n	8011d84 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8011d70:	4b06      	ldr	r3, [pc, #24]	@ (8011d8c <SecureFrame+0xa4>)
 8011d72:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011d76:	461a      	mov	r2, r3
 8011d78:	4b04      	ldr	r3, [pc, #16]	@ (8011d8c <SecureFrame+0xa4>)
 8011d7a:	801a      	strh	r2, [r3, #0]
            break;
 8011d7c:	e001      	b.n	8011d82 <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8011d7e:	2303      	movs	r3, #3
 8011d80:	e000      	b.n	8011d84 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8011d82:	2300      	movs	r3, #0
}
 8011d84:	4618      	mov	r0, r3
 8011d86:	3710      	adds	r7, #16
 8011d88:	46bd      	mov	sp, r7
 8011d8a:	bd80      	pop	{r7, pc}
 8011d8c:	20000be4 	.word	0x20000be4
 8011d90:	20000cec 	.word	0x20000cec

08011d94 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8011d94:	b480      	push	{r7}
 8011d96:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8011d98:	4b09      	ldr	r3, [pc, #36]	@ (8011dc0 <CalculateBackOff+0x2c>)
 8011d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d10a      	bne.n	8011db6 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8011da0:	4b07      	ldr	r3, [pc, #28]	@ (8011dc0 <CalculateBackOff+0x2c>)
 8011da2:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8011da6:	3b01      	subs	r3, #1
 8011da8:	4a06      	ldr	r2, [pc, #24]	@ (8011dc4 <CalculateBackOff+0x30>)
 8011daa:	f8d2 241c 	ldr.w	r2, [r2, #1052]	@ 0x41c
 8011dae:	fb02 f303 	mul.w	r3, r2, r3
 8011db2:	4a03      	ldr	r2, [pc, #12]	@ (8011dc0 <CalculateBackOff+0x2c>)
 8011db4:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8011db6:	bf00      	nop
 8011db8:	46bd      	mov	sp, r7
 8011dba:	bc80      	pop	{r7}
 8011dbc:	4770      	bx	lr
 8011dbe:	bf00      	nop
 8011dc0:	20001124 	.word	0x20001124
 8011dc4:	20000be4 	.word	0x20000be4

08011dc8 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8011dc8:	b580      	push	{r7, lr}
 8011dca:	b082      	sub	sp, #8
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	4603      	mov	r3, r0
 8011dd0:	7139      	strb	r1, [r7, #4]
 8011dd2:	71fb      	strb	r3, [r7, #7]
 8011dd4:	4613      	mov	r3, r2
 8011dd6:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8011dd8:	79fb      	ldrb	r3, [r7, #7]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d002      	beq.n	8011de4 <RemoveMacCommands+0x1c>
 8011dde:	79fb      	ldrb	r3, [r7, #7]
 8011de0:	2b01      	cmp	r3, #1
 8011de2:	d10d      	bne.n	8011e00 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8011de4:	79bb      	ldrb	r3, [r7, #6]
 8011de6:	2b01      	cmp	r3, #1
 8011de8:	d108      	bne.n	8011dfc <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8011dea:	793b      	ldrb	r3, [r7, #4]
 8011dec:	f003 0320 	and.w	r3, r3, #32
 8011df0:	b2db      	uxtb	r3, r3
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d004      	beq.n	8011e00 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8011df6:	f002 fe01 	bl	80149fc <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8011dfa:	e001      	b.n	8011e00 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8011dfc:	f002 fdfe 	bl	80149fc <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8011e00:	bf00      	nop
 8011e02:	3708      	adds	r7, #8
 8011e04:	46bd      	mov	sp, r7
 8011e06:	bd80      	pop	{r7, pc}

08011e08 <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8011e08:	b5b0      	push	{r4, r5, r7, lr}
 8011e0a:	b092      	sub	sp, #72	@ 0x48
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	4603      	mov	r3, r0
 8011e10:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8011e12:	79fb      	ldrb	r3, [r7, #7]
 8011e14:	f083 0301 	eor.w	r3, r3, #1
 8011e18:	b2db      	uxtb	r3, r3
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d003      	beq.n	8011e26 <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8011e1e:	4b88      	ldr	r3, [pc, #544]	@ (8012040 <ResetMacParameters+0x238>)
 8011e20:	2200      	movs	r2, #0
 8011e22:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8011e26:	4b86      	ldr	r3, [pc, #536]	@ (8012040 <ResetMacParameters+0x238>)
 8011e28:	2200      	movs	r2, #0
 8011e2a:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8011e2c:	4b85      	ldr	r3, [pc, #532]	@ (8012044 <ResetMacParameters+0x23c>)
 8011e2e:	2200      	movs	r2, #0
 8011e30:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8011e34:	4b83      	ldr	r3, [pc, #524]	@ (8012044 <ResetMacParameters+0x23c>)
 8011e36:	2200      	movs	r2, #0
 8011e38:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 8011e3c:	4b81      	ldr	r3, [pc, #516]	@ (8012044 <ResetMacParameters+0x23c>)
 8011e3e:	2200      	movs	r2, #0
 8011e40:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8011e44:	4b7e      	ldr	r3, [pc, #504]	@ (8012040 <ResetMacParameters+0x238>)
 8011e46:	2200      	movs	r2, #0
 8011e48:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8011e4c:	4b7c      	ldr	r3, [pc, #496]	@ (8012040 <ResetMacParameters+0x238>)
 8011e4e:	2201      	movs	r2, #1
 8011e50:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011e54:	4b7a      	ldr	r3, [pc, #488]	@ (8012040 <ResetMacParameters+0x238>)
 8011e56:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8011e5a:	4b79      	ldr	r3, [pc, #484]	@ (8012040 <ResetMacParameters+0x238>)
 8011e5c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011e60:	4b77      	ldr	r3, [pc, #476]	@ (8012040 <ResetMacParameters+0x238>)
 8011e62:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8011e66:	4b76      	ldr	r3, [pc, #472]	@ (8012040 <ResetMacParameters+0x238>)
 8011e68:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8011e6c:	4b74      	ldr	r3, [pc, #464]	@ (8012040 <ResetMacParameters+0x238>)
 8011e6e:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8011e72:	4b73      	ldr	r3, [pc, #460]	@ (8012040 <ResetMacParameters+0x238>)
 8011e74:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8011e78:	4b71      	ldr	r3, [pc, #452]	@ (8012040 <ResetMacParameters+0x238>)
 8011e7a:	4a71      	ldr	r2, [pc, #452]	@ (8012040 <ResetMacParameters+0x238>)
 8011e7c:	336c      	adds	r3, #108	@ 0x6c
 8011e7e:	32b4      	adds	r2, #180	@ 0xb4
 8011e80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011e84:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8011e88:	4b6d      	ldr	r3, [pc, #436]	@ (8012040 <ResetMacParameters+0x238>)
 8011e8a:	4a6d      	ldr	r2, [pc, #436]	@ (8012040 <ResetMacParameters+0x238>)
 8011e8c:	3374      	adds	r3, #116	@ 0x74
 8011e8e:	32bc      	adds	r2, #188	@ 0xbc
 8011e90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011e94:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8011e98:	4b69      	ldr	r3, [pc, #420]	@ (8012040 <ResetMacParameters+0x238>)
 8011e9a:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 8011e9e:	4b68      	ldr	r3, [pc, #416]	@ (8012040 <ResetMacParameters+0x238>)
 8011ea0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8011ea4:	4b66      	ldr	r3, [pc, #408]	@ (8012040 <ResetMacParameters+0x238>)
 8011ea6:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 8011eaa:	4b65      	ldr	r3, [pc, #404]	@ (8012040 <ResetMacParameters+0x238>)
 8011eac:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8011eb0:	4b63      	ldr	r3, [pc, #396]	@ (8012040 <ResetMacParameters+0x238>)
 8011eb2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8011eb6:	4a62      	ldr	r2, [pc, #392]	@ (8012040 <ResetMacParameters+0x238>)
 8011eb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011ebc:	4b60      	ldr	r3, [pc, #384]	@ (8012040 <ResetMacParameters+0x238>)
 8011ebe:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8011ec2:	4a5f      	ldr	r2, [pc, #380]	@ (8012040 <ResetMacParameters+0x238>)
 8011ec4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8011ec8:	4b5d      	ldr	r3, [pc, #372]	@ (8012040 <ResetMacParameters+0x238>)
 8011eca:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8011ece:	4b5c      	ldr	r3, [pc, #368]	@ (8012040 <ResetMacParameters+0x238>)
 8011ed0:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8011ed4:	4b5a      	ldr	r3, [pc, #360]	@ (8012040 <ResetMacParameters+0x238>)
 8011ed6:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8011eda:	4b59      	ldr	r3, [pc, #356]	@ (8012040 <ResetMacParameters+0x238>)
 8011edc:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 8011ee0:	4b58      	ldr	r3, [pc, #352]	@ (8012044 <ResetMacParameters+0x23c>)
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 8011ee8:	4b55      	ldr	r3, [pc, #340]	@ (8012040 <ResetMacParameters+0x238>)
 8011eea:	2200      	movs	r2, #0
 8011eec:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8011ef0:	4b53      	ldr	r3, [pc, #332]	@ (8012040 <ResetMacParameters+0x238>)
 8011ef2:	2200      	movs	r2, #0
 8011ef4:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 8011ef8:	4b51      	ldr	r3, [pc, #324]	@ (8012040 <ResetMacParameters+0x238>)
 8011efa:	2200      	movs	r2, #0
 8011efc:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8011f00:	4b4f      	ldr	r3, [pc, #316]	@ (8012040 <ResetMacParameters+0x238>)
 8011f02:	2200      	movs	r2, #0
 8011f04:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 8011f08:	4b4d      	ldr	r3, [pc, #308]	@ (8012040 <ResetMacParameters+0x238>)
 8011f0a:	2200      	movs	r2, #0
 8011f0c:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8011f10:	4b4b      	ldr	r3, [pc, #300]	@ (8012040 <ResetMacParameters+0x238>)
 8011f12:	2200      	movs	r2, #0
 8011f14:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 8011f18:	4b49      	ldr	r3, [pc, #292]	@ (8012040 <ResetMacParameters+0x238>)
 8011f1a:	2200      	movs	r2, #0
 8011f1c:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8011f20:	4b47      	ldr	r3, [pc, #284]	@ (8012040 <ResetMacParameters+0x238>)
 8011f22:	2200      	movs	r2, #0
 8011f24:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 8011f28:	4b45      	ldr	r3, [pc, #276]	@ (8012040 <ResetMacParameters+0x238>)
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8011f30:	4b43      	ldr	r3, [pc, #268]	@ (8012040 <ResetMacParameters+0x238>)
 8011f32:	2200      	movs	r2, #0
 8011f34:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 8011f38:	4b41      	ldr	r3, [pc, #260]	@ (8012040 <ResetMacParameters+0x238>)
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8011f40:	2301      	movs	r3, #1
 8011f42:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011f44:	4b40      	ldr	r3, [pc, #256]	@ (8012048 <ResetMacParameters+0x240>)
 8011f46:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011f48:	4b40      	ldr	r3, [pc, #256]	@ (801204c <ResetMacParameters+0x244>)
 8011f4a:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 8011f4c:	4b40      	ldr	r3, [pc, #256]	@ (8012050 <ResetMacParameters+0x248>)
 8011f4e:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011f50:	4b3b      	ldr	r3, [pc, #236]	@ (8012040 <ResetMacParameters+0x238>)
 8011f52:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011f56:	f107 020c 	add.w	r2, r7, #12
 8011f5a:	4611      	mov	r1, r2
 8011f5c:	4618      	mov	r0, r3
 8011f5e:	f004 fa4c 	bl	80163fa <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8011f62:	4b38      	ldr	r3, [pc, #224]	@ (8012044 <ResetMacParameters+0x23c>)
 8011f64:	2200      	movs	r2, #0
 8011f66:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8011f6a:	4b36      	ldr	r3, [pc, #216]	@ (8012044 <ResetMacParameters+0x23c>)
 8011f6c:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8011f70:	4b34      	ldr	r3, [pc, #208]	@ (8012044 <ResetMacParameters+0x23c>)
 8011f72:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8011f76:	4b32      	ldr	r3, [pc, #200]	@ (8012040 <ResetMacParameters+0x238>)
 8011f78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f7a:	4a32      	ldr	r2, [pc, #200]	@ (8012044 <ResetMacParameters+0x23c>)
 8011f7c:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011f80:	4b2f      	ldr	r3, [pc, #188]	@ (8012040 <ResetMacParameters+0x238>)
 8011f82:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8011f86:	4b2f      	ldr	r3, [pc, #188]	@ (8012044 <ResetMacParameters+0x23c>)
 8011f88:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8011f8c:	4b2c      	ldr	r3, [pc, #176]	@ (8012040 <ResetMacParameters+0x238>)
 8011f8e:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8011f92:	4b2c      	ldr	r3, [pc, #176]	@ (8012044 <ResetMacParameters+0x23c>)
 8011f94:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8011f98:	4b2a      	ldr	r3, [pc, #168]	@ (8012044 <ResetMacParameters+0x23c>)
 8011f9a:	2200      	movs	r2, #0
 8011f9c:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8011fa0:	4b28      	ldr	r3, [pc, #160]	@ (8012044 <ResetMacParameters+0x23c>)
 8011fa2:	2201      	movs	r2, #1
 8011fa4:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011fa8:	4b25      	ldr	r3, [pc, #148]	@ (8012040 <ResetMacParameters+0x238>)
 8011faa:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8011fae:	4b25      	ldr	r3, [pc, #148]	@ (8012044 <ResetMacParameters+0x23c>)
 8011fb0:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8011fb4:	4a23      	ldr	r2, [pc, #140]	@ (8012044 <ResetMacParameters+0x23c>)
 8011fb6:	4b23      	ldr	r3, [pc, #140]	@ (8012044 <ResetMacParameters+0x23c>)
 8011fb8:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8011fbc:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8011fc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011fc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011fc4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8011fc8:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8012044 <ResetMacParameters+0x23c>)
 8011fce:	2201      	movs	r2, #1
 8011fd0:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8012044 <ResetMacParameters+0x23c>)
 8011fd6:	2202      	movs	r2, #2
 8011fd8:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8011fdc:	2300      	movs	r3, #0
 8011fde:	643b      	str	r3, [r7, #64]	@ 0x40
    classBCallbacks.MacProcessNotify = NULL;
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	647b      	str	r3, [r7, #68]	@ 0x44

    if( MacCtx.MacCallbacks != NULL )
 8011fe4:	4b17      	ldr	r3, [pc, #92]	@ (8012044 <ResetMacParameters+0x23c>)
 8011fe6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011fea:	2b00      	cmp	r3, #0
 8011fec:	d009      	beq.n	8012002 <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8011fee:	4b15      	ldr	r3, [pc, #84]	@ (8012044 <ResetMacParameters+0x23c>)
 8011ff0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011ff4:	685b      	ldr	r3, [r3, #4]
 8011ff6:	643b      	str	r3, [r7, #64]	@ 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8011ff8:	4b12      	ldr	r3, [pc, #72]	@ (8012044 <ResetMacParameters+0x23c>)
 8011ffa:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011ffe:	695b      	ldr	r3, [r3, #20]
 8012000:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8012002:	4b14      	ldr	r3, [pc, #80]	@ (8012054 <ResetMacParameters+0x24c>)
 8012004:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8012006:	4b14      	ldr	r3, [pc, #80]	@ (8012058 <ResetMacParameters+0x250>)
 8012008:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801200a:	4b14      	ldr	r3, [pc, #80]	@ (801205c <ResetMacParameters+0x254>)
 801200c:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 801200e:	4b14      	ldr	r3, [pc, #80]	@ (8012060 <ResetMacParameters+0x258>)
 8012010:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8012012:	4b14      	ldr	r3, [pc, #80]	@ (8012064 <ResetMacParameters+0x25c>)
 8012014:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8012016:	4b14      	ldr	r3, [pc, #80]	@ (8012068 <ResetMacParameters+0x260>)
 8012018:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 801201a:	4b14      	ldr	r3, [pc, #80]	@ (801206c <ResetMacParameters+0x264>)
 801201c:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 801201e:	4b14      	ldr	r3, [pc, #80]	@ (8012070 <ResetMacParameters+0x268>)
 8012020:	63bb      	str	r3, [r7, #56]	@ 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8012022:	4b14      	ldr	r3, [pc, #80]	@ (8012074 <ResetMacParameters+0x26c>)
 8012024:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8012026:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801202a:	f107 031c 	add.w	r3, r7, #28
 801202e:	4a12      	ldr	r2, [pc, #72]	@ (8012078 <ResetMacParameters+0x270>)
 8012030:	4618      	mov	r0, r3
 8012032:	f002 f9f0 	bl	8014416 <LoRaMacClassBInit>
}
 8012036:	bf00      	nop
 8012038:	3748      	adds	r7, #72	@ 0x48
 801203a:	46bd      	mov	sp, r7
 801203c:	bdb0      	pop	{r4, r5, r7, pc}
 801203e:	bf00      	nop
 8012040:	20001124 	.word	0x20001124
 8012044:	20000be4 	.word	0x20000be4
 8012048:	20001348 	.word	0x20001348
 801204c:	2000135c 	.word	0x2000135c
 8012050:	20001cbc 	.word	0x20001cbc
 8012054:	2000104c 	.word	0x2000104c
 8012058:	20001004 	.word	0x20001004
 801205c:	20001038 	.word	0x20001038
 8012060:	20001075 	.word	0x20001075
 8012064:	20001208 	.word	0x20001208
 8012068:	2000116c 	.word	0x2000116c
 801206c:	20001170 	.word	0x20001170
 8012070:	2000120c 	.word	0x2000120c
 8012074:	20001254 	.word	0x20001254
 8012078:	200016d8 	.word	0x200016d8

0801207c <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 801207c:	b580      	push	{r7, lr}
 801207e:	b082      	sub	sp, #8
 8012080:	af00      	add	r7, sp, #0
 8012082:	6078      	str	r0, [r7, #4]
 8012084:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8012086:	6878      	ldr	r0, [r7, #4]
 8012088:	f00a fe0c 	bl	801cca4 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 801208c:	4b11      	ldr	r3, [pc, #68]	@ (80120d4 <RxWindowSetup+0x58>)
 801208e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012090:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8012092:	4b11      	ldr	r3, [pc, #68]	@ (80120d8 <RxWindowSetup+0x5c>)
 8012094:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012098:	4a10      	ldr	r2, [pc, #64]	@ (80120dc <RxWindowSetup+0x60>)
 801209a:	6839      	ldr	r1, [r7, #0]
 801209c:	4618      	mov	r0, r3
 801209e:	f004 fa14 	bl	80164ca <RegionRxConfig>
 80120a2:	4603      	mov	r3, r0
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d010      	beq.n	80120ca <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80120a8:	4b0d      	ldr	r3, [pc, #52]	@ (80120e0 <RxWindowSetup+0x64>)
 80120aa:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 80120ae:	4b0c      	ldr	r3, [pc, #48]	@ (80120e0 <RxWindowSetup+0x64>)
 80120b0:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 80120b4:	4b07      	ldr	r3, [pc, #28]	@ (80120d4 <RxWindowSetup+0x58>)
 80120b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80120b8:	4a07      	ldr	r2, [pc, #28]	@ (80120d8 <RxWindowSetup+0x5c>)
 80120ba:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80120bc:	4610      	mov	r0, r2
 80120be:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80120c0:	683b      	ldr	r3, [r7, #0]
 80120c2:	7cda      	ldrb	r2, [r3, #19]
 80120c4:	4b06      	ldr	r3, [pc, #24]	@ (80120e0 <RxWindowSetup+0x64>)
 80120c6:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 80120ca:	bf00      	nop
 80120cc:	3708      	adds	r7, #8
 80120ce:	46bd      	mov	sp, r7
 80120d0:	bd80      	pop	{r7, pc}
 80120d2:	bf00      	nop
 80120d4:	080214dc 	.word	0x080214dc
 80120d8:	20001124 	.word	0x20001124
 80120dc:	20001008 	.word	0x20001008
 80120e0:	20000be4 	.word	0x20000be4

080120e4 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 80120e4:	b590      	push	{r4, r7, lr}
 80120e6:	b083      	sub	sp, #12
 80120e8:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80120ea:	4b1e      	ldr	r3, [pc, #120]	@ (8012164 <OpenContinuousRxCWindow+0x80>)
 80120ec:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 80120f0:	4b1c      	ldr	r3, [pc, #112]	@ (8012164 <OpenContinuousRxCWindow+0x80>)
 80120f2:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80120f6:	b259      	sxtb	r1, r3
 80120f8:	4b1a      	ldr	r3, [pc, #104]	@ (8012164 <OpenContinuousRxCWindow+0x80>)
 80120fa:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80120fe:	4b19      	ldr	r3, [pc, #100]	@ (8012164 <OpenContinuousRxCWindow+0x80>)
 8012100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012102:	4c19      	ldr	r4, [pc, #100]	@ (8012168 <OpenContinuousRxCWindow+0x84>)
 8012104:	9400      	str	r4, [sp, #0]
 8012106:	f004 f9c6 	bl	8016496 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801210a:	4b18      	ldr	r3, [pc, #96]	@ (801216c <OpenContinuousRxCWindow+0x88>)
 801210c:	2202      	movs	r2, #2
 801210e:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8012112:	4b14      	ldr	r3, [pc, #80]	@ (8012164 <OpenContinuousRxCWindow+0x80>)
 8012114:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012118:	4b14      	ldr	r3, [pc, #80]	@ (801216c <OpenContinuousRxCWindow+0x88>)
 801211a:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801211e:	4b13      	ldr	r3, [pc, #76]	@ (801216c <OpenContinuousRxCWindow+0x88>)
 8012120:	2201      	movs	r2, #1
 8012122:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8012126:	4b0f      	ldr	r3, [pc, #60]	@ (8012164 <OpenContinuousRxCWindow+0x80>)
 8012128:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801212c:	4a10      	ldr	r2, [pc, #64]	@ (8012170 <OpenContinuousRxCWindow+0x8c>)
 801212e:	490e      	ldr	r1, [pc, #56]	@ (8012168 <OpenContinuousRxCWindow+0x84>)
 8012130:	4618      	mov	r0, r3
 8012132:	f004 f9ca 	bl	80164ca <RegionRxConfig>
 8012136:	4603      	mov	r3, r0
 8012138:	2b00      	cmp	r3, #0
 801213a:	d00f      	beq.n	801215c <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 801213c:	4b0b      	ldr	r3, [pc, #44]	@ (801216c <OpenContinuousRxCWindow+0x88>)
 801213e:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8012142:	4b0a      	ldr	r3, [pc, #40]	@ (801216c <OpenContinuousRxCWindow+0x88>)
 8012144:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( 0 ); // Continuous mode
 8012148:	4b0a      	ldr	r3, [pc, #40]	@ (8012174 <OpenContinuousRxCWindow+0x90>)
 801214a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801214c:	2000      	movs	r0, #0
 801214e:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8012150:	4b06      	ldr	r3, [pc, #24]	@ (801216c <OpenContinuousRxCWindow+0x88>)
 8012152:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 8012156:	4b05      	ldr	r3, [pc, #20]	@ (801216c <OpenContinuousRxCWindow+0x88>)
 8012158:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 801215c:	bf00      	nop
 801215e:	3704      	adds	r7, #4
 8012160:	46bd      	mov	sp, r7
 8012162:	bd90      	pop	{r4, r7, pc}
 8012164:	20001124 	.word	0x20001124
 8012168:	20000fcc 	.word	0x20000fcc
 801216c:	20000be4 	.word	0x20000be4
 8012170:	20001008 	.word	0x20001008
 8012174:	080214dc 	.word	0x080214dc

08012178 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8012178:	b580      	push	{r7, lr}
 801217a:	b088      	sub	sp, #32
 801217c:	af00      	add	r7, sp, #0
 801217e:	60f8      	str	r0, [r7, #12]
 8012180:	60b9      	str	r1, [r7, #8]
 8012182:	603b      	str	r3, [r7, #0]
 8012184:	4613      	mov	r3, r2
 8012186:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8012188:	4b81      	ldr	r3, [pc, #516]	@ (8012390 <PrepareFrame+0x218>)
 801218a:	2200      	movs	r2, #0
 801218c:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 801218e:	4b80      	ldr	r3, [pc, #512]	@ (8012390 <PrepareFrame+0x218>)
 8012190:	2200      	movs	r2, #0
 8012192:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    uint32_t fCntUp = 0;
 8012196:	2300      	movs	r3, #0
 8012198:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 801219a:	2300      	movs	r3, #0
 801219c:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 801219e:	2300      	movs	r3, #0
 80121a0:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80121a2:	683b      	ldr	r3, [r7, #0]
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d101      	bne.n	80121ac <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80121a8:	2300      	movs	r3, #0
 80121aa:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80121ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80121ae:	461a      	mov	r2, r3
 80121b0:	6839      	ldr	r1, [r7, #0]
 80121b2:	4878      	ldr	r0, [pc, #480]	@ (8012394 <PrepareFrame+0x21c>)
 80121b4:	f006 fc23 	bl	80189fe <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80121b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80121ba:	b2da      	uxtb	r2, r3
 80121bc:	4b74      	ldr	r3, [pc, #464]	@ (8012390 <PrepareFrame+0x218>)
 80121be:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	781a      	ldrb	r2, [r3, #0]
 80121c6:	4b72      	ldr	r3, [pc, #456]	@ (8012390 <PrepareFrame+0x218>)
 80121c8:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	781b      	ldrb	r3, [r3, #0]
 80121ce:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80121d2:	b2db      	uxtb	r3, r3
 80121d4:	2b07      	cmp	r3, #7
 80121d6:	f000 80b9 	beq.w	801234c <PrepareFrame+0x1d4>
 80121da:	2b07      	cmp	r3, #7
 80121dc:	f300 80ce 	bgt.w	801237c <PrepareFrame+0x204>
 80121e0:	2b02      	cmp	r3, #2
 80121e2:	d006      	beq.n	80121f2 <PrepareFrame+0x7a>
 80121e4:	2b04      	cmp	r3, #4
 80121e6:	f040 80c9 	bne.w	801237c <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 80121ea:	4b69      	ldr	r3, [pc, #420]	@ (8012390 <PrepareFrame+0x218>)
 80121ec:	2201      	movs	r2, #1
 80121ee:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 80121f2:	4b67      	ldr	r3, [pc, #412]	@ (8012390 <PrepareFrame+0x218>)
 80121f4:	2204      	movs	r2, #4
 80121f6:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 80121fa:	4b65      	ldr	r3, [pc, #404]	@ (8012390 <PrepareFrame+0x218>)
 80121fc:	4a66      	ldr	r2, [pc, #408]	@ (8012398 <PrepareFrame+0x220>)
 80121fe:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8012202:	4b63      	ldr	r3, [pc, #396]	@ (8012390 <PrepareFrame+0x218>)
 8012204:	22ff      	movs	r2, #255	@ 0xff
 8012206:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	781a      	ldrb	r2, [r3, #0]
 801220e:	4b60      	ldr	r3, [pc, #384]	@ (8012390 <PrepareFrame+0x218>)
 8012210:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8012214:	4a5e      	ldr	r2, [pc, #376]	@ (8012390 <PrepareFrame+0x218>)
 8012216:	79fb      	ldrb	r3, [r7, #7]
 8012218:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 801221c:	4b5f      	ldr	r3, [pc, #380]	@ (801239c <PrepareFrame+0x224>)
 801221e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8012222:	4a5b      	ldr	r2, [pc, #364]	@ (8012390 <PrepareFrame+0x218>)
 8012224:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8012228:	68bb      	ldr	r3, [r7, #8]
 801222a:	781a      	ldrb	r2, [r3, #0]
 801222c:	4b58      	ldr	r3, [pc, #352]	@ (8012390 <PrepareFrame+0x218>)
 801222e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8012232:	4b57      	ldr	r3, [pc, #348]	@ (8012390 <PrepareFrame+0x218>)
 8012234:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8012238:	4b55      	ldr	r3, [pc, #340]	@ (8012390 <PrepareFrame+0x218>)
 801223a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 801223e:	4b54      	ldr	r3, [pc, #336]	@ (8012390 <PrepareFrame+0x218>)
 8012240:	4a54      	ldr	r2, [pc, #336]	@ (8012394 <PrepareFrame+0x21c>)
 8012242:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8012246:	f107 0318 	add.w	r3, r7, #24
 801224a:	4618      	mov	r0, r3
 801224c:	f003 fa32 	bl	80156b4 <LoRaMacCryptoGetFCntUp>
 8012250:	4603      	mov	r3, r0
 8012252:	2b00      	cmp	r3, #0
 8012254:	d001      	beq.n	801225a <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8012256:	2312      	movs	r3, #18
 8012258:	e096      	b.n	8012388 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 801225a:	69bb      	ldr	r3, [r7, #24]
 801225c:	b29a      	uxth	r2, r3
 801225e:	4b4c      	ldr	r3, [pc, #304]	@ (8012390 <PrepareFrame+0x218>)
 8012260:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 8012264:	4b4a      	ldr	r3, [pc, #296]	@ (8012390 <PrepareFrame+0x218>)
 8012266:	2200      	movs	r2, #0
 8012268:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 801226c:	4b48      	ldr	r3, [pc, #288]	@ (8012390 <PrepareFrame+0x218>)
 801226e:	2200      	movs	r2, #0
 8012270:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8012274:	69bb      	ldr	r3, [r7, #24]
 8012276:	4a46      	ldr	r2, [pc, #280]	@ (8012390 <PrepareFrame+0x218>)
 8012278:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801227c:	f107 0314 	add.w	r3, r7, #20
 8012280:	4618      	mov	r0, r3
 8012282:	f002 fbe7 	bl	8014a54 <LoRaMacCommandsGetSizeSerializedCmds>
 8012286:	4603      	mov	r3, r0
 8012288:	2b00      	cmp	r3, #0
 801228a:	d001      	beq.n	8012290 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801228c:	2313      	movs	r3, #19
 801228e:	e07b      	b.n	8012388 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8012290:	697b      	ldr	r3, [r7, #20]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d074      	beq.n	8012380 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8012296:	4b41      	ldr	r3, [pc, #260]	@ (801239c <PrepareFrame+0x224>)
 8012298:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801229c:	4618      	mov	r0, r3
 801229e:	f7fe fcfd 	bl	8010c9c <GetMaxAppPayloadWithoutFOptsLength>
 80122a2:	4603      	mov	r3, r0
 80122a4:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80122a6:	4b3a      	ldr	r3, [pc, #232]	@ (8012390 <PrepareFrame+0x218>)
 80122a8:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d01d      	beq.n	80122ec <PrepareFrame+0x174>
 80122b0:	697b      	ldr	r3, [r7, #20]
 80122b2:	2b0f      	cmp	r3, #15
 80122b4:	d81a      	bhi.n	80122ec <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80122b6:	f107 0314 	add.w	r3, r7, #20
 80122ba:	4a39      	ldr	r2, [pc, #228]	@ (80123a0 <PrepareFrame+0x228>)
 80122bc:	4619      	mov	r1, r3
 80122be:	200f      	movs	r0, #15
 80122c0:	f002 fbde 	bl	8014a80 <LoRaMacCommandsSerializeCmds>
 80122c4:	4603      	mov	r3, r0
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d001      	beq.n	80122ce <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80122ca:	2313      	movs	r3, #19
 80122cc:	e05c      	b.n	8012388 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80122ce:	697b      	ldr	r3, [r7, #20]
 80122d0:	f003 030f 	and.w	r3, r3, #15
 80122d4:	b2d9      	uxtb	r1, r3
 80122d6:	68ba      	ldr	r2, [r7, #8]
 80122d8:	7813      	ldrb	r3, [r2, #0]
 80122da:	f361 0303 	bfi	r3, r1, #0, #4
 80122de:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80122e0:	68bb      	ldr	r3, [r7, #8]
 80122e2:	781a      	ldrb	r2, [r3, #0]
 80122e4:	4b2a      	ldr	r3, [pc, #168]	@ (8012390 <PrepareFrame+0x218>)
 80122e6:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 80122ea:	e049      	b.n	8012380 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80122ec:	4b28      	ldr	r3, [pc, #160]	@ (8012390 <PrepareFrame+0x218>)
 80122ee:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d010      	beq.n	8012318 <PrepareFrame+0x1a0>
 80122f6:	697b      	ldr	r3, [r7, #20]
 80122f8:	2b0f      	cmp	r3, #15
 80122fa:	d90d      	bls.n	8012318 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 80122fc:	7ffb      	ldrb	r3, [r7, #31]
 80122fe:	f107 0114 	add.w	r1, r7, #20
 8012302:	4a28      	ldr	r2, [pc, #160]	@ (80123a4 <PrepareFrame+0x22c>)
 8012304:	4618      	mov	r0, r3
 8012306:	f002 fbbb 	bl	8014a80 <LoRaMacCommandsSerializeCmds>
 801230a:	4603      	mov	r3, r0
 801230c:	2b00      	cmp	r3, #0
 801230e:	d001      	beq.n	8012314 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012310:	2313      	movs	r3, #19
 8012312:	e039      	b.n	8012388 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8012314:	230a      	movs	r3, #10
 8012316:	e037      	b.n	8012388 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8012318:	7ffb      	ldrb	r3, [r7, #31]
 801231a:	f107 0114 	add.w	r1, r7, #20
 801231e:	4a21      	ldr	r2, [pc, #132]	@ (80123a4 <PrepareFrame+0x22c>)
 8012320:	4618      	mov	r0, r3
 8012322:	f002 fbad 	bl	8014a80 <LoRaMacCommandsSerializeCmds>
 8012326:	4603      	mov	r3, r0
 8012328:	2b00      	cmp	r3, #0
 801232a:	d001      	beq.n	8012330 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801232c:	2313      	movs	r3, #19
 801232e:	e02b      	b.n	8012388 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8012330:	4b17      	ldr	r3, [pc, #92]	@ (8012390 <PrepareFrame+0x218>)
 8012332:	2200      	movs	r2, #0
 8012334:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8012338:	4b15      	ldr	r3, [pc, #84]	@ (8012390 <PrepareFrame+0x218>)
 801233a:	4a1a      	ldr	r2, [pc, #104]	@ (80123a4 <PrepareFrame+0x22c>)
 801233c:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8012340:	697b      	ldr	r3, [r7, #20]
 8012342:	b2da      	uxtb	r2, r3
 8012344:	4b12      	ldr	r3, [pc, #72]	@ (8012390 <PrepareFrame+0x218>)
 8012346:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 801234a:	e019      	b.n	8012380 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 801234c:	683b      	ldr	r3, [r7, #0]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d018      	beq.n	8012384 <PrepareFrame+0x20c>
 8012352:	4b0f      	ldr	r3, [pc, #60]	@ (8012390 <PrepareFrame+0x218>)
 8012354:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012358:	2b00      	cmp	r3, #0
 801235a:	d013      	beq.n	8012384 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 801235c:	4812      	ldr	r0, [pc, #72]	@ (80123a8 <PrepareFrame+0x230>)
 801235e:	4b0c      	ldr	r3, [pc, #48]	@ (8012390 <PrepareFrame+0x218>)
 8012360:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012364:	461a      	mov	r2, r3
 8012366:	6839      	ldr	r1, [r7, #0]
 8012368:	f006 fb49 	bl	80189fe <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 801236c:	4b08      	ldr	r3, [pc, #32]	@ (8012390 <PrepareFrame+0x218>)
 801236e:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012372:	3301      	adds	r3, #1
 8012374:	b29a      	uxth	r2, r3
 8012376:	4b06      	ldr	r3, [pc, #24]	@ (8012390 <PrepareFrame+0x218>)
 8012378:	801a      	strh	r2, [r3, #0]
            }
            break;
 801237a:	e003      	b.n	8012384 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801237c:	2302      	movs	r3, #2
 801237e:	e003      	b.n	8012388 <PrepareFrame+0x210>
            break;
 8012380:	bf00      	nop
 8012382:	e000      	b.n	8012386 <PrepareFrame+0x20e>
            break;
 8012384:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8012386:	2300      	movs	r3, #0
}
 8012388:	4618      	mov	r0, r3
 801238a:	3720      	adds	r7, #32
 801238c:	46bd      	mov	sp, r7
 801238e:	bd80      	pop	{r7, pc}
 8012390:	20000be4 	.word	0x20000be4
 8012394:	20000d1c 	.word	0x20000d1c
 8012398:	20000be6 	.word	0x20000be6
 801239c:	20001124 	.word	0x20001124
 80123a0:	20000cfc 	.word	0x20000cfc
 80123a4:	20001098 	.word	0x20001098
 80123a8:	20000be7 	.word	0x20000be7

080123ac <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b08a      	sub	sp, #40	@ 0x28
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	4603      	mov	r3, r0
 80123b4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80123b6:	2303      	movs	r3, #3
 80123b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 80123bc:	2300      	movs	r3, #0
 80123be:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 80123c0:	79fb      	ldrb	r3, [r7, #7]
 80123c2:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80123c4:	4b4b      	ldr	r3, [pc, #300]	@ (80124f4 <SendFrameOnChannel+0x148>)
 80123c6:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80123ca:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80123cc:	4b49      	ldr	r3, [pc, #292]	@ (80124f4 <SendFrameOnChannel+0x148>)
 80123ce:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80123d2:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 80123d4:	4b47      	ldr	r3, [pc, #284]	@ (80124f4 <SendFrameOnChannel+0x148>)
 80123d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123da:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80123dc:	4b45      	ldr	r3, [pc, #276]	@ (80124f4 <SendFrameOnChannel+0x148>)
 80123de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80123e2:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 80123e4:	4b44      	ldr	r3, [pc, #272]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80123e6:	881b      	ldrh	r3, [r3, #0]
 80123e8:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80123ea:	4b42      	ldr	r3, [pc, #264]	@ (80124f4 <SendFrameOnChannel+0x148>)
 80123ec:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80123f0:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 80123f2:	4b40      	ldr	r3, [pc, #256]	@ (80124f4 <SendFrameOnChannel+0x148>)
 80123f4:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80123f8:	f107 020f 	add.w	r2, r7, #15
 80123fc:	f107 0110 	add.w	r1, r7, #16
 8012400:	4b3e      	ldr	r3, [pc, #248]	@ (80124fc <SendFrameOnChannel+0x150>)
 8012402:	f004 f877 	bl	80164f4 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012406:	4b3c      	ldr	r3, [pc, #240]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 8012408:	2201      	movs	r2, #1
 801240a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801240e:	4b39      	ldr	r3, [pc, #228]	@ (80124f4 <SendFrameOnChannel+0x148>)
 8012410:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012414:	b2da      	uxtb	r2, r3
 8012416:	4b38      	ldr	r3, [pc, #224]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 8012418:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 801241c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8012420:	4b35      	ldr	r3, [pc, #212]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 8012422:	f883 2443 	strb.w	r2, [r3, #1091]	@ 0x443
    MacCtx.McpsConfirm.Channel = channel;
 8012426:	79fb      	ldrb	r3, [r7, #7]
 8012428:	4a33      	ldr	r2, [pc, #204]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 801242a:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 801242e:	4b32      	ldr	r3, [pc, #200]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 8012430:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8012434:	4a30      	ldr	r2, [pc, #192]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 8012436:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 801243a:	4b2f      	ldr	r3, [pc, #188]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 801243c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8012440:	4a2d      	ldr	r2, [pc, #180]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 8012442:	f8c2 3458 	str.w	r3, [r2, #1112]	@ 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8012446:	f002 f852 	bl	80144ee <LoRaMacClassBIsBeaconModeActive>
 801244a:	4603      	mov	r3, r0
 801244c:	2b00      	cmp	r3, #0
 801244e:	d00b      	beq.n	8012468 <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8012450:	4b29      	ldr	r3, [pc, #164]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 8012452:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8012456:	4618      	mov	r0, r3
 8012458:	f002 f8b4 	bl	80145c4 <LoRaMacClassBIsUplinkCollision>
 801245c:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 801245e:	6a3b      	ldr	r3, [r7, #32]
 8012460:	2b00      	cmp	r3, #0
 8012462:	d001      	beq.n	8012468 <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8012464:	2310      	movs	r3, #16
 8012466:	e040      	b.n	80124ea <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8012468:	4b22      	ldr	r3, [pc, #136]	@ (80124f4 <SendFrameOnChannel+0x148>)
 801246a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801246e:	2b01      	cmp	r3, #1
 8012470:	d101      	bne.n	8012476 <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8012472:	f002 f8b1 	bl	80145d8 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8012476:	f002 f84b 	bl	8014510 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 801247a:	4b1e      	ldr	r3, [pc, #120]	@ (80124f4 <SendFrameOnChannel+0x148>)
 801247c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012480:	b2db      	uxtb	r3, r3
 8012482:	4a1d      	ldr	r2, [pc, #116]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 8012484:	f892 241b 	ldrb.w	r2, [r2, #1051]	@ 0x41b
 8012488:	4611      	mov	r1, r2
 801248a:	4618      	mov	r0, r3
 801248c:	f7ff fc2c 	bl	8011ce8 <SecureFrame>
 8012490:	4603      	mov	r3, r0
 8012492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 8012496:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801249a:	2b00      	cmp	r3, #0
 801249c:	d002      	beq.n	80124a4 <SendFrameOnChannel+0xf8>
    {
        return status;
 801249e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80124a2:	e022      	b.n	80124ea <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80124a4:	4b14      	ldr	r3, [pc, #80]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80124a6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80124aa:	f043 0302 	orr.w	r3, r3, #2
 80124ae:	4a12      	ldr	r2, [pc, #72]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80124b0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 80124b4:	4b10      	ldr	r3, [pc, #64]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80124b6:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80124ba:	3301      	adds	r3, #1
 80124bc:	b2da      	uxtb	r2, r3
 80124be:	4b0e      	ldr	r3, [pc, #56]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80124c0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 80124c4:	4b0c      	ldr	r3, [pc, #48]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80124c6:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80124ca:	4b0b      	ldr	r3, [pc, #44]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80124cc:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 80124d0:	4b09      	ldr	r3, [pc, #36]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80124d2:	2200      	movs	r2, #0
 80124d4:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 80124d8:	4b09      	ldr	r3, [pc, #36]	@ (8012500 <SendFrameOnChannel+0x154>)
 80124da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80124dc:	4a06      	ldr	r2, [pc, #24]	@ (80124f8 <SendFrameOnChannel+0x14c>)
 80124de:	8812      	ldrh	r2, [r2, #0]
 80124e0:	b2d2      	uxtb	r2, r2
 80124e2:	4611      	mov	r1, r2
 80124e4:	4807      	ldr	r0, [pc, #28]	@ (8012504 <SendFrameOnChannel+0x158>)
 80124e6:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 80124e8:	2300      	movs	r3, #0
}
 80124ea:	4618      	mov	r0, r3
 80124ec:	3728      	adds	r7, #40	@ 0x28
 80124ee:	46bd      	mov	sp, r7
 80124f0:	bd80      	pop	{r7, pc}
 80124f2:	bf00      	nop
 80124f4:	20001124 	.word	0x20001124
 80124f8:	20000be4 	.word	0x20000be4
 80124fc:	20001000 	.word	0x20001000
 8012500:	080214dc 	.word	0x080214dc
 8012504:	20000be6 	.word	0x20000be6

08012508 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b082      	sub	sp, #8
 801250c:	af00      	add	r7, sp, #0
 801250e:	4603      	mov	r3, r0
 8012510:	6039      	str	r1, [r7, #0]
 8012512:	80fb      	strh	r3, [r7, #6]
 8012514:	4613      	mov	r3, r2
 8012516:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8012518:	4b09      	ldr	r3, [pc, #36]	@ (8012540 <SetTxContinuousWave+0x38>)
 801251a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801251c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012520:	88fa      	ldrh	r2, [r7, #6]
 8012522:	6838      	ldr	r0, [r7, #0]
 8012524:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8012526:	4b07      	ldr	r3, [pc, #28]	@ (8012544 <SetTxContinuousWave+0x3c>)
 8012528:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801252c:	f043 0302 	orr.w	r3, r3, #2
 8012530:	4a04      	ldr	r2, [pc, #16]	@ (8012544 <SetTxContinuousWave+0x3c>)
 8012532:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012536:	2300      	movs	r3, #0
}
 8012538:	4618      	mov	r0, r3
 801253a:	3708      	adds	r7, #8
 801253c:	46bd      	mov	sp, r7
 801253e:	bd80      	pop	{r7, pc}
 8012540:	080214dc 	.word	0x080214dc
 8012544:	20000be4 	.word	0x20000be4

08012548 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8012548:	b580      	push	{r7, lr}
 801254a:	b082      	sub	sp, #8
 801254c:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 801254e:	2300      	movs	r3, #0
 8012550:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8012552:	4b49      	ldr	r3, [pc, #292]	@ (8012678 <RestoreNvmData+0x130>)
 8012554:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012558:	2b01      	cmp	r3, #1
 801255a:	d001      	beq.n	8012560 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 801255c:	2301      	movs	r3, #1
 801255e:	e087      	b.n	8012670 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8012560:	2124      	movs	r1, #36	@ 0x24
 8012562:	4846      	ldr	r0, [pc, #280]	@ (801267c <RestoreNvmData+0x134>)
 8012564:	f006 faa0 	bl	8018aa8 <Crc32>
 8012568:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 801256a:	4b44      	ldr	r3, [pc, #272]	@ (801267c <RestoreNvmData+0x134>)
 801256c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801256e:	687a      	ldr	r2, [r7, #4]
 8012570:	429a      	cmp	r2, r3
 8012572:	d001      	beq.n	8012578 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012574:	2317      	movs	r3, #23
 8012576:	e07b      	b.n	8012670 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 8012578:	211c      	movs	r1, #28
 801257a:	4841      	ldr	r0, [pc, #260]	@ (8012680 <RestoreNvmData+0x138>)
 801257c:	f006 fa94 	bl	8018aa8 <Crc32>
 8012580:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 8012582:	4b3e      	ldr	r3, [pc, #248]	@ (801267c <RestoreNvmData+0x134>)
 8012584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012586:	687a      	ldr	r2, [r7, #4]
 8012588:	429a      	cmp	r2, r3
 801258a:	d001      	beq.n	8012590 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801258c:	2317      	movs	r3, #23
 801258e:	e06f      	b.n	8012670 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8012590:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012594:	483b      	ldr	r0, [pc, #236]	@ (8012684 <RestoreNvmData+0x13c>)
 8012596:	f006 fa87 	bl	8018aa8 <Crc32>
 801259a:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 801259c:	4b37      	ldr	r3, [pc, #220]	@ (801267c <RestoreNvmData+0x134>)
 801259e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80125a2:	687a      	ldr	r2, [r7, #4]
 80125a4:	429a      	cmp	r2, r3
 80125a6:	d001      	beq.n	80125ac <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80125a8:	2317      	movs	r3, #23
 80125aa:	e061      	b.n	8012670 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 80125ac:	21d4      	movs	r1, #212	@ 0xd4
 80125ae:	4836      	ldr	r0, [pc, #216]	@ (8012688 <RestoreNvmData+0x140>)
 80125b0:	f006 fa7a 	bl	8018aa8 <Crc32>
 80125b4:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 80125b6:	4b31      	ldr	r3, [pc, #196]	@ (801267c <RestoreNvmData+0x134>)
 80125b8:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80125bc:	687a      	ldr	r2, [r7, #4]
 80125be:	429a      	cmp	r2, r3
 80125c0:	d001      	beq.n	80125c6 <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80125c2:	2317      	movs	r3, #23
 80125c4:	e054      	b.n	8012670 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 80125c6:	2110      	movs	r1, #16
 80125c8:	4830      	ldr	r0, [pc, #192]	@ (801268c <RestoreNvmData+0x144>)
 80125ca:	f006 fa6d 	bl	8018aa8 <Crc32>
 80125ce:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 80125d0:	4b2a      	ldr	r3, [pc, #168]	@ (801267c <RestoreNvmData+0x134>)
 80125d2:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 80125d6:	687a      	ldr	r2, [r7, #4]
 80125d8:	429a      	cmp	r2, r3
 80125da:	d001      	beq.n	80125e0 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80125dc:	2317      	movs	r3, #23
 80125de:	e047      	b.n	8012670 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 80125e0:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80125e4:	482a      	ldr	r0, [pc, #168]	@ (8012690 <RestoreNvmData+0x148>)
 80125e6:	f006 fa5f 	bl	8018aa8 <Crc32>
 80125ea:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 80125ec:	4b23      	ldr	r3, [pc, #140]	@ (801267c <RestoreNvmData+0x134>)
 80125ee:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 80125f2:	687a      	ldr	r2, [r7, #4]
 80125f4:	429a      	cmp	r2, r3
 80125f6:	d001      	beq.n	80125fc <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80125f8:	2317      	movs	r3, #23
 80125fa:	e039      	b.n	8012670 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 80125fc:	2114      	movs	r1, #20
 80125fe:	4825      	ldr	r0, [pc, #148]	@ (8012694 <RestoreNvmData+0x14c>)
 8012600:	f006 fa52 	bl	8018aa8 <Crc32>
 8012604:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 8012606:	4b1d      	ldr	r3, [pc, #116]	@ (801267c <RestoreNvmData+0x134>)
 8012608:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 801260c:	687a      	ldr	r2, [r7, #4]
 801260e:	429a      	cmp	r2, r3
 8012610:	d001      	beq.n	8012616 <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012612:	2317      	movs	r3, #23
 8012614:	e02c      	b.n	8012670 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 8012616:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 801261a:	4918      	ldr	r1, [pc, #96]	@ (801267c <RestoreNvmData+0x134>)
 801261c:	481e      	ldr	r0, [pc, #120]	@ (8012698 <RestoreNvmData+0x150>)
 801261e:	f006 f9ee 	bl	80189fe <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8012622:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012626:	2100      	movs	r1, #0
 8012628:	4814      	ldr	r0, [pc, #80]	@ (801267c <RestoreNvmData+0x134>)
 801262a:	f006 fa23 	bl	8018a74 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801262e:	4b12      	ldr	r3, [pc, #72]	@ (8012678 <RestoreNvmData+0x130>)
 8012630:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8012634:	4b10      	ldr	r3, [pc, #64]	@ (8012678 <RestoreNvmData+0x130>)
 8012636:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 801263a:	4b17      	ldr	r3, [pc, #92]	@ (8012698 <RestoreNvmData+0x150>)
 801263c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801263e:	4a0e      	ldr	r2, [pc, #56]	@ (8012678 <RestoreNvmData+0x130>)
 8012640:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012644:	4b14      	ldr	r3, [pc, #80]	@ (8012698 <RestoreNvmData+0x150>)
 8012646:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801264a:	4b0b      	ldr	r3, [pc, #44]	@ (8012678 <RestoreNvmData+0x130>)
 801264c:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8012650:	4b09      	ldr	r3, [pc, #36]	@ (8012678 <RestoreNvmData+0x130>)
 8012652:	2201      	movs	r2, #1
 8012654:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8012658:	4b07      	ldr	r3, [pc, #28]	@ (8012678 <RestoreNvmData+0x130>)
 801265a:	2202      	movs	r2, #2
 801265c:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012660:	4b0e      	ldr	r3, [pc, #56]	@ (801269c <RestoreNvmData+0x154>)
 8012662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012664:	4a0c      	ldr	r2, [pc, #48]	@ (8012698 <RestoreNvmData+0x150>)
 8012666:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801266a:	4610      	mov	r0, r2
 801266c:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 801266e:	2300      	movs	r3, #0
}
 8012670:	4618      	mov	r0, r3
 8012672:	3708      	adds	r7, #8
 8012674:	46bd      	mov	sp, r7
 8012676:	bd80      	pop	{r7, pc}
 8012678:	20000be4 	.word	0x20000be4
 801267c:	200016f0 	.word	0x200016f0
 8012680:	20001718 	.word	0x20001718
 8012684:	20001738 	.word	0x20001738
 8012688:	2000183c 	.word	0x2000183c
 801268c:	20001914 	.word	0x20001914
 8012690:	20001928 	.word	0x20001928
 8012694:	20001ca4 	.word	0x20001ca4
 8012698:	20001124 	.word	0x20001124
 801269c:	080214dc 	.word	0x080214dc

080126a0 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 80126a0:	b480      	push	{r7}
 80126a2:	b083      	sub	sp, #12
 80126a4:	af00      	add	r7, sp, #0
 80126a6:	6078      	str	r0, [r7, #4]
 80126a8:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d002      	beq.n	80126b6 <DetermineFrameType+0x16>
 80126b0:	683b      	ldr	r3, [r7, #0]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d101      	bne.n	80126ba <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80126b6:	2303      	movs	r3, #3
 80126b8:	e03b      	b.n	8012732 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	7b1b      	ldrb	r3, [r3, #12]
 80126be:	f003 030f 	and.w	r3, r3, #15
 80126c2:	b2db      	uxtb	r3, r3
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d008      	beq.n	80126da <DetermineFrameType+0x3a>
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d003      	beq.n	80126da <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 80126d2:	683b      	ldr	r3, [r7, #0]
 80126d4:	2200      	movs	r2, #0
 80126d6:	701a      	strb	r2, [r3, #0]
 80126d8:	e02a      	b.n	8012730 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d103      	bne.n	80126ec <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 80126e4:	683b      	ldr	r3, [r7, #0]
 80126e6:	2201      	movs	r2, #1
 80126e8:	701a      	strb	r2, [r3, #0]
 80126ea:	e021      	b.n	8012730 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	7b1b      	ldrb	r3, [r3, #12]
 80126f0:	f003 030f 	and.w	r3, r3, #15
 80126f4:	b2db      	uxtb	r3, r3
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d108      	bne.n	801270c <DetermineFrameType+0x6c>
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012700:	2b00      	cmp	r3, #0
 8012702:	d103      	bne.n	801270c <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8012704:	683b      	ldr	r3, [r7, #0]
 8012706:	2202      	movs	r2, #2
 8012708:	701a      	strb	r2, [r3, #0]
 801270a:	e011      	b.n	8012730 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	7b1b      	ldrb	r3, [r3, #12]
 8012710:	f003 030f 	and.w	r3, r3, #15
 8012714:	b2db      	uxtb	r3, r3
 8012716:	2b00      	cmp	r3, #0
 8012718:	d108      	bne.n	801272c <DetermineFrameType+0x8c>
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d003      	beq.n	801272c <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8012724:	683b      	ldr	r3, [r7, #0]
 8012726:	2203      	movs	r2, #3
 8012728:	701a      	strb	r2, [r3, #0]
 801272a:	e001      	b.n	8012730 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 801272c:	2318      	movs	r3, #24
 801272e:	e000      	b.n	8012732 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8012730:	2300      	movs	r3, #0
}
 8012732:	4618      	mov	r0, r3
 8012734:	370c      	adds	r7, #12
 8012736:	46bd      	mov	sp, r7
 8012738:	bc80      	pop	{r7}
 801273a:	4770      	bx	lr

0801273c <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 801273c:	b480      	push	{r7}
 801273e:	b083      	sub	sp, #12
 8012740:	af00      	add	r7, sp, #0
 8012742:	4603      	mov	r3, r0
 8012744:	460a      	mov	r2, r1
 8012746:	71fb      	strb	r3, [r7, #7]
 8012748:	4613      	mov	r3, r2
 801274a:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 801274c:	79fa      	ldrb	r2, [r7, #7]
 801274e:	79bb      	ldrb	r3, [r7, #6]
 8012750:	429a      	cmp	r2, r3
 8012752:	d301      	bcc.n	8012758 <CheckRetrans+0x1c>
    {
        return true;
 8012754:	2301      	movs	r3, #1
 8012756:	e000      	b.n	801275a <CheckRetrans+0x1e>
    }
    return false;
 8012758:	2300      	movs	r3, #0
}
 801275a:	4618      	mov	r0, r3
 801275c:	370c      	adds	r7, #12
 801275e:	46bd      	mov	sp, r7
 8012760:	bc80      	pop	{r7}
 8012762:	4770      	bx	lr

08012764 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8012764:	b580      	push	{r7, lr}
 8012766:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8012768:	4b12      	ldr	r3, [pc, #72]	@ (80127b4 <CheckRetransUnconfirmedUplink+0x50>)
 801276a:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801276e:	4a12      	ldr	r2, [pc, #72]	@ (80127b8 <CheckRetransUnconfirmedUplink+0x54>)
 8012770:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8012774:	4611      	mov	r1, r2
 8012776:	4618      	mov	r0, r3
 8012778:	f7ff ffe0 	bl	801273c <CheckRetrans>
 801277c:	4603      	mov	r3, r0
 801277e:	2b00      	cmp	r3, #0
 8012780:	d001      	beq.n	8012786 <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8012782:	2301      	movs	r3, #1
 8012784:	e014      	b.n	80127b0 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012786:	4b0b      	ldr	r3, [pc, #44]	@ (80127b4 <CheckRetransUnconfirmedUplink+0x50>)
 8012788:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801278c:	f003 0302 	and.w	r3, r3, #2
 8012790:	b2db      	uxtb	r3, r3
 8012792:	2b00      	cmp	r3, #0
 8012794:	d00b      	beq.n	80127ae <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8012796:	4b07      	ldr	r3, [pc, #28]	@ (80127b4 <CheckRetransUnconfirmedUplink+0x50>)
 8012798:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 801279c:	2b00      	cmp	r3, #0
 801279e:	d004      	beq.n	80127aa <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 80127a0:	4b04      	ldr	r3, [pc, #16]	@ (80127b4 <CheckRetransUnconfirmedUplink+0x50>)
 80127a2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80127a6:	2b01      	cmp	r3, #1
 80127a8:	d101      	bne.n	80127ae <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 80127aa:	2301      	movs	r3, #1
 80127ac:	e000      	b.n	80127b0 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 80127ae:	2300      	movs	r3, #0
}
 80127b0:	4618      	mov	r0, r3
 80127b2:	bd80      	pop	{r7, pc}
 80127b4:	20000be4 	.word	0x20000be4
 80127b8:	20001124 	.word	0x20001124

080127bc <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 80127bc:	b580      	push	{r7, lr}
 80127be:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80127c0:	4b10      	ldr	r3, [pc, #64]	@ (8012804 <CheckRetransConfirmedUplink+0x48>)
 80127c2:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80127c6:	4a10      	ldr	r2, [pc, #64]	@ (8012808 <CheckRetransConfirmedUplink+0x4c>)
 80127c8:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 80127cc:	4611      	mov	r1, r2
 80127ce:	4618      	mov	r0, r3
 80127d0:	f7ff ffb4 	bl	801273c <CheckRetrans>
 80127d4:	4603      	mov	r3, r0
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d001      	beq.n	80127de <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80127da:	2301      	movs	r3, #1
 80127dc:	e00f      	b.n	80127fe <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80127de:	4b09      	ldr	r3, [pc, #36]	@ (8012804 <CheckRetransConfirmedUplink+0x48>)
 80127e0:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80127e4:	f003 0302 	and.w	r3, r3, #2
 80127e8:	b2db      	uxtb	r3, r3
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d006      	beq.n	80127fc <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 80127ee:	4b05      	ldr	r3, [pc, #20]	@ (8012804 <CheckRetransConfirmedUplink+0x48>)
 80127f0:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d001      	beq.n	80127fc <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 80127f8:	2301      	movs	r3, #1
 80127fa:	e000      	b.n	80127fe <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 80127fc:	2300      	movs	r3, #0
}
 80127fe:	4618      	mov	r0, r3
 8012800:	bd80      	pop	{r7, pc}
 8012802:	bf00      	nop
 8012804:	20000be4 	.word	0x20000be4
 8012808:	20001124 	.word	0x20001124

0801280c <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 801280c:	b480      	push	{r7}
 801280e:	b083      	sub	sp, #12
 8012810:	af00      	add	r7, sp, #0
 8012812:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	f1b3 3fff 	cmp.w	r3, #4294967295
 801281a:	d002      	beq.n	8012822 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	3301      	adds	r3, #1
 8012820:	607b      	str	r3, [r7, #4]
    }
    return counter;
 8012822:	687b      	ldr	r3, [r7, #4]
}
 8012824:	4618      	mov	r0, r3
 8012826:	370c      	adds	r7, #12
 8012828:	46bd      	mov	sp, r7
 801282a:	bc80      	pop	{r7}
 801282c:	4770      	bx	lr
	...

08012830 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8012830:	b580      	push	{r7, lr}
 8012832:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8012834:	4b1a      	ldr	r3, [pc, #104]	@ (80128a0 <StopRetransmission+0x70>)
 8012836:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801283a:	f003 0302 	and.w	r3, r3, #2
 801283e:	b2db      	uxtb	r3, r3
 8012840:	2b00      	cmp	r3, #0
 8012842:	d009      	beq.n	8012858 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8012844:	4b16      	ldr	r3, [pc, #88]	@ (80128a0 <StopRetransmission+0x70>)
 8012846:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801284a:	2b00      	cmp	r3, #0
 801284c:	d011      	beq.n	8012872 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 801284e:	4b14      	ldr	r3, [pc, #80]	@ (80128a0 <StopRetransmission+0x70>)
 8012850:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8012854:	2b01      	cmp	r3, #1
 8012856:	d00c      	beq.n	8012872 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8012858:	4b12      	ldr	r3, [pc, #72]	@ (80128a4 <StopRetransmission+0x74>)
 801285a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801285e:	2b00      	cmp	r3, #0
 8012860:	d007      	beq.n	8012872 <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 8012862:	4b10      	ldr	r3, [pc, #64]	@ (80128a4 <StopRetransmission+0x74>)
 8012864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012866:	4618      	mov	r0, r3
 8012868:	f7ff ffd0 	bl	801280c <IncreaseAdrAckCounter>
 801286c:	4603      	mov	r3, r0
 801286e:	4a0d      	ldr	r2, [pc, #52]	@ (80128a4 <StopRetransmission+0x74>)
 8012870:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8012872:	4b0b      	ldr	r3, [pc, #44]	@ (80128a0 <StopRetransmission+0x70>)
 8012874:	2200      	movs	r2, #0
 8012876:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.NodeAckRequested = false;
 801287a:	4b09      	ldr	r3, [pc, #36]	@ (80128a0 <StopRetransmission+0x70>)
 801287c:	2200      	movs	r2, #0
 801287e:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8012882:	4b07      	ldr	r3, [pc, #28]	@ (80128a0 <StopRetransmission+0x70>)
 8012884:	2200      	movs	r2, #0
 8012886:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801288a:	4b05      	ldr	r3, [pc, #20]	@ (80128a0 <StopRetransmission+0x70>)
 801288c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012890:	f023 0302 	bic.w	r3, r3, #2
 8012894:	4a02      	ldr	r2, [pc, #8]	@ (80128a0 <StopRetransmission+0x70>)
 8012896:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 801289a:	2301      	movs	r3, #1
}
 801289c:	4618      	mov	r0, r3
 801289e:	bd80      	pop	{r7, pc}
 80128a0:	20000be4 	.word	0x20000be4
 80128a4:	20001124 	.word	0x20001124

080128a8 <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 80128a8:	b580      	push	{r7, lr}
 80128aa:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80128ac:	4b08      	ldr	r3, [pc, #32]	@ (80128d0 <OnMacProcessNotify+0x28>)
 80128ae:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d00a      	beq.n	80128cc <OnMacProcessNotify+0x24>
 80128b6:	4b06      	ldr	r3, [pc, #24]	@ (80128d0 <OnMacProcessNotify+0x28>)
 80128b8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80128bc:	695b      	ldr	r3, [r3, #20]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d004      	beq.n	80128cc <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80128c2:	4b03      	ldr	r3, [pc, #12]	@ (80128d0 <OnMacProcessNotify+0x28>)
 80128c4:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80128c8:	695b      	ldr	r3, [r3, #20]
 80128ca:	4798      	blx	r3
    }
}
 80128cc:	bf00      	nop
 80128ce:	bd80      	pop	{r7, pc}
 80128d0:	20000be4 	.word	0x20000be4

080128d4 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 80128d4:	b580      	push	{r7, lr}
 80128d6:	b082      	sub	sp, #8
 80128d8:	af00      	add	r7, sp, #0
 80128da:	4603      	mov	r3, r0
 80128dc:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 80128de:	4b0b      	ldr	r3, [pc, #44]	@ (801290c <CallNvmDataChangeCallback+0x38>)
 80128e0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d00c      	beq.n	8012902 <CallNvmDataChangeCallback+0x2e>
 80128e8:	4b08      	ldr	r3, [pc, #32]	@ (801290c <CallNvmDataChangeCallback+0x38>)
 80128ea:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80128ee:	691b      	ldr	r3, [r3, #16]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d006      	beq.n	8012902 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 80128f4:	4b05      	ldr	r3, [pc, #20]	@ (801290c <CallNvmDataChangeCallback+0x38>)
 80128f6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80128fa:	691b      	ldr	r3, [r3, #16]
 80128fc:	88fa      	ldrh	r2, [r7, #6]
 80128fe:	4610      	mov	r0, r2
 8012900:	4798      	blx	r3
    }
}
 8012902:	bf00      	nop
 8012904:	3708      	adds	r7, #8
 8012906:	46bd      	mov	sp, r7
 8012908:	bd80      	pop	{r7, pc}
 801290a:	bf00      	nop
 801290c:	20000be4 	.word	0x20000be4

08012910 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8012910:	b480      	push	{r7}
 8012912:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012914:	4b0b      	ldr	r3, [pc, #44]	@ (8012944 <IsRequestPending+0x34>)
 8012916:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801291a:	f003 0304 	and.w	r3, r3, #4
 801291e:	b2db      	uxtb	r3, r3
 8012920:	2b00      	cmp	r3, #0
 8012922:	d107      	bne.n	8012934 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8012924:	4b07      	ldr	r3, [pc, #28]	@ (8012944 <IsRequestPending+0x34>)
 8012926:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801292a:	f003 0301 	and.w	r3, r3, #1
 801292e:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012930:	2b00      	cmp	r3, #0
 8012932:	d001      	beq.n	8012938 <IsRequestPending+0x28>
    {
        return 1;
 8012934:	2301      	movs	r3, #1
 8012936:	e000      	b.n	801293a <IsRequestPending+0x2a>
    }
    return 0;
 8012938:	2300      	movs	r3, #0
}
 801293a:	4618      	mov	r0, r3
 801293c:	46bd      	mov	sp, r7
 801293e:	bc80      	pop	{r7}
 8012940:	4770      	bx	lr
 8012942:	bf00      	nop
 8012944:	20000be4 	.word	0x20000be4

08012948 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b08e      	sub	sp, #56	@ 0x38
 801294c:	af02      	add	r7, sp, #8
 801294e:	60f8      	str	r0, [r7, #12]
 8012950:	60b9      	str	r1, [r7, #8]
 8012952:	4613      	mov	r3, r2
 8012954:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	2b00      	cmp	r3, #0
 801295a:	d002      	beq.n	8012962 <LoRaMacInitialization+0x1a>
 801295c:	68bb      	ldr	r3, [r7, #8]
 801295e:	2b00      	cmp	r3, #0
 8012960:	d101      	bne.n	8012966 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012962:	2303      	movs	r3, #3
 8012964:	e272      	b.n	8012e4c <LoRaMacInitialization+0x504>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d00b      	beq.n	8012986 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 801296e:	68fb      	ldr	r3, [r7, #12]
 8012970:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8012972:	2b00      	cmp	r3, #0
 8012974:	d007      	beq.n	8012986 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 801297a:	2b00      	cmp	r3, #0
 801297c:	d003      	beq.n	8012986 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 8012982:	2b00      	cmp	r3, #0
 8012984:	d101      	bne.n	801298a <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012986:	2303      	movs	r3, #3
 8012988:	e260      	b.n	8012e4c <LoRaMacInitialization+0x504>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 801298a:	79fb      	ldrb	r3, [r7, #7]
 801298c:	4618      	mov	r0, r3
 801298e:	f003 fcfb 	bl	8016388 <RegionIsActive>
 8012992:	4603      	mov	r3, r0
 8012994:	f083 0301 	eor.w	r3, r3, #1
 8012998:	b2db      	uxtb	r3, r3
 801299a:	2b00      	cmp	r3, #0
 801299c:	d001      	beq.n	80129a2 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 801299e:	2309      	movs	r3, #9
 80129a0:	e254      	b.n	8012e4c <LoRaMacInitialization+0x504>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 80129a2:	68f8      	ldr	r0, [r7, #12]
 80129a4:	f002 f98e 	bl	8014cc4 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 80129a8:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 80129ac:	2100      	movs	r1, #0
 80129ae:	48c7      	ldr	r0, [pc, #796]	@ (8012ccc <LoRaMacInitialization+0x384>)
 80129b0:	f006 f860 	bl	8018a74 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80129b4:	f44f 62a8 	mov.w	r2, #1344	@ 0x540
 80129b8:	2100      	movs	r1, #0
 80129ba:	48c5      	ldr	r0, [pc, #788]	@ (8012cd0 <LoRaMacInitialization+0x388>)
 80129bc:	f006 f85a 	bl	8018a74 <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 80129c0:	4ac2      	ldr	r2, [pc, #776]	@ (8012ccc <LoRaMacInitialization+0x384>)
 80129c2:	79fb      	ldrb	r3, [r7, #7]
 80129c4:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 80129c8:	4bc0      	ldr	r3, [pc, #768]	@ (8012ccc <LoRaMacInitialization+0x384>)
 80129ca:	2200      	movs	r2, #0
 80129cc:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 80129d0:	4bbe      	ldr	r3, [pc, #760]	@ (8012ccc <LoRaMacInitialization+0x384>)
 80129d2:	2200      	movs	r2, #0
 80129d4:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 80129d8:	4bbc      	ldr	r3, [pc, #752]	@ (8012ccc <LoRaMacInitialization+0x384>)
 80129da:	4abe      	ldr	r2, [pc, #760]	@ (8012cd4 <LoRaMacInitialization+0x38c>)
 80129dc:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80129e0:	2300      	movs	r3, #0
 80129e2:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80129e6:	4bbc      	ldr	r3, [pc, #752]	@ (8012cd8 <LoRaMacInitialization+0x390>)
 80129e8:	617b      	str	r3, [r7, #20]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80129ea:	4bbc      	ldr	r3, [pc, #752]	@ (8012cdc <LoRaMacInitialization+0x394>)
 80129ec:	61bb      	str	r3, [r7, #24]
    params.Bands = &RegionBands;
 80129ee:	4bbc      	ldr	r3, [pc, #752]	@ (8012ce0 <LoRaMacInitialization+0x398>)
 80129f0:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80129f2:	4bb6      	ldr	r3, [pc, #728]	@ (8012ccc <LoRaMacInitialization+0x384>)
 80129f4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80129f8:	f107 0214 	add.w	r2, r7, #20
 80129fc:	4611      	mov	r1, r2
 80129fe:	4618      	mov	r0, r3
 8012a00:	f003 fcfb 	bl	80163fa <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8012a04:	230f      	movs	r3, #15
 8012a06:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012a0a:	4bb0      	ldr	r3, [pc, #704]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012a0c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a10:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012a14:	4611      	mov	r1, r2
 8012a16:	4618      	mov	r0, r3
 8012a18:	f003 fcc6 	bl	80163a8 <RegionGetPhyParam>
 8012a1c:	4603      	mov	r3, r0
 8012a1e:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8012a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	bf14      	ite	ne
 8012a26:	2301      	movne	r3, #1
 8012a28:	2300      	moveq	r3, #0
 8012a2a:	b2da      	uxtb	r2, r3
 8012a2c:	4ba7      	ldr	r3, [pc, #668]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012a2e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8012a32:	230a      	movs	r3, #10
 8012a34:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012a38:	4ba4      	ldr	r3, [pc, #656]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012a3a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a3e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012a42:	4611      	mov	r1, r2
 8012a44:	4618      	mov	r0, r3
 8012a46:	f003 fcaf 	bl	80163a8 <RegionGetPhyParam>
 8012a4a:	4603      	mov	r3, r0
 8012a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8012a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a50:	b25a      	sxtb	r2, r3
 8012a52:	4b9e      	ldr	r3, [pc, #632]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012a54:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8012a58:	2306      	movs	r3, #6
 8012a5a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012a5e:	4b9b      	ldr	r3, [pc, #620]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012a60:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a64:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012a68:	4611      	mov	r1, r2
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	f003 fc9c 	bl	80163a8 <RegionGetPhyParam>
 8012a70:	4603      	mov	r3, r0
 8012a72:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8012a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a76:	b25a      	sxtb	r2, r3
 8012a78:	4b94      	ldr	r3, [pc, #592]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012a7a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8012a7e:	2310      	movs	r3, #16
 8012a80:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012a84:	4b91      	ldr	r3, [pc, #580]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012a86:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a8a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012a8e:	4611      	mov	r1, r2
 8012a90:	4618      	mov	r0, r3
 8012a92:	f003 fc89 	bl	80163a8 <RegionGetPhyParam>
 8012a96:	4603      	mov	r3, r0
 8012a98:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8012a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a9c:	4a8b      	ldr	r2, [pc, #556]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012a9e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8012aa2:	2311      	movs	r3, #17
 8012aa4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012aa8:	4b88      	ldr	r3, [pc, #544]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012aaa:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012aae:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012ab2:	4611      	mov	r1, r2
 8012ab4:	4618      	mov	r0, r3
 8012ab6:	f003 fc77 	bl	80163a8 <RegionGetPhyParam>
 8012aba:	4603      	mov	r3, r0
 8012abc:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8012abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ac0:	4a82      	ldr	r2, [pc, #520]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012ac2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8012ac6:	2312      	movs	r3, #18
 8012ac8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012acc:	4b7f      	ldr	r3, [pc, #508]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012ace:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012ad2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012ad6:	4611      	mov	r1, r2
 8012ad8:	4618      	mov	r0, r3
 8012ada:	f003 fc65 	bl	80163a8 <RegionGetPhyParam>
 8012ade:	4603      	mov	r3, r0
 8012ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8012ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ae4:	4a79      	ldr	r2, [pc, #484]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012ae6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8012aea:	2313      	movs	r3, #19
 8012aec:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012af0:	4b76      	ldr	r3, [pc, #472]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012af2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012af6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012afa:	4611      	mov	r1, r2
 8012afc:	4618      	mov	r0, r3
 8012afe:	f003 fc53 	bl	80163a8 <RegionGetPhyParam>
 8012b02:	4603      	mov	r3, r0
 8012b04:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8012b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b08:	4a70      	ldr	r2, [pc, #448]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b0a:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8012b0e:	2314      	movs	r3, #20
 8012b10:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b14:	4b6d      	ldr	r3, [pc, #436]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b16:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b1a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b1e:	4611      	mov	r1, r2
 8012b20:	4618      	mov	r0, r3
 8012b22:	f003 fc41 	bl	80163a8 <RegionGetPhyParam>
 8012b26:	4603      	mov	r3, r0
 8012b28:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8012b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b2c:	4a67      	ldr	r2, [pc, #412]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b2e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8012b32:	2316      	movs	r3, #22
 8012b34:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b38:	4b64      	ldr	r3, [pc, #400]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b3a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b3e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b42:	4611      	mov	r1, r2
 8012b44:	4618      	mov	r0, r3
 8012b46:	f003 fc2f 	bl	80163a8 <RegionGetPhyParam>
 8012b4a:	4603      	mov	r3, r0
 8012b4c:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8012b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b50:	b2da      	uxtb	r2, r3
 8012b52:	4b5e      	ldr	r3, [pc, #376]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b54:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8012b58:	2317      	movs	r3, #23
 8012b5a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b5e:	4b5b      	ldr	r3, [pc, #364]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b60:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b64:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b68:	4611      	mov	r1, r2
 8012b6a:	4618      	mov	r0, r3
 8012b6c:	f003 fc1c 	bl	80163a8 <RegionGetPhyParam>
 8012b70:	4603      	mov	r3, r0
 8012b72:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8012b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b76:	4a55      	ldr	r2, [pc, #340]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b78:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8012b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b7e:	4a53      	ldr	r2, [pc, #332]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b80:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8012b84:	2318      	movs	r3, #24
 8012b86:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b8a:	4b50      	ldr	r3, [pc, #320]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012b8c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b90:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b94:	4611      	mov	r1, r2
 8012b96:	4618      	mov	r0, r3
 8012b98:	f003 fc06 	bl	80163a8 <RegionGetPhyParam>
 8012b9c:	4603      	mov	r3, r0
 8012b9e:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8012ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ba2:	b2da      	uxtb	r2, r3
 8012ba4:	4b49      	ldr	r3, [pc, #292]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012ba6:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8012baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bac:	b2da      	uxtb	r2, r3
 8012bae:	4b47      	ldr	r3, [pc, #284]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012bb0:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8012bb4:	231d      	movs	r3, #29
 8012bb6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012bba:	4b44      	ldr	r3, [pc, #272]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012bbc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012bc0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012bc4:	4611      	mov	r1, r2
 8012bc6:	4618      	mov	r0, r3
 8012bc8:	f003 fbee 	bl	80163a8 <RegionGetPhyParam>
 8012bcc:	4603      	mov	r3, r0
 8012bce:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8012bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bd2:	b2da      	uxtb	r2, r3
 8012bd4:	4b3d      	ldr	r3, [pc, #244]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012bd6:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8012bda:	231e      	movs	r3, #30
 8012bdc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012be0:	4b3a      	ldr	r3, [pc, #232]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012be2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012be6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012bea:	4611      	mov	r1, r2
 8012bec:	4618      	mov	r0, r3
 8012bee:	f003 fbdb 	bl	80163a8 <RegionGetPhyParam>
 8012bf2:	4603      	mov	r3, r0
 8012bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8012bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bf8:	b2da      	uxtb	r2, r3
 8012bfa:	4b34      	ldr	r3, [pc, #208]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012bfc:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8012c00:	231f      	movs	r3, #31
 8012c02:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c06:	4b31      	ldr	r3, [pc, #196]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c08:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c0c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012c10:	4611      	mov	r1, r2
 8012c12:	4618      	mov	r0, r3
 8012c14:	f003 fbc8 	bl	80163a8 <RegionGetPhyParam>
 8012c18:	4603      	mov	r3, r0
 8012c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8012c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c1e:	4a2b      	ldr	r2, [pc, #172]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c20:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8012c24:	2320      	movs	r3, #32
 8012c26:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c2a:	4b28      	ldr	r3, [pc, #160]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c2c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c30:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012c34:	4611      	mov	r1, r2
 8012c36:	4618      	mov	r0, r3
 8012c38:	f003 fbb6 	bl	80163a8 <RegionGetPhyParam>
 8012c3c:	4603      	mov	r3, r0
 8012c3e:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8012c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c42:	4a22      	ldr	r2, [pc, #136]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c44:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8012c48:	230b      	movs	r3, #11
 8012c4a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c50:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c54:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012c58:	4611      	mov	r1, r2
 8012c5a:	4618      	mov	r0, r3
 8012c5c:	f003 fba4 	bl	80163a8 <RegionGetPhyParam>
 8012c60:	4603      	mov	r3, r0
 8012c62:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 8012c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c66:	b29a      	uxth	r2, r3
 8012c68:	4b18      	ldr	r3, [pc, #96]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c6a:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8012c6e:	230c      	movs	r3, #12
 8012c70:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c74:	4b15      	ldr	r3, [pc, #84]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c76:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c7a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012c7e:	4611      	mov	r1, r2
 8012c80:	4618      	mov	r0, r3
 8012c82:	f003 fb91 	bl	80163a8 <RegionGetPhyParam>
 8012c86:	4603      	mov	r3, r0
 8012c88:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 8012c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c8c:	b29a      	uxth	r2, r3
 8012c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c90:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8012c94:	4b0d      	ldr	r3, [pc, #52]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c96:	2201      	movs	r2, #1
 8012c98:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8012c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012c9e:	220a      	movs	r2, #10
 8012ca0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8012ca4:	4b09      	ldr	r3, [pc, #36]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012ca6:	2206      	movs	r2, #6
 8012ca8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8012cac:	4b07      	ldr	r3, [pc, #28]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012cae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012cb2:	4a06      	ldr	r2, [pc, #24]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012cb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8012cb6:	4b05      	ldr	r3, [pc, #20]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012cb8:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8012cbc:	4b03      	ldr	r3, [pc, #12]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012cbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8012cc2:	4b02      	ldr	r3, [pc, #8]	@ (8012ccc <LoRaMacInitialization+0x384>)
 8012cc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012cc8:	e00c      	b.n	8012ce4 <LoRaMacInitialization+0x39c>
 8012cca:	bf00      	nop
 8012ccc:	20001124 	.word	0x20001124
 8012cd0:	20000be4 	.word	0x20000be4
 8012cd4:	01000400 	.word	0x01000400
 8012cd8:	20001348 	.word	0x20001348
 8012cdc:	2000135c 	.word	0x2000135c
 8012ce0:	20001cbc 	.word	0x20001cbc
 8012ce4:	4a5b      	ldr	r2, [pc, #364]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012ce6:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8012ce8:	4b5a      	ldr	r3, [pc, #360]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012cea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012cee:	4a59      	ldr	r2, [pc, #356]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012cf0:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8012cf2:	4b58      	ldr	r3, [pc, #352]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012cf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012cf8:	4a56      	ldr	r2, [pc, #344]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012cfa:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8012cfc:	4b55      	ldr	r3, [pc, #340]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012cfe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8012d02:	4a54      	ldr	r2, [pc, #336]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d04:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8012d06:	4b53      	ldr	r3, [pc, #332]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d08:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8012d0c:	4a51      	ldr	r2, [pc, #324]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d0e:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8012d10:	4b50      	ldr	r3, [pc, #320]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d12:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8012d16:	4b4f      	ldr	r3, [pc, #316]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d18:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8012d1c:	4b4d      	ldr	r3, [pc, #308]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d1e:	2201      	movs	r2, #1
 8012d20:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8012d24:	4a4c      	ldr	r2, [pc, #304]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012d26:	68bb      	ldr	r3, [r7, #8]
 8012d28:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 8012d2c:	2000      	movs	r0, #0
 8012d2e:	f7ff f86b 	bl	8011e08 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8012d32:	4b48      	ldr	r3, [pc, #288]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d34:	2201      	movs	r2, #1
 8012d36:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 8012d3a:	4a47      	ldr	r2, [pc, #284]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8012d42:	4b45      	ldr	r3, [pc, #276]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012d44:	2200      	movs	r2, #0
 8012d46:	f883 2491 	strb.w	r2, [r3, #1169]	@ 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 8012d4a:	4b43      	ldr	r3, [pc, #268]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012d4c:	2201      	movs	r2, #1
 8012d4e:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8012d52:	4b40      	ldr	r3, [pc, #256]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d54:	2200      	movs	r2, #0
 8012d56:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8012d58:	4b3e      	ldr	r3, [pc, #248]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8012d5e:	2300      	movs	r3, #0
 8012d60:	9300      	str	r3, [sp, #0]
 8012d62:	4b3e      	ldr	r3, [pc, #248]	@ (8012e5c <LoRaMacInitialization+0x514>)
 8012d64:	2200      	movs	r2, #0
 8012d66:	f04f 31ff 	mov.w	r1, #4294967295
 8012d6a:	483d      	ldr	r0, [pc, #244]	@ (8012e60 <LoRaMacInitialization+0x518>)
 8012d6c:	f009 fef6 	bl	801cb5c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8012d70:	2300      	movs	r3, #0
 8012d72:	9300      	str	r3, [sp, #0]
 8012d74:	4b3b      	ldr	r3, [pc, #236]	@ (8012e64 <LoRaMacInitialization+0x51c>)
 8012d76:	2200      	movs	r2, #0
 8012d78:	f04f 31ff 	mov.w	r1, #4294967295
 8012d7c:	483a      	ldr	r0, [pc, #232]	@ (8012e68 <LoRaMacInitialization+0x520>)
 8012d7e:	f009 feed 	bl	801cb5c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8012d82:	2300      	movs	r3, #0
 8012d84:	9300      	str	r3, [sp, #0]
 8012d86:	4b39      	ldr	r3, [pc, #228]	@ (8012e6c <LoRaMacInitialization+0x524>)
 8012d88:	2200      	movs	r2, #0
 8012d8a:	f04f 31ff 	mov.w	r1, #4294967295
 8012d8e:	4838      	ldr	r0, [pc, #224]	@ (8012e70 <LoRaMacInitialization+0x528>)
 8012d90:	f009 fee4 	bl	801cb5c <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8012d94:	2300      	movs	r3, #0
 8012d96:	9300      	str	r3, [sp, #0]
 8012d98:	4b36      	ldr	r3, [pc, #216]	@ (8012e74 <LoRaMacInitialization+0x52c>)
 8012d9a:	2200      	movs	r2, #0
 8012d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8012da0:	4835      	ldr	r0, [pc, #212]	@ (8012e78 <LoRaMacInitialization+0x530>)
 8012da2:	f009 fedb 	bl	801cb5c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // At stack initialization no JoinReq has been transmitted yet
    MacCtx.IsFirstJoinReqTx = true;
 8012da6:	4b2c      	ldr	r3, [pc, #176]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012da8:	2201      	movs	r2, #1
 8012daa:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8012dae:	4b33      	ldr	r3, [pc, #204]	@ (8012e7c <LoRaMacInitialization+0x534>)
 8012db0:	2200      	movs	r2, #0
 8012db2:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8012db4:	4b28      	ldr	r3, [pc, #160]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012db6:	4a32      	ldr	r2, [pc, #200]	@ (8012e80 <LoRaMacInitialization+0x538>)
 8012db8:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8012dbc:	4b26      	ldr	r3, [pc, #152]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012dbe:	4a31      	ldr	r2, [pc, #196]	@ (8012e84 <LoRaMacInitialization+0x53c>)
 8012dc0:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8012dc4:	4b24      	ldr	r3, [pc, #144]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012dc6:	4a30      	ldr	r2, [pc, #192]	@ (8012e88 <LoRaMacInitialization+0x540>)
 8012dc8:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8012dcc:	4b22      	ldr	r3, [pc, #136]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012dce:	4a2f      	ldr	r2, [pc, #188]	@ (8012e8c <LoRaMacInitialization+0x544>)
 8012dd0:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8012dd4:	4b20      	ldr	r3, [pc, #128]	@ (8012e58 <LoRaMacInitialization+0x510>)
 8012dd6:	4a2e      	ldr	r2, [pc, #184]	@ (8012e90 <LoRaMacInitialization+0x548>)
 8012dd8:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8012ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8012e94 <LoRaMacInitialization+0x54c>)
 8012dde:	681b      	ldr	r3, [r3, #0]
 8012de0:	482d      	ldr	r0, [pc, #180]	@ (8012e98 <LoRaMacInitialization+0x550>)
 8012de2:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 8012de4:	482d      	ldr	r0, [pc, #180]	@ (8012e9c <LoRaMacInitialization+0x554>)
 8012de6:	f7fa f9af 	bl	800d148 <SecureElementInit>
 8012dea:	4603      	mov	r3, r0
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d001      	beq.n	8012df4 <LoRaMacInitialization+0x4ac>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012df0:	2311      	movs	r3, #17
 8012df2:	e02b      	b.n	8012e4c <LoRaMacInitialization+0x504>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8012df4:	4817      	ldr	r0, [pc, #92]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012df6:	f002 fc21 	bl	801563c <LoRaMacCryptoInit>
 8012dfa:	4603      	mov	r3, r0
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d001      	beq.n	8012e04 <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012e00:	2311      	movs	r3, #17
 8012e02:	e023      	b.n	8012e4c <LoRaMacInitialization+0x504>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8012e04:	f001 fd20 	bl	8014848 <LoRaMacCommandsInit>
 8012e08:	4603      	mov	r3, r0
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	d001      	beq.n	8012e12 <LoRaMacInitialization+0x4ca>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012e0e:	2313      	movs	r3, #19
 8012e10:	e01c      	b.n	8012e4c <LoRaMacInitialization+0x504>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8012e12:	4823      	ldr	r0, [pc, #140]	@ (8012ea0 <LoRaMacInitialization+0x558>)
 8012e14:	f002 fcb2 	bl	801577c <LoRaMacCryptoSetMulticastReference>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d001      	beq.n	8012e22 <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012e1e:	2311      	movs	r3, #17
 8012e20:	e014      	b.n	8012e4c <LoRaMacInitialization+0x504>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8012e22:	4b1c      	ldr	r3, [pc, #112]	@ (8012e94 <LoRaMacInitialization+0x54c>)
 8012e24:	695b      	ldr	r3, [r3, #20]
 8012e26:	4798      	blx	r3
 8012e28:	4603      	mov	r3, r0
 8012e2a:	4618      	mov	r0, r3
 8012e2c:	f005 fdc2 	bl	80189b4 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012e30:	4b18      	ldr	r3, [pc, #96]	@ (8012e94 <LoRaMacInitialization+0x54c>)
 8012e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012e34:	4a07      	ldr	r2, [pc, #28]	@ (8012e54 <LoRaMacInitialization+0x50c>)
 8012e36:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8012e3a:	4610      	mov	r0, r2
 8012e3c:	4798      	blx	r3
    Radio.Sleep( );
 8012e3e:	4b15      	ldr	r3, [pc, #84]	@ (8012e94 <LoRaMacInitialization+0x54c>)
 8012e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e42:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012e44:	2001      	movs	r0, #1
 8012e46:	f7fd fa59 	bl	80102fc <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8012e4a:	2300      	movs	r3, #0
}
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	3730      	adds	r7, #48	@ 0x30
 8012e50:	46bd      	mov	sp, r7
 8012e52:	bd80      	pop	{r7, pc}
 8012e54:	20001124 	.word	0x20001124
 8012e58:	20000be4 	.word	0x20000be4
 8012e5c:	08010889 	.word	0x08010889
 8012e60:	20000f4c 	.word	0x20000f4c
 8012e64:	08010919 	.word	0x08010919
 8012e68:	20000f64 	.word	0x20000f64
 8012e6c:	08010991 	.word	0x08010991
 8012e70:	20000f7c 	.word	0x20000f7c
 8012e74:	08010a11 	.word	0x08010a11
 8012e78:	20000fe4 	.word	0x20000fe4
 8012e7c:	20001d4c 	.word	0x20001d4c
 8012e80:	0800f301 	.word	0x0800f301
 8012e84:	0800f35d 	.word	0x0800f35d
 8012e88:	0800f3fd 	.word	0x0800f3fd
 8012e8c:	0800f3d1 	.word	0x0800f3d1
 8012e90:	0800f419 	.word	0x0800f419
 8012e94:	080214dc 	.word	0x080214dc
 8012e98:	20000f30 	.word	0x20000f30
 8012e9c:	20001270 	.word	0x20001270
 8012ea0:	2000120c 	.word	0x2000120c

08012ea4 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8012ea8:	4b04      	ldr	r3, [pc, #16]	@ (8012ebc <LoRaMacStart+0x18>)
 8012eaa:	2200      	movs	r2, #0
 8012eac:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 8012eb0:	f7fc fac8 	bl	800f444 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 8012eb4:	2300      	movs	r3, #0
}
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	bd80      	pop	{r7, pc}
 8012eba:	bf00      	nop
 8012ebc:	20000be4 	.word	0x20000be4

08012ec0 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8012ec0:	b580      	push	{r7, lr}
 8012ec2:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8012ec4:	f7fd f9e2 	bl	801028c <LoRaMacIsBusy>
 8012ec8:	4603      	mov	r3, r0
 8012eca:	f083 0301 	eor.w	r3, r3, #1
 8012ece:	b2db      	uxtb	r3, r3
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d00d      	beq.n	8012ef0 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8012ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8012f04 <LoRaMacStop+0x44>)
 8012ed6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012eda:	2b02      	cmp	r3, #2
 8012edc:	d102      	bne.n	8012ee4 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 8012ede:	4b0a      	ldr	r3, [pc, #40]	@ (8012f08 <LoRaMacStop+0x48>)
 8012ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ee2:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 8012ee4:	4b09      	ldr	r3, [pc, #36]	@ (8012f0c <LoRaMacStop+0x4c>)
 8012ee6:	2201      	movs	r2, #1
 8012ee8:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 8012eec:	2300      	movs	r3, #0
 8012eee:	e007      	b.n	8012f00 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8012ef0:	4b06      	ldr	r3, [pc, #24]	@ (8012f0c <LoRaMacStop+0x4c>)
 8012ef2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012ef6:	2b01      	cmp	r3, #1
 8012ef8:	d101      	bne.n	8012efe <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 8012efa:	2300      	movs	r3, #0
 8012efc:	e000      	b.n	8012f00 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 8012efe:	2301      	movs	r3, #1
}
 8012f00:	4618      	mov	r0, r3
 8012f02:	bd80      	pop	{r7, pc}
 8012f04:	20001124 	.word	0x20001124
 8012f08:	080214dc 	.word	0x080214dc
 8012f0c:	20000be4 	.word	0x20000be4

08012f10 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8012f14:	4812      	ldr	r0, [pc, #72]	@ (8012f60 <LoRaMacHalt+0x50>)
 8012f16:	f009 fec5 	bl	801cca4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 8012f1a:	4812      	ldr	r0, [pc, #72]	@ (8012f64 <LoRaMacHalt+0x54>)
 8012f1c:	f009 fec2 	bl	801cca4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8012f20:	4811      	ldr	r0, [pc, #68]	@ (8012f68 <LoRaMacHalt+0x58>)
 8012f22:	f009 febf 	bl	801cca4 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8012f26:	4811      	ldr	r0, [pc, #68]	@ (8012f6c <LoRaMacHalt+0x5c>)
 8012f28:	f009 febc 	bl	801cca4 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8012f2c:	f001 faf0 	bl	8014510 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8012f30:	4b0f      	ldr	r3, [pc, #60]	@ (8012f70 <LoRaMacHalt+0x60>)
 8012f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f34:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8012f36:	4b0f      	ldr	r3, [pc, #60]	@ (8012f74 <LoRaMacHalt+0x64>)
 8012f38:	2200      	movs	r2, #0
 8012f3a:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 8012f3e:	480e      	ldr	r0, [pc, #56]	@ (8012f78 <LoRaMacHalt+0x68>)
 8012f40:	f7fd fb7e 	bl	8010640 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8012f44:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012f48:	490b      	ldr	r1, [pc, #44]	@ (8012f78 <LoRaMacHalt+0x68>)
 8012f4a:	480c      	ldr	r0, [pc, #48]	@ (8012f7c <LoRaMacHalt+0x6c>)
 8012f4c:	f005 fd57 	bl	80189fe <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8012f50:	4b08      	ldr	r3, [pc, #32]	@ (8012f74 <LoRaMacHalt+0x64>)
 8012f52:	2201      	movs	r2, #1
 8012f54:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012f58:	2300      	movs	r3, #0
}
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	bd80      	pop	{r7, pc}
 8012f5e:	bf00      	nop
 8012f60:	20000f4c 	.word	0x20000f4c
 8012f64:	20000f64 	.word	0x20000f64
 8012f68:	20000f7c 	.word	0x20000f7c
 8012f6c:	20000fe4 	.word	0x20000fe4
 8012f70:	080214dc 	.word	0x080214dc
 8012f74:	20000be4 	.word	0x20000be4
 8012f78:	20001124 	.word	0x20001124
 8012f7c:	200016f0 	.word	0x200016f0

08012f80 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8012f80:	b590      	push	{r4, r7, lr}
 8012f82:	b08d      	sub	sp, #52	@ 0x34
 8012f84:	af02      	add	r7, sp, #8
 8012f86:	4603      	mov	r3, r0
 8012f88:	6039      	str	r1, [r7, #0]
 8012f8a:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012f8c:	4b42      	ldr	r3, [pc, #264]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012f90:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012f92:	4b41      	ldr	r3, [pc, #260]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012f94:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 8012f98:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012f9c:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 8012fa0:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8012fa2:	4b3e      	ldr	r3, [pc, #248]	@ (801309c <LoRaMacQueryTxPossible+0x11c>)
 8012fa4:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012fa8:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 8012faa:	2300      	movs	r3, #0
 8012fac:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8012fae:	683b      	ldr	r3, [r7, #0]
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d101      	bne.n	8012fb8 <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012fb4:	2303      	movs	r3, #3
 8012fb6:	e06b      	b.n	8013090 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8012fb8:	2300      	movs	r3, #0
 8012fba:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8012fbc:	4b36      	ldr	r3, [pc, #216]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012fbe:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8012fc2:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012fc4:	4b34      	ldr	r3, [pc, #208]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012fc8:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8012fca:	4b33      	ldr	r3, [pc, #204]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012fcc:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8012fd0:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012fd2:	4b31      	ldr	r3, [pc, #196]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012fd4:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8012fd8:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8012fda:	4b2f      	ldr	r3, [pc, #188]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012fdc:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012fe0:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012fe4:	4b2c      	ldr	r3, [pc, #176]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012fe6:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8012fea:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8012fee:	4b2b      	ldr	r3, [pc, #172]	@ (801309c <LoRaMacQueryTxPossible+0x11c>)
 8012ff0:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012ff4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012ff8:	4b27      	ldr	r3, [pc, #156]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8012ffa:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8013002:	4b25      	ldr	r3, [pc, #148]	@ (8013098 <LoRaMacQueryTxPossible+0x118>)
 8013004:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013008:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 801300c:	f107 040d 	add.w	r4, r7, #13
 8013010:	f107 020e 	add.w	r2, r7, #14
 8013014:	f107 010f 	add.w	r1, r7, #15
 8013018:	f107 0014 	add.w	r0, r7, #20
 801301c:	f107 0310 	add.w	r3, r7, #16
 8013020:	9300      	str	r3, [sp, #0]
 8013022:	4623      	mov	r3, r4
 8013024:	f001 f93e 	bl	80142a4 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8013028:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801302c:	4618      	mov	r0, r3
 801302e:	f7fd fe35 	bl	8010c9c <GetMaxAppPayloadWithoutFOptsLength>
 8013032:	4603      	mov	r3, r0
 8013034:	461a      	mov	r2, r3
 8013036:	683b      	ldr	r3, [r7, #0]
 8013038:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801303a:	f107 0308 	add.w	r3, r7, #8
 801303e:	4618      	mov	r0, r3
 8013040:	f001 fd08 	bl	8014a54 <LoRaMacCommandsGetSizeSerializedCmds>
 8013044:	4603      	mov	r3, r0
 8013046:	2b00      	cmp	r3, #0
 8013048:	d001      	beq.n	801304e <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801304a:	2313      	movs	r3, #19
 801304c:	e020      	b.n	8013090 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 801304e:	68bb      	ldr	r3, [r7, #8]
 8013050:	2b0f      	cmp	r3, #15
 8013052:	d819      	bhi.n	8013088 <LoRaMacQueryTxPossible+0x108>
 8013054:	683b      	ldr	r3, [r7, #0]
 8013056:	785b      	ldrb	r3, [r3, #1]
 8013058:	461a      	mov	r2, r3
 801305a:	68bb      	ldr	r3, [r7, #8]
 801305c:	429a      	cmp	r2, r3
 801305e:	d313      	bcc.n	8013088 <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8013060:	683b      	ldr	r3, [r7, #0]
 8013062:	785a      	ldrb	r2, [r3, #1]
 8013064:	68bb      	ldr	r3, [r7, #8]
 8013066:	b2db      	uxtb	r3, r3
 8013068:	1ad3      	subs	r3, r2, r3
 801306a:	b2da      	uxtb	r2, r3
 801306c:	683b      	ldr	r3, [r7, #0]
 801306e:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8013070:	683b      	ldr	r3, [r7, #0]
 8013072:	785b      	ldrb	r3, [r3, #1]
 8013074:	4619      	mov	r1, r3
 8013076:	79fa      	ldrb	r2, [r7, #7]
 8013078:	68bb      	ldr	r3, [r7, #8]
 801307a:	4413      	add	r3, r2
 801307c:	4299      	cmp	r1, r3
 801307e:	d301      	bcc.n	8013084 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8013080:	2300      	movs	r3, #0
 8013082:	e005      	b.n	8013090 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8013084:	2308      	movs	r3, #8
 8013086:	e003      	b.n	8013090 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8013088:	683b      	ldr	r3, [r7, #0]
 801308a:	2200      	movs	r2, #0
 801308c:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 801308e:	2308      	movs	r3, #8
    }
}
 8013090:	4618      	mov	r0, r3
 8013092:	372c      	adds	r7, #44	@ 0x2c
 8013094:	46bd      	mov	sp, r7
 8013096:	bd90      	pop	{r4, r7, pc}
 8013098:	20001124 	.word	0x20001124
 801309c:	20000be4 	.word	0x20000be4

080130a0 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80130a0:	b590      	push	{r4, r7, lr}
 80130a2:	b087      	sub	sp, #28
 80130a4:	af00      	add	r7, sp, #0
 80130a6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80130a8:	2300      	movs	r3, #0
 80130aa:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d101      	bne.n	80130b6 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80130b2:	2303      	movs	r3, #3
 80130b4:	e1c4      	b.n	8013440 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	781b      	ldrb	r3, [r3, #0]
 80130ba:	2b41      	cmp	r3, #65	@ 0x41
 80130bc:	f200 81b9 	bhi.w	8013432 <LoRaMacMibGetRequestConfirm+0x392>
 80130c0:	a201      	add	r2, pc, #4	@ (adr r2, 80130c8 <LoRaMacMibGetRequestConfirm+0x28>)
 80130c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130c6:	bf00      	nop
 80130c8:	080131d1 	.word	0x080131d1
 80130cc:	080131dd 	.word	0x080131dd
 80130d0:	080131e9 	.word	0x080131e9
 80130d4:	080131f5 	.word	0x080131f5
 80130d8:	08013201 	.word	0x08013201
 80130dc:	0801320d 	.word	0x0801320d
 80130e0:	08013219 	.word	0x08013219
 80130e4:	08013433 	.word	0x08013433
 80130e8:	08013433 	.word	0x08013433
 80130ec:	08013433 	.word	0x08013433
 80130f0:	08013433 	.word	0x08013433
 80130f4:	08013433 	.word	0x08013433
 80130f8:	08013433 	.word	0x08013433
 80130fc:	08013433 	.word	0x08013433
 8013100:	08013433 	.word	0x08013433
 8013104:	0801322d 	.word	0x0801322d
 8013108:	08013239 	.word	0x08013239
 801310c:	08013245 	.word	0x08013245
 8013110:	08013267 	.word	0x08013267
 8013114:	08013279 	.word	0x08013279
 8013118:	0801328b 	.word	0x0801328b
 801311c:	0801329d 	.word	0x0801329d
 8013120:	080132d1 	.word	0x080132d1
 8013124:	080132af 	.word	0x080132af
 8013128:	080132f3 	.word	0x080132f3
 801312c:	080132ff 	.word	0x080132ff
 8013130:	08013309 	.word	0x08013309
 8013134:	08013313 	.word	0x08013313
 8013138:	0801331d 	.word	0x0801331d
 801313c:	08013327 	.word	0x08013327
 8013140:	08013331 	.word	0x08013331
 8013144:	0801335d 	.word	0x0801335d
 8013148:	08013369 	.word	0x08013369
 801314c:	08013381 	.word	0x08013381
 8013150:	08013375 	.word	0x08013375
 8013154:	0801338d 	.word	0x0801338d
 8013158:	08013397 	.word	0x08013397
 801315c:	080133a3 	.word	0x080133a3
 8013160:	080133bf 	.word	0x080133bf
 8013164:	080133af 	.word	0x080133af
 8013168:	080133b7 	.word	0x080133b7
 801316c:	08013433 	.word	0x08013433
 8013170:	080133cb 	.word	0x080133cb
 8013174:	08013433 	.word	0x08013433
 8013178:	08013433 	.word	0x08013433
 801317c:	08013433 	.word	0x08013433
 8013180:	08013433 	.word	0x08013433
 8013184:	08013433 	.word	0x08013433
 8013188:	08013433 	.word	0x08013433
 801318c:	08013433 	.word	0x08013433
 8013190:	08013433 	.word	0x08013433
 8013194:	08013433 	.word	0x08013433
 8013198:	08013433 	.word	0x08013433
 801319c:	08013433 	.word	0x08013433
 80131a0:	08013433 	.word	0x08013433
 80131a4:	08013433 	.word	0x08013433
 80131a8:	08013433 	.word	0x08013433
 80131ac:	08013433 	.word	0x08013433
 80131b0:	080133df 	.word	0x080133df
 80131b4:	080133eb 	.word	0x080133eb
 80131b8:	080133f7 	.word	0x080133f7
 80131bc:	08013403 	.word	0x08013403
 80131c0:	0801340f 	.word	0x0801340f
 80131c4:	0801341b 	.word	0x0801341b
 80131c8:	08013427 	.word	0x08013427
 80131cc:	0801342d 	.word	0x0801342d
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80131d0:	4b9d      	ldr	r3, [pc, #628]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80131d2:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	711a      	strb	r2, [r3, #4]
            break;
 80131da:	e130      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80131dc:	4b9a      	ldr	r3, [pc, #616]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80131de:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	711a      	strb	r2, [r3, #4]
            break;
 80131e6:	e12a      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	685b      	ldr	r3, [r3, #4]
 80131ec:	4618      	mov	r0, r3
 80131ee:	f7fa fa69 	bl	800d6c4 <SecureElementGetDevEui>
            break;
 80131f2:	e124      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	685b      	ldr	r3, [r3, #4]
 80131f8:	4618      	mov	r0, r3
 80131fa:	f7fa fa93 	bl	800d724 <SecureElementGetJoinEui>
            break;
 80131fe:	e11e      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8013200:	4b91      	ldr	r3, [pc, #580]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013202:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	711a      	strb	r2, [r3, #4]
            break;
 801320a:	e118      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 801320c:	4b8e      	ldr	r3, [pc, #568]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801320e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	605a      	str	r2, [r3, #4]
            break;
 8013216:	e112      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 8013218:	4b8b      	ldr	r3, [pc, #556]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801321a:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	3304      	adds	r3, #4
 8013222:	4619      	mov	r1, r3
 8013224:	4610      	mov	r0, r2
 8013226:	f7fa faaf 	bl	800d788 <SecureElementGetDevAddr>
            break;
 801322a:	e108      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 801322c:	4b86      	ldr	r3, [pc, #536]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801322e:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	711a      	strb	r2, [r3, #4]
            break;
 8013236:	e102      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8013238:	4b83      	ldr	r3, [pc, #524]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801323a:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	711a      	strb	r2, [r3, #4]
            break;
 8013242:	e0fc      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8013244:	231c      	movs	r3, #28
 8013246:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013248:	4b7f      	ldr	r3, [pc, #508]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801324a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801324e:	f107 0210 	add.w	r2, r7, #16
 8013252:	4611      	mov	r1, r2
 8013254:	4618      	mov	r0, r3
 8013256:	f003 f8a7 	bl	80163a8 <RegionGetPhyParam>
 801325a:	4603      	mov	r3, r0
 801325c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 801325e:	68fa      	ldr	r2, [r7, #12]
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	605a      	str	r2, [r3, #4]
            break;
 8013264:	e0eb      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	4a77      	ldr	r2, [pc, #476]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801326a:	3304      	adds	r3, #4
 801326c:	326c      	adds	r2, #108	@ 0x6c
 801326e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013272:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013276:	e0e2      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	4a73      	ldr	r2, [pc, #460]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801327c:	3304      	adds	r3, #4
 801327e:	32b4      	adds	r2, #180	@ 0xb4
 8013280:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013284:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013288:	e0d9      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	4a6e      	ldr	r2, [pc, #440]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801328e:	3304      	adds	r3, #4
 8013290:	3274      	adds	r2, #116	@ 0x74
 8013292:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013296:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801329a:	e0d0      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	4a6a      	ldr	r2, [pc, #424]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132a0:	3304      	adds	r3, #4
 80132a2:	32bc      	adds	r2, #188	@ 0xbc
 80132a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80132a8:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80132ac:	e0c7      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80132ae:	231a      	movs	r3, #26
 80132b0:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80132b2:	4b65      	ldr	r3, [pc, #404]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132b4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80132b8:	f107 0210 	add.w	r2, r7, #16
 80132bc:	4611      	mov	r1, r2
 80132be:	4618      	mov	r0, r3
 80132c0:	f003 f872 	bl	80163a8 <RegionGetPhyParam>
 80132c4:	4603      	mov	r3, r0
 80132c6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80132c8:	68fa      	ldr	r2, [r7, #12]
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	605a      	str	r2, [r3, #4]
            break;
 80132ce:	e0b6      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80132d0:	2319      	movs	r3, #25
 80132d2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80132d4:	4b5c      	ldr	r3, [pc, #368]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132d6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80132da:	f107 0210 	add.w	r2, r7, #16
 80132de:	4611      	mov	r1, r2
 80132e0:	4618      	mov	r0, r3
 80132e2:	f003 f861 	bl	80163a8 <RegionGetPhyParam>
 80132e6:	4603      	mov	r3, r0
 80132e8:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 80132ea:	68fa      	ldr	r2, [r7, #12]
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	605a      	str	r2, [r3, #4]
            break;
 80132f0:	e0a5      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80132f2:	4b55      	ldr	r3, [pc, #340]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132f4:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	711a      	strb	r2, [r3, #4]
            break;
 80132fc:	e09f      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 80132fe:	4b52      	ldr	r3, [pc, #328]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013300:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	605a      	str	r2, [r3, #4]
            break;
 8013306:	e09a      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8013308:	4b4f      	ldr	r3, [pc, #316]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801330a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	605a      	str	r2, [r3, #4]
            break;
 8013310:	e095      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8013312:	4b4d      	ldr	r3, [pc, #308]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013314:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	605a      	str	r2, [r3, #4]
            break;
 801331a:	e090      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 801331c:	4b4a      	ldr	r3, [pc, #296]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801331e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	605a      	str	r2, [r3, #4]
            break;
 8013324:	e08b      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8013326:	4b48      	ldr	r3, [pc, #288]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013328:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	605a      	str	r2, [r3, #4]
            break;
 801332e:	e086      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8013330:	2302      	movs	r3, #2
 8013332:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013334:	4b44      	ldr	r3, [pc, #272]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013336:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801333a:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801333c:	4b42      	ldr	r3, [pc, #264]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801333e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013342:	f107 0210 	add.w	r2, r7, #16
 8013346:	4611      	mov	r1, r2
 8013348:	4618      	mov	r0, r3
 801334a:	f003 f82d 	bl	80163a8 <RegionGetPhyParam>
 801334e:	4603      	mov	r3, r0
 8013350:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	b25a      	sxtb	r2, r3
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	711a      	strb	r2, [r3, #4]
            break;
 801335a:	e070      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 801335c:	4b3a      	ldr	r3, [pc, #232]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801335e:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	711a      	strb	r2, [r3, #4]
            break;
 8013366:	e06a      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8013368:	4b37      	ldr	r3, [pc, #220]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801336a:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	711a      	strb	r2, [r3, #4]
            break;
 8013372:	e064      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8013374:	4b34      	ldr	r3, [pc, #208]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013376:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	711a      	strb	r2, [r3, #4]
            break;
 801337e:	e05e      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8013380:	4b31      	ldr	r3, [pc, #196]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013382:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	711a      	strb	r2, [r3, #4]
            break;
 801338a:	e058      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 801338c:	4b2e      	ldr	r3, [pc, #184]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801338e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	605a      	str	r2, [r3, #4]
            break;
 8013394:	e053      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8013396:	4b2c      	ldr	r3, [pc, #176]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013398:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	711a      	strb	r2, [r3, #4]
            break;
 80133a0:	e04d      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80133a2:	4b29      	ldr	r3, [pc, #164]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133a4:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	605a      	str	r2, [r3, #4]
            break;
 80133ac:	e047      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	4a25      	ldr	r2, [pc, #148]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133b2:	605a      	str	r2, [r3, #4]
            break;
 80133b4:	e043      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	4a24      	ldr	r2, [pc, #144]	@ (801344c <LoRaMacMibGetRequestConfirm+0x3ac>)
 80133ba:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 80133bc:	e03f      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80133be:	4b22      	ldr	r3, [pc, #136]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133c0:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	605a      	str	r2, [r3, #4]
            break;
 80133c8:	e039      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	4a1e      	ldr	r2, [pc, #120]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133ce:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 80133d2:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 80133d4:	687c      	ldr	r4, [r7, #4]
 80133d6:	f003 f95d 	bl	8016694 <RegionGetVersion>
 80133da:	60a0      	str	r0, [r4, #8]
            break;
 80133dc:	e02f      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 80133de:	4b1a      	ldr	r3, [pc, #104]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133e0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	605a      	str	r2, [r3, #4]
            break;
 80133e8:	e029      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 80133ea:	4b17      	ldr	r3, [pc, #92]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133ec:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	711a      	strb	r2, [r3, #4]
            break;
 80133f4:	e023      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 80133f6:	4b14      	ldr	r3, [pc, #80]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133f8:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	809a      	strh	r2, [r3, #4]
            break;
 8013400:	e01d      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8013402:	4b11      	ldr	r3, [pc, #68]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013404:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	809a      	strh	r2, [r3, #4]
            break;
 801340c:	e017      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 801340e:	4b0e      	ldr	r3, [pc, #56]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013410:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	809a      	strh	r2, [r3, #4]
            break;
 8013418:	e011      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 801341a:	4b0b      	ldr	r3, [pc, #44]	@ (8013448 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801341c:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	809a      	strh	r2, [r3, #4]
            break;
 8013424:	e00b      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013426:	2318      	movs	r3, #24
 8013428:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 801342a:	e008      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 801342c:	2318      	movs	r3, #24
 801342e:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013430:	e005      	b.n	801343e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8013432:	6878      	ldr	r0, [r7, #4]
 8013434:	f001 f883 	bl	801453e <LoRaMacClassBMibGetRequestConfirm>
 8013438:	4603      	mov	r3, r0
 801343a:	75fb      	strb	r3, [r7, #23]
            break;
 801343c:	bf00      	nop
        }
    }
    return status;
 801343e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013440:	4618      	mov	r0, r3
 8013442:	371c      	adds	r7, #28
 8013444:	46bd      	mov	sp, r7
 8013446:	bd90      	pop	{r4, r7, pc}
 8013448:	20001124 	.word	0x20001124
 801344c:	200016f0 	.word	0x200016f0

08013450 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b086      	sub	sp, #24
 8013454:	af00      	add	r7, sp, #0
 8013456:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8013458:	2300      	movs	r3, #0
 801345a:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	2b00      	cmp	r3, #0
 8013460:	d101      	bne.n	8013466 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013462:	2303      	movs	r3, #3
 8013464:	e39e      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8013466:	4bbd      	ldr	r3, [pc, #756]	@ (801375c <LoRaMacMibSetRequestConfirm+0x30c>)
 8013468:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801346c:	f003 0302 	and.w	r3, r3, #2
 8013470:	2b00      	cmp	r3, #0
 8013472:	d001      	beq.n	8013478 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8013474:	2301      	movs	r3, #1
 8013476:	e395      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
    }

    switch( mibSet->Type )
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	781b      	ldrb	r3, [r3, #0]
 801347c:	2b41      	cmp	r3, #65	@ 0x41
 801347e:	f200 8365 	bhi.w	8013b4c <LoRaMacMibSetRequestConfirm+0x6fc>
 8013482:	a201      	add	r2, pc, #4	@ (adr r2, 8013488 <LoRaMacMibSetRequestConfirm+0x38>)
 8013484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013488:	08013591 	.word	0x08013591
 801348c:	080135a1 	.word	0x080135a1
 8013490:	080135bb 	.word	0x080135bb
 8013494:	080135d3 	.word	0x080135d3
 8013498:	080135eb 	.word	0x080135eb
 801349c:	080135f7 	.word	0x080135f7
 80134a0:	08013603 	.word	0x08013603
 80134a4:	0801362d 	.word	0x0801362d
 80134a8:	08013653 	.word	0x08013653
 80134ac:	08013679 	.word	0x08013679
 80134b0:	0801369f 	.word	0x0801369f
 80134b4:	080136c5 	.word	0x080136c5
 80134b8:	080136eb 	.word	0x080136eb
 80134bc:	08013711 	.word	0x08013711
 80134c0:	08013737 	.word	0x08013737
 80134c4:	08013765 	.word	0x08013765
 80134c8:	08013785 	.word	0x08013785
 80134cc:	08013b4d 	.word	0x08013b4d
 80134d0:	08013791 	.word	0x08013791
 80134d4:	08013801 	.word	0x08013801
 80134d8:	08013841 	.word	0x08013841
 80134dc:	080138a3 	.word	0x080138a3
 80134e0:	08013913 	.word	0x08013913
 80134e4:	080138e3 	.word	0x080138e3
 80134e8:	08013943 	.word	0x08013943
 80134ec:	08013965 	.word	0x08013965
 80134f0:	0801396f 	.word	0x0801396f
 80134f4:	08013979 	.word	0x08013979
 80134f8:	08013983 	.word	0x08013983
 80134fc:	0801398d 	.word	0x0801398d
 8013500:	08013b4d 	.word	0x08013b4d
 8013504:	08013997 	.word	0x08013997
 8013508:	080139c9 	.word	0x080139c9
 801350c:	08013a3d 	.word	0x08013a3d
 8013510:	08013a03 	.word	0x08013a03
 8013514:	08013a6f 	.word	0x08013a6f
 8013518:	08013a95 	.word	0x08013a95
 801351c:	08013aad 	.word	0x08013aad
 8013520:	08013ab9 	.word	0x08013ab9
 8013524:	08013ac5 	.word	0x08013ac5
 8013528:	08013b4d 	.word	0x08013b4d
 801352c:	08013acf 	.word	0x08013acf
 8013530:	08013b4d 	.word	0x08013b4d
 8013534:	08013b4d 	.word	0x08013b4d
 8013538:	08013b4d 	.word	0x08013b4d
 801353c:	08013b4d 	.word	0x08013b4d
 8013540:	08013b4d 	.word	0x08013b4d
 8013544:	08013b4d 	.word	0x08013b4d
 8013548:	08013b4d 	.word	0x08013b4d
 801354c:	08013b4d 	.word	0x08013b4d
 8013550:	08013b4d 	.word	0x08013b4d
 8013554:	08013b4d 	.word	0x08013b4d
 8013558:	08013b4d 	.word	0x08013b4d
 801355c:	08013b4d 	.word	0x08013b4d
 8013560:	08013b4d 	.word	0x08013b4d
 8013564:	08013b4d 	.word	0x08013b4d
 8013568:	08013b4d 	.word	0x08013b4d
 801356c:	08013b4d 	.word	0x08013b4d
 8013570:	08013af9 	.word	0x08013af9
 8013574:	08013b05 	.word	0x08013b05
 8013578:	08013b11 	.word	0x08013b11
 801357c:	08013b1d 	.word	0x08013b1d
 8013580:	08013b29 	.word	0x08013b29
 8013584:	08013b35 	.word	0x08013b35
 8013588:	08013b41 	.word	0x08013b41
 801358c:	08013b47 	.word	0x08013b47
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	791b      	ldrb	r3, [r3, #4]
 8013594:	4618      	mov	r0, r3
 8013596:	f7fd fa97 	bl	8010ac8 <SwitchClass>
 801359a:	4603      	mov	r3, r0
 801359c:	75fb      	strb	r3, [r7, #23]
            break;
 801359e:	e2f6      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	791b      	ldrb	r3, [r3, #4]
 80135a4:	2b02      	cmp	r3, #2
 80135a6:	d005      	beq.n	80135b4 <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	791a      	ldrb	r2, [r3, #4]
 80135ac:	4b6c      	ldr	r3, [pc, #432]	@ (8013760 <LoRaMacMibSetRequestConfirm+0x310>)
 80135ae:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80135b2:	e2ec      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80135b4:	2303      	movs	r3, #3
 80135b6:	75fb      	strb	r3, [r7, #23]
            break;
 80135b8:	e2e9      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	685b      	ldr	r3, [r3, #4]
 80135be:	4618      	mov	r0, r3
 80135c0:	f7fa f868 	bl	800d694 <SecureElementSetDevEui>
 80135c4:	4603      	mov	r3, r0
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	f000 82c6 	beq.w	8013b58 <LoRaMacMibSetRequestConfirm+0x708>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80135cc:	2303      	movs	r3, #3
 80135ce:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80135d0:	e2c2      	b.n	8013b58 <LoRaMacMibSetRequestConfirm+0x708>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	685b      	ldr	r3, [r3, #4]
 80135d6:	4618      	mov	r0, r3
 80135d8:	f7fa f88c 	bl	800d6f4 <SecureElementSetJoinEui>
 80135dc:	4603      	mov	r3, r0
 80135de:	2b00      	cmp	r3, #0
 80135e0:	f000 82bc 	beq.w	8013b5c <LoRaMacMibSetRequestConfirm+0x70c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80135e4:	2303      	movs	r3, #3
 80135e6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80135e8:	e2b8      	b.n	8013b5c <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	791a      	ldrb	r2, [r3, #4]
 80135ee:	4b5c      	ldr	r3, [pc, #368]	@ (8013760 <LoRaMacMibSetRequestConfirm+0x310>)
 80135f0:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 80135f4:	e2cb      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	685b      	ldr	r3, [r3, #4]
 80135fa:	4a59      	ldr	r2, [pc, #356]	@ (8013760 <LoRaMacMibSetRequestConfirm+0x310>)
 80135fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8013600:	e2c5      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 8013602:	4b57      	ldr	r3, [pc, #348]	@ (8013760 <LoRaMacMibSetRequestConfirm+0x310>)
 8013604:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	685b      	ldr	r3, [r3, #4]
 801360c:	4619      	mov	r1, r3
 801360e:	4610      	mov	r0, r2
 8013610:	f7fa f8a0 	bl	800d754 <SecureElementSetDevAddr>
 8013614:	4603      	mov	r3, r0
 8013616:	2b00      	cmp	r3, #0
 8013618:	d002      	beq.n	8013620 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801361a:	2303      	movs	r3, #3
 801361c:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 801361e:	e2b6      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	685b      	ldr	r3, [r3, #4]
 8013624:	4a4e      	ldr	r2, [pc, #312]	@ (8013760 <LoRaMacMibSetRequestConfirm+0x310>)
 8013626:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 801362a:	e2b0      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	685b      	ldr	r3, [r3, #4]
 8013630:	2b00      	cmp	r3, #0
 8013632:	d00b      	beq.n	801364c <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	685b      	ldr	r3, [r3, #4]
 8013638:	4619      	mov	r1, r3
 801363a:	2000      	movs	r0, #0
 801363c:	f002 f8c8 	bl	80157d0 <LoRaMacCryptoSetKey>
 8013640:	4603      	mov	r3, r0
 8013642:	2b00      	cmp	r3, #0
 8013644:	f000 828c 	beq.w	8013b60 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013648:	2311      	movs	r3, #17
 801364a:	e2ab      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801364c:	2303      	movs	r3, #3
 801364e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013650:	e286      	b.n	8013b60 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	685b      	ldr	r3, [r3, #4]
 8013656:	2b00      	cmp	r3, #0
 8013658:	d00b      	beq.n	8013672 <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	685b      	ldr	r3, [r3, #4]
 801365e:	4619      	mov	r1, r3
 8013660:	2001      	movs	r0, #1
 8013662:	f002 f8b5 	bl	80157d0 <LoRaMacCryptoSetKey>
 8013666:	4603      	mov	r3, r0
 8013668:	2b00      	cmp	r3, #0
 801366a:	f000 827b 	beq.w	8013b64 <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801366e:	2311      	movs	r3, #17
 8013670:	e298      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013672:	2303      	movs	r3, #3
 8013674:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013676:	e275      	b.n	8013b64 <LoRaMacMibSetRequestConfirm+0x714>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	685b      	ldr	r3, [r3, #4]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d00b      	beq.n	8013698 <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	685b      	ldr	r3, [r3, #4]
 8013684:	4619      	mov	r1, r3
 8013686:	2008      	movs	r0, #8
 8013688:	f002 f8a2 	bl	80157d0 <LoRaMacCryptoSetKey>
 801368c:	4603      	mov	r3, r0
 801368e:	2b00      	cmp	r3, #0
 8013690:	f000 826a 	beq.w	8013b68 <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013694:	2311      	movs	r3, #17
 8013696:	e285      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013698:	2303      	movs	r3, #3
 801369a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801369c:	e264      	b.n	8013b68 <LoRaMacMibSetRequestConfirm+0x718>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	685b      	ldr	r3, [r3, #4]
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d00b      	beq.n	80136be <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	685b      	ldr	r3, [r3, #4]
 80136aa:	4619      	mov	r1, r3
 80136ac:	2009      	movs	r0, #9
 80136ae:	f002 f88f 	bl	80157d0 <LoRaMacCryptoSetKey>
 80136b2:	4603      	mov	r3, r0
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	f000 8259 	beq.w	8013b6c <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80136ba:	2311      	movs	r3, #17
 80136bc:	e272      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80136be:	2303      	movs	r3, #3
 80136c0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80136c2:	e253      	b.n	8013b6c <LoRaMacMibSetRequestConfirm+0x71c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	685b      	ldr	r3, [r3, #4]
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d00b      	beq.n	80136e4 <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	685b      	ldr	r3, [r3, #4]
 80136d0:	4619      	mov	r1, r3
 80136d2:	200c      	movs	r0, #12
 80136d4:	f002 f87c 	bl	80157d0 <LoRaMacCryptoSetKey>
 80136d8:	4603      	mov	r3, r0
 80136da:	2b00      	cmp	r3, #0
 80136dc:	f000 8248 	beq.w	8013b70 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80136e0:	2311      	movs	r3, #17
 80136e2:	e25f      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80136e4:	2303      	movs	r3, #3
 80136e6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80136e8:	e242      	b.n	8013b70 <LoRaMacMibSetRequestConfirm+0x720>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	685b      	ldr	r3, [r3, #4]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d00b      	beq.n	801370a <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	685b      	ldr	r3, [r3, #4]
 80136f6:	4619      	mov	r1, r3
 80136f8:	200d      	movs	r0, #13
 80136fa:	f002 f869 	bl	80157d0 <LoRaMacCryptoSetKey>
 80136fe:	4603      	mov	r3, r0
 8013700:	2b00      	cmp	r3, #0
 8013702:	f000 8237 	beq.w	8013b74 <LoRaMacMibSetRequestConfirm+0x724>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013706:	2311      	movs	r3, #17
 8013708:	e24c      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801370a:	2303      	movs	r3, #3
 801370c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801370e:	e231      	b.n	8013b74 <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	685b      	ldr	r3, [r3, #4]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d00b      	beq.n	8013730 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	685b      	ldr	r3, [r3, #4]
 801371c:	4619      	mov	r1, r3
 801371e:	200e      	movs	r0, #14
 8013720:	f002 f856 	bl	80157d0 <LoRaMacCryptoSetKey>
 8013724:	4603      	mov	r3, r0
 8013726:	2b00      	cmp	r3, #0
 8013728:	f000 8226 	beq.w	8013b78 <LoRaMacMibSetRequestConfirm+0x728>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801372c:	2311      	movs	r3, #17
 801372e:	e239      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013730:	2303      	movs	r3, #3
 8013732:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013734:	e220      	b.n	8013b78 <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	685b      	ldr	r3, [r3, #4]
 801373a:	2b00      	cmp	r3, #0
 801373c:	d00b      	beq.n	8013756 <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	685b      	ldr	r3, [r3, #4]
 8013742:	4619      	mov	r1, r3
 8013744:	200f      	movs	r0, #15
 8013746:	f002 f843 	bl	80157d0 <LoRaMacCryptoSetKey>
 801374a:	4603      	mov	r3, r0
 801374c:	2b00      	cmp	r3, #0
 801374e:	f000 8215 	beq.w	8013b7c <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013752:	2311      	movs	r3, #17
 8013754:	e226      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013756:	2303      	movs	r3, #3
 8013758:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801375a:	e20f      	b.n	8013b7c <LoRaMacMibSetRequestConfirm+0x72c>
 801375c:	20000be4 	.word	0x20000be4
 8013760:	20001124 	.word	0x20001124
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	791a      	ldrb	r2, [r3, #4]
 8013768:	4bb2      	ldr	r3, [pc, #712]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801376a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 801376e:	4bb2      	ldr	r3, [pc, #712]	@ (8013a38 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013772:	4ab0      	ldr	r2, [pc, #704]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013774:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8013778:	4610      	mov	r0, r2
 801377a:	4798      	blx	r3
            Radio.Sleep( );
 801377c:	4bae      	ldr	r3, [pc, #696]	@ (8013a38 <LoRaMacMibSetRequestConfirm+0x5e8>)
 801377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013780:	4798      	blx	r3
            break;
 8013782:	e204      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	791a      	ldrb	r2, [r3, #4]
 8013788:	4baa      	ldr	r3, [pc, #680]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801378a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 801378e:	e1fe      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	7a1b      	ldrb	r3, [r3, #8]
 8013794:	b25b      	sxtb	r3, r3
 8013796:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013798:	4ba6      	ldr	r3, [pc, #664]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801379a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 801379e:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 80137a0:	4ba4      	ldr	r3, [pc, #656]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80137a2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80137a6:	f107 0108 	add.w	r1, r7, #8
 80137aa:	2207      	movs	r2, #7
 80137ac:	4618      	mov	r0, r3
 80137ae:	f002 fe36 	bl	801641e <RegionVerify>
 80137b2:	4603      	mov	r3, r0
 80137b4:	f083 0301 	eor.w	r3, r3, #1
 80137b8:	b2db      	uxtb	r3, r3
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	d002      	beq.n	80137c4 <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80137be:	2303      	movs	r3, #3
 80137c0:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 80137c2:	e1e4      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	685b      	ldr	r3, [r3, #4]
 80137c8:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 80137ca:	4b9a      	ldr	r3, [pc, #616]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80137cc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80137d0:	f107 0108 	add.w	r1, r7, #8
 80137d4:	2200      	movs	r2, #0
 80137d6:	4618      	mov	r0, r3
 80137d8:	f002 fe21 	bl	801641e <RegionVerify>
 80137dc:	4603      	mov	r3, r0
 80137de:	f083 0301 	eor.w	r3, r3, #1
 80137e2:	b2db      	uxtb	r3, r3
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d002      	beq.n	80137ee <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 80137e8:	2303      	movs	r3, #3
 80137ea:	75fb      	strb	r3, [r7, #23]
            break;
 80137ec:	e1cf      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 80137ee:	4b91      	ldr	r3, [pc, #580]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80137f0:	687a      	ldr	r2, [r7, #4]
 80137f2:	336c      	adds	r3, #108	@ 0x6c
 80137f4:	3204      	adds	r2, #4
 80137f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80137fa:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80137fe:	e1c6      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	7a1b      	ldrb	r3, [r3, #8]
 8013804:	b25b      	sxtb	r3, r3
 8013806:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013808:	4b8a      	ldr	r3, [pc, #552]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801380a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 801380e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013810:	4b88      	ldr	r3, [pc, #544]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013812:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013816:	f107 0108 	add.w	r1, r7, #8
 801381a:	2207      	movs	r2, #7
 801381c:	4618      	mov	r0, r3
 801381e:	f002 fdfe 	bl	801641e <RegionVerify>
 8013822:	4603      	mov	r3, r0
 8013824:	2b00      	cmp	r3, #0
 8013826:	d008      	beq.n	801383a <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8013828:	4b82      	ldr	r3, [pc, #520]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801382a:	687a      	ldr	r2, [r7, #4]
 801382c:	33b4      	adds	r3, #180	@ 0xb4
 801382e:	3204      	adds	r2, #4
 8013830:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013834:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013838:	e1a9      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801383a:	2303      	movs	r3, #3
 801383c:	75fb      	strb	r3, [r7, #23]
            break;
 801383e:	e1a6      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	7a1b      	ldrb	r3, [r3, #8]
 8013844:	b25b      	sxtb	r3, r3
 8013846:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013848:	4b7a      	ldr	r3, [pc, #488]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801384a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 801384e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013850:	4b78      	ldr	r3, [pc, #480]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013852:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013856:	f107 0108 	add.w	r1, r7, #8
 801385a:	2207      	movs	r2, #7
 801385c:	4618      	mov	r0, r3
 801385e:	f002 fdde 	bl	801641e <RegionVerify>
 8013862:	4603      	mov	r3, r0
 8013864:	2b00      	cmp	r3, #0
 8013866:	d019      	beq.n	801389c <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8013868:	4b72      	ldr	r3, [pc, #456]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801386a:	687a      	ldr	r2, [r7, #4]
 801386c:	3374      	adds	r3, #116	@ 0x74
 801386e:	3204      	adds	r2, #4
 8013870:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013874:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8013878:	4b6e      	ldr	r3, [pc, #440]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801387a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801387e:	2b02      	cmp	r3, #2
 8013880:	f040 817e 	bne.w	8013b80 <LoRaMacMibSetRequestConfirm+0x730>
 8013884:	4b6b      	ldr	r3, [pc, #428]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013886:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801388a:	2b00      	cmp	r3, #0
 801388c:	f000 8178 	beq.w	8013b80 <LoRaMacMibSetRequestConfirm+0x730>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8013890:	4b69      	ldr	r3, [pc, #420]	@ (8013a38 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013894:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8013896:	f7fe fc25 	bl	80120e4 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801389a:	e171      	b.n	8013b80 <LoRaMacMibSetRequestConfirm+0x730>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801389c:	2303      	movs	r3, #3
 801389e:	75fb      	strb	r3, [r7, #23]
            break;
 80138a0:	e16e      	b.n	8013b80 <LoRaMacMibSetRequestConfirm+0x730>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	7a1b      	ldrb	r3, [r3, #8]
 80138a6:	b25b      	sxtb	r3, r3
 80138a8:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80138aa:	4b62      	ldr	r3, [pc, #392]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138ac:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80138b0:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80138b2:	4b60      	ldr	r3, [pc, #384]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138b4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80138b8:	f107 0108 	add.w	r1, r7, #8
 80138bc:	2207      	movs	r2, #7
 80138be:	4618      	mov	r0, r3
 80138c0:	f002 fdad 	bl	801641e <RegionVerify>
 80138c4:	4603      	mov	r3, r0
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d008      	beq.n	80138dc <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80138ca:	4b5a      	ldr	r3, [pc, #360]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138cc:	687a      	ldr	r2, [r7, #4]
 80138ce:	33bc      	adds	r3, #188	@ 0xbc
 80138d0:	3204      	adds	r2, #4
 80138d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80138d6:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80138da:	e158      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80138dc:	2303      	movs	r3, #3
 80138de:	75fb      	strb	r3, [r7, #23]
            break;
 80138e0:	e155      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	685b      	ldr	r3, [r3, #4]
 80138e6:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80138e8:	2301      	movs	r3, #1
 80138ea:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 80138ec:	4b51      	ldr	r3, [pc, #324]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138ee:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80138f2:	f107 020c 	add.w	r2, r7, #12
 80138f6:	4611      	mov	r1, r2
 80138f8:	4618      	mov	r0, r3
 80138fa:	f002 fdb9 	bl	8016470 <RegionChanMaskSet>
 80138fe:	4603      	mov	r3, r0
 8013900:	f083 0301 	eor.w	r3, r3, #1
 8013904:	b2db      	uxtb	r3, r3
 8013906:	2b00      	cmp	r3, #0
 8013908:	f000 813c 	beq.w	8013b84 <LoRaMacMibSetRequestConfirm+0x734>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801390c:	2303      	movs	r3, #3
 801390e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013910:	e138      	b.n	8013b84 <LoRaMacMibSetRequestConfirm+0x734>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	685b      	ldr	r3, [r3, #4]
 8013916:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8013918:	2300      	movs	r3, #0
 801391a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 801391c:	4b45      	ldr	r3, [pc, #276]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801391e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013922:	f107 020c 	add.w	r2, r7, #12
 8013926:	4611      	mov	r1, r2
 8013928:	4618      	mov	r0, r3
 801392a:	f002 fda1 	bl	8016470 <RegionChanMaskSet>
 801392e:	4603      	mov	r3, r0
 8013930:	f083 0301 	eor.w	r3, r3, #1
 8013934:	b2db      	uxtb	r3, r3
 8013936:	2b00      	cmp	r3, #0
 8013938:	f000 8126 	beq.w	8013b88 <LoRaMacMibSetRequestConfirm+0x738>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801393c:	2303      	movs	r3, #3
 801393e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013940:	e122      	b.n	8013b88 <LoRaMacMibSetRequestConfirm+0x738>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	791b      	ldrb	r3, [r3, #4]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d009      	beq.n	801395e <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801394e:	2b0f      	cmp	r3, #15
 8013950:	d805      	bhi.n	801395e <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	791a      	ldrb	r2, [r3, #4]
 8013956:	4b37      	ldr	r3, [pc, #220]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013958:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801395c:	e117      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801395e:	2303      	movs	r3, #3
 8013960:	75fb      	strb	r3, [r7, #23]
            break;
 8013962:	e114      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	685b      	ldr	r3, [r3, #4]
 8013968:	4a32      	ldr	r2, [pc, #200]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801396a:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 801396c:	e10f      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	685b      	ldr	r3, [r3, #4]
 8013972:	4a30      	ldr	r2, [pc, #192]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013974:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8013976:	e10a      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	685b      	ldr	r3, [r3, #4]
 801397c:	4a2d      	ldr	r2, [pc, #180]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801397e:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8013980:	e105      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	685b      	ldr	r3, [r3, #4]
 8013986:	4a2b      	ldr	r2, [pc, #172]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013988:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 801398a:	e100      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	685b      	ldr	r3, [r3, #4]
 8013990:	4a28      	ldr	r2, [pc, #160]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013992:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 8013994:	e0fb      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801399c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 801399e:	4b25      	ldr	r3, [pc, #148]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80139a0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80139a4:	f107 0108 	add.w	r1, r7, #8
 80139a8:	2206      	movs	r2, #6
 80139aa:	4618      	mov	r0, r3
 80139ac:	f002 fd37 	bl	801641e <RegionVerify>
 80139b0:	4603      	mov	r3, r0
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d005      	beq.n	80139c2 <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 80139b6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80139ba:	4b1e      	ldr	r3, [pc, #120]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80139bc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80139c0:	e0e5      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80139c2:	2303      	movs	r3, #3
 80139c4:	75fb      	strb	r3, [r7, #23]
            break;
 80139c6:	e0e2      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80139ce:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80139d0:	4b18      	ldr	r3, [pc, #96]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80139d2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80139d6:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80139d8:	4b16      	ldr	r3, [pc, #88]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80139da:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80139de:	f107 0108 	add.w	r1, r7, #8
 80139e2:	2205      	movs	r2, #5
 80139e4:	4618      	mov	r0, r3
 80139e6:	f002 fd1a 	bl	801641e <RegionVerify>
 80139ea:	4603      	mov	r3, r0
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d005      	beq.n	80139fc <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80139f0:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80139f4:	4b0f      	ldr	r3, [pc, #60]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80139f6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80139fa:	e0c8      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80139fc:	2303      	movs	r3, #3
 80139fe:	75fb      	strb	r3, [r7, #23]
            break;
 8013a00:	e0c5      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013a08:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8013a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a0c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013a10:	f107 0108 	add.w	r1, r7, #8
 8013a14:	220a      	movs	r2, #10
 8013a16:	4618      	mov	r0, r3
 8013a18:	f002 fd01 	bl	801641e <RegionVerify>
 8013a1c:	4603      	mov	r3, r0
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d005      	beq.n	8013a2e <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8013a22:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013a26:	4b03      	ldr	r3, [pc, #12]	@ (8013a34 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a28:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013a2c:	e0af      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013a2e:	2303      	movs	r3, #3
 8013a30:	75fb      	strb	r3, [r7, #23]
            break;
 8013a32:	e0ac      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
 8013a34:	20001124 	.word	0x20001124
 8013a38:	080214dc 	.word	0x080214dc
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013a42:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8013a44:	4b59      	ldr	r3, [pc, #356]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a46:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013a4a:	f107 0108 	add.w	r1, r7, #8
 8013a4e:	2209      	movs	r2, #9
 8013a50:	4618      	mov	r0, r3
 8013a52:	f002 fce4 	bl	801641e <RegionVerify>
 8013a56:	4603      	mov	r3, r0
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d005      	beq.n	8013a68 <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8013a5c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013a60:	4b52      	ldr	r3, [pc, #328]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a62:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013a66:	e092      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013a68:	2303      	movs	r3, #3
 8013a6a:	75fb      	strb	r3, [r7, #23]
            break;
 8013a6c:	e08f      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mibSet->Param.SystemMaxRxError <= 500 )
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	685b      	ldr	r3, [r3, #4]
 8013a72:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8013a76:	d80a      	bhi.n	8013a8e <LoRaMacMibSetRequestConfirm+0x63e>
            { // Only apply the new value if in range 0..500 ms else keep current value.
                Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	685b      	ldr	r3, [r3, #4]
 8013a7c:	4a4b      	ldr	r2, [pc, #300]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a7e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8013a82:	4b4a      	ldr	r3, [pc, #296]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013a88:	4a48      	ldr	r2, [pc, #288]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
#endif
            break;
 8013a8c:	e07f      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013a8e:	2303      	movs	r3, #3
 8013a90:	75fb      	strb	r3, [r7, #23]
            break;
 8013a92:	e07c      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	791a      	ldrb	r2, [r3, #4]
 8013a98:	4b44      	ldr	r3, [pc, #272]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013a9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 8013a9e:	4b43      	ldr	r3, [pc, #268]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013aa0:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8013aa4:	4b41      	ldr	r3, [pc, #260]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 8013aaa:	e070      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	685b      	ldr	r3, [r3, #4]
 8013ab0:	4a3e      	ldr	r2, [pc, #248]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013ab2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 8013ab6:	e06a      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	685b      	ldr	r3, [r3, #4]
 8013abc:	4a3b      	ldr	r2, [pc, #236]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013abe:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 8013ac2:	e064      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 8013ac4:	f7fe fd40 	bl	8012548 <RestoreNvmData>
 8013ac8:	4603      	mov	r3, r0
 8013aca:	75fb      	strb	r3, [r7, #23]
            break;
 8013acc:	e05f      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	799b      	ldrb	r3, [r3, #6]
 8013ad2:	2b01      	cmp	r3, #1
 8013ad4:	d80d      	bhi.n	8013af2 <LoRaMacMibSetRequestConfirm+0x6a2>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8013ad6:	4a35      	ldr	r2, [pc, #212]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	685b      	ldr	r3, [r3, #4]
 8013adc:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	6858      	ldr	r0, [r3, #4]
 8013ae4:	f001 fdd6 	bl	8015694 <LoRaMacCryptoSetLrWanVersion>
 8013ae8:	4603      	mov	r3, r0
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	d04e      	beq.n	8013b8c <LoRaMacMibSetRequestConfirm+0x73c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013aee:	2311      	movs	r3, #17
 8013af0:	e058      	b.n	8013ba4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013af2:	2303      	movs	r3, #3
 8013af4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013af6:	e049      	b.n	8013b8c <LoRaMacMibSetRequestConfirm+0x73c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	685b      	ldr	r3, [r3, #4]
 8013afc:	4a2b      	ldr	r2, [pc, #172]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013afe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8013b02:	e044      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	791a      	ldrb	r2, [r3, #4]
 8013b08:	4b28      	ldr	r3, [pc, #160]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b0a:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            break;
 8013b0e:	e03e      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	889a      	ldrh	r2, [r3, #4]
 8013b14:	4b25      	ldr	r3, [pc, #148]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b16:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 8013b1a:	e038      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	889a      	ldrh	r2, [r3, #4]
 8013b20:	4b22      	ldr	r3, [pc, #136]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b22:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8013b26:	e032      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	889a      	ldrh	r2, [r3, #4]
 8013b2c:	4b1f      	ldr	r3, [pc, #124]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b2e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 8013b32:	e02c      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	889a      	ldrh	r2, [r3, #4]
 8013b38:	4b1c      	ldr	r3, [pc, #112]	@ (8013bac <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b3a:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 8013b3e:	e026      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013b40:	2318      	movs	r3, #24
 8013b42:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013b44:	e023      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013b46:	2318      	movs	r3, #24
 8013b48:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013b4a:	e020      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8013b4c:	6878      	ldr	r0, [r7, #4]
 8013b4e:	f000 fd00 	bl	8014552 <LoRaMacMibClassBSetRequestConfirm>
 8013b52:	4603      	mov	r3, r0
 8013b54:	75fb      	strb	r3, [r7, #23]
            break;
 8013b56:	e01a      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b58:	bf00      	nop
 8013b5a:	e018      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b5c:	bf00      	nop
 8013b5e:	e016      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b60:	bf00      	nop
 8013b62:	e014      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b64:	bf00      	nop
 8013b66:	e012      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b68:	bf00      	nop
 8013b6a:	e010      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b6c:	bf00      	nop
 8013b6e:	e00e      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b70:	bf00      	nop
 8013b72:	e00c      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b74:	bf00      	nop
 8013b76:	e00a      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b78:	bf00      	nop
 8013b7a:	e008      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b7c:	bf00      	nop
 8013b7e:	e006      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b80:	bf00      	nop
 8013b82:	e004      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b84:	bf00      	nop
 8013b86:	e002      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b88:	bf00      	nop
 8013b8a:	e000      	b.n	8013b8e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013b8c:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 8013b8e:	7dfb      	ldrb	r3, [r7, #23]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d106      	bne.n	8013ba2 <LoRaMacMibSetRequestConfirm+0x752>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8013b94:	4a06      	ldr	r2, [pc, #24]	@ (8013bb0 <LoRaMacMibSetRequestConfirm+0x760>)
 8013b96:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013b9a:	f043 0320 	orr.w	r3, r3, #32
 8013b9e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 8013ba2:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ba4:	4618      	mov	r0, r3
 8013ba6:	3718      	adds	r7, #24
 8013ba8:	46bd      	mov	sp, r7
 8013baa:	bd80      	pop	{r7, pc}
 8013bac:	20001124 	.word	0x20001124
 8013bb0:	20000be4 	.word	0x20000be4

08013bb4 <OnAbpJoinPendingTimerEvent>:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
/*!
 * \brief Function executed on AbpJoinPendingTimer timer event
 */
static void OnAbpJoinPendingTimerEvent( void *context )
{
 8013bb4:	b580      	push	{r7, lr}
 8013bb6:	b082      	sub	sp, #8
 8013bb8:	af00      	add	r7, sp, #0
 8013bba:	6078      	str	r0, [r7, #4]
    MacCtx.MacState &= ~LORAMAC_ABP_JOIN_PENDING;
 8013bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8013be8 <OnAbpJoinPendingTimerEvent+0x34>)
 8013bbe:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013bc2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013bc6:	4a08      	ldr	r2, [pc, #32]	@ (8013be8 <OnAbpJoinPendingTimerEvent+0x34>)
 8013bc8:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    MacCtx.MacFlags.Bits.MacDone = 1;
 8013bcc:	4a06      	ldr	r2, [pc, #24]	@ (8013be8 <OnAbpJoinPendingTimerEvent+0x34>)
 8013bce:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013bd2:	f043 0310 	orr.w	r3, r3, #16
 8013bd6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    OnMacProcessNotify( );
 8013bda:	f7fe fe65 	bl	80128a8 <OnMacProcessNotify>
}
 8013bde:	bf00      	nop
 8013be0:	3708      	adds	r7, #8
 8013be2:	46bd      	mov	sp, r7
 8013be4:	bd80      	pop	{r7, pc}
 8013be6:	bf00      	nop
 8013be8:	20000be4 	.word	0x20000be4

08013bec <AbpJoinPendingStart>:

/*!
 * \brief Start ABP join simulation
 */
static void AbpJoinPendingStart( void )
{
 8013bec:	b580      	push	{r7, lr}
 8013bee:	b082      	sub	sp, #8
 8013bf0:	af02      	add	r7, sp, #8
    static bool initialized = false;

    if( initialized == false )
 8013bf2:	4b14      	ldr	r3, [pc, #80]	@ (8013c44 <AbpJoinPendingStart+0x58>)
 8013bf4:	781b      	ldrb	r3, [r3, #0]
 8013bf6:	f083 0301 	eor.w	r3, r3, #1
 8013bfa:	b2db      	uxtb	r3, r3
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d00b      	beq.n	8013c18 <AbpJoinPendingStart+0x2c>
    {
        initialized = true;
 8013c00:	4b10      	ldr	r3, [pc, #64]	@ (8013c44 <AbpJoinPendingStart+0x58>)
 8013c02:	2201      	movs	r2, #1
 8013c04:	701a      	strb	r2, [r3, #0]
        TimerInit( &MacCtx.AbpJoinPendingTimer, OnAbpJoinPendingTimerEvent );
 8013c06:	2300      	movs	r3, #0
 8013c08:	9300      	str	r3, [sp, #0]
 8013c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8013c48 <AbpJoinPendingStart+0x5c>)
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	f04f 31ff 	mov.w	r1, #4294967295
 8013c12:	480e      	ldr	r0, [pc, #56]	@ (8013c4c <AbpJoinPendingStart+0x60>)
 8013c14:	f008 ffa2 	bl	801cb5c <UTIL_TIMER_Create>
    }

    MacCtx.MacState |= LORAMAC_ABP_JOIN_PENDING;
 8013c18:	4b0d      	ldr	r3, [pc, #52]	@ (8013c50 <AbpJoinPendingStart+0x64>)
 8013c1a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013c1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013c22:	4a0b      	ldr	r2, [pc, #44]	@ (8013c50 <AbpJoinPendingStart+0x64>)
 8013c24:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    TimerStop( &MacCtx.AbpJoinPendingTimer );
 8013c28:	4808      	ldr	r0, [pc, #32]	@ (8013c4c <AbpJoinPendingStart+0x60>)
 8013c2a:	f009 f83b 	bl	801cca4 <UTIL_TIMER_Stop>
    TimerSetValue( &MacCtx.AbpJoinPendingTimer, ABP_JOIN_PENDING_DELAY_MS );
 8013c2e:	210a      	movs	r1, #10
 8013c30:	4806      	ldr	r0, [pc, #24]	@ (8013c4c <AbpJoinPendingStart+0x60>)
 8013c32:	f009 f8a7 	bl	801cd84 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.AbpJoinPendingTimer );
 8013c36:	4805      	ldr	r0, [pc, #20]	@ (8013c4c <AbpJoinPendingStart+0x60>)
 8013c38:	f008 ffc6 	bl	801cbc8 <UTIL_TIMER_Start>
}
 8013c3c:	bf00      	nop
 8013c3e:	46bd      	mov	sp, r7
 8013c40:	bd80      	pop	{r7, pc}
 8013c42:	bf00      	nop
 8013c44:	20001d64 	.word	0x20001d64
 8013c48:	08013bb5 	.word	0x08013bb5
 8013c4c:	20001080 	.word	0x20001080
 8013c50:	20000be4 	.word	0x20000be4

08013c54 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8013c54:	b580      	push	{r7, lr}
 8013c56:	b08a      	sub	sp, #40	@ 0x28
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013c5c:	2302      	movs	r3, #2
 8013c5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
 8013c62:	2300      	movs	r3, #0
 8013c64:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8013c68:	2300      	movs	r3, #0
 8013c6a:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d101      	bne.n	8013c76 <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013c72:	2303      	movs	r3, #3
 8013c74:	e188      	b.n	8013f88 <LoRaMacMlmeRequest+0x334>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	2200      	movs	r2, #0
 8013c7a:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8013c7c:	f7fc fb06 	bl	801028c <LoRaMacIsBusy>
 8013c80:	4603      	mov	r3, r0
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d001      	beq.n	8013c8a <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8013c86:	2301      	movs	r3, #1
 8013c88:	e17e      	b.n	8013f88 <LoRaMacMlmeRequest+0x334>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8013c8a:	f001 f99d 	bl	8014fc8 <LoRaMacConfirmQueueIsFull>
 8013c8e:	4603      	mov	r3, r0
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	d001      	beq.n	8013c98 <LoRaMacMlmeRequest+0x44>
    {
        return LORAMAC_STATUS_BUSY;
 8013c94:	2301      	movs	r3, #1
 8013c96:	e177      	b.n	8013f88 <LoRaMacMlmeRequest+0x334>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013c98:	f001 f98a 	bl	8014fb0 <LoRaMacConfirmQueueGetCnt>
 8013c9c:	4603      	mov	r3, r0
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d104      	bne.n	8013cac <LoRaMacMlmeRequest+0x58>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8013ca2:	2214      	movs	r2, #20
 8013ca4:	2100      	movs	r1, #0
 8013ca6:	48ba      	ldr	r0, [pc, #744]	@ (8013f90 <LoRaMacMlmeRequest+0x33c>)
 8013ca8:	f004 fee4 	bl	8018a74 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013cac:	4bb9      	ldr	r3, [pc, #740]	@ (8013f94 <LoRaMacMlmeRequest+0x340>)
 8013cae:	2201      	movs	r2, #1
 8013cb0:	f883 2455 	strb.w	r2, [r3, #1109]	@ 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8013cb4:	4ab7      	ldr	r2, [pc, #732]	@ (8013f94 <LoRaMacMlmeRequest+0x340>)
 8013cb6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013cba:	f043 0304 	orr.w	r3, r3, #4
 8013cbe:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    queueElement.Request = mlmeRequest->Type;
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	781b      	ldrb	r3, [r3, #0]
 8013cc6:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013cca:	2301      	movs	r3, #1
 8013ccc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8013cd0:	2300      	movs	r3, #0
 8013cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	781b      	ldrb	r3, [r3, #0]
 8013ce0:	3b01      	subs	r3, #1
 8013ce2:	2b0c      	cmp	r3, #12
 8013ce4:	f200 811e 	bhi.w	8013f24 <LoRaMacMlmeRequest+0x2d0>
 8013ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8013cf0 <LoRaMacMlmeRequest+0x9c>)
 8013cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cee:	bf00      	nop
 8013cf0:	08013d25 	.word	0x08013d25
 8013cf4:	08013f25 	.word	0x08013f25
 8013cf8:	08013f25 	.word	0x08013f25
 8013cfc:	08013f25 	.word	0x08013f25
 8013d00:	08013e09 	.word	0x08013e09
 8013d04:	08013e2d 	.word	0x08013e2d
 8013d08:	08013f25 	.word	0x08013f25
 8013d0c:	08013f25 	.word	0x08013f25
 8013d10:	08013e4b 	.word	0x08013e4b
 8013d14:	08013f25 	.word	0x08013f25
 8013d18:	08013ef3 	.word	0x08013ef3
 8013d1c:	08013e87 	.word	0x08013e87
 8013d20:	08013ed1 	.word	0x08013ed1
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8013d24:	4b9b      	ldr	r3, [pc, #620]	@ (8013f94 <LoRaMacMlmeRequest+0x340>)
 8013d26:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013d2a:	f003 0320 	and.w	r3, r3, #32
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d001      	beq.n	8013d36 <LoRaMacMlmeRequest+0xe2>
            {
                return LORAMAC_STATUS_BUSY;
 8013d32:	2301      	movs	r3, #1
 8013d34:	e128      	b.n	8013f88 <LoRaMacMlmeRequest+0x334>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	791b      	ldrb	r3, [r3, #4]
 8013d3a:	2b02      	cmp	r3, #2
 8013d3c:	d135      	bne.n	8013daa <LoRaMacMlmeRequest+0x156>
            {
                ResetMacParameters( false );
 8013d3e:	2000      	movs	r0, #0
 8013d40:	f7fe f862 	bl	8011e08 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8013d44:	4b94      	ldr	r3, [pc, #592]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013d46:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	795b      	ldrb	r3, [r3, #5]
 8013d4e:	b25b      	sxtb	r3, r3
 8013d50:	2200      	movs	r2, #0
 8013d52:	4619      	mov	r1, r3
 8013d54:	f002 fc4b 	bl	80165ee <RegionAlternateDr>
 8013d58:	4603      	mov	r3, r0
 8013d5a:	461a      	mov	r2, r3
 8013d5c:	4b8e      	ldr	r3, [pc, #568]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013d5e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8013d68:	4b8b      	ldr	r3, [pc, #556]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013d6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8013d6e:	2307      	movs	r3, #7
 8013d70:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 8013d74:	20ff      	movs	r0, #255	@ 0xff
 8013d76:	f7fd fdb5 	bl	80118e4 <SendReJoinReq>
 8013d7a:	4603      	mov	r3, r0
 8013d7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 8013d80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	f000 80cf 	beq.w	8013f28 <LoRaMacMlmeRequest+0x2d4>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8013d8a:	4b83      	ldr	r3, [pc, #524]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013d8c:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	795b      	ldrb	r3, [r3, #5]
 8013d94:	b25b      	sxtb	r3, r3
 8013d96:	2201      	movs	r2, #1
 8013d98:	4619      	mov	r1, r3
 8013d9a:	f002 fc28 	bl	80165ee <RegionAlternateDr>
 8013d9e:	4603      	mov	r3, r0
 8013da0:	461a      	mov	r2, r3
 8013da2:	4b7d      	ldr	r3, [pc, #500]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013da4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8013da8:	e0be      	b.n	8013f28 <LoRaMacMlmeRequest+0x2d4>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	791b      	ldrb	r3, [r3, #4]
 8013dae:	2b01      	cmp	r3, #1
 8013db0:	f040 80ba 	bne.w	8013f28 <LoRaMacMlmeRequest+0x2d4>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8013db4:	4b78      	ldr	r3, [pc, #480]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013db6:	2200      	movs	r2, #0
 8013db8:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8013dbc:	2302      	movs	r3, #2
 8013dbe:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8013dc0:	4b75      	ldr	r3, [pc, #468]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013dc2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013dc6:	f107 020c 	add.w	r2, r7, #12
 8013dca:	4611      	mov	r1, r2
 8013dcc:	4618      	mov	r0, r3
 8013dce:	f002 fb14 	bl	80163fa <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	791a      	ldrb	r2, [r3, #4]
 8013dd6:	4b70      	ldr	r3, [pc, #448]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013dd8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8013ddc:	2300      	movs	r3, #0
 8013dde:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 8013de2:	2301      	movs	r3, #1
 8013de4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                OnMacProcessNotify( );
 8013de8:	f7fe fd5e 	bl	80128a8 <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8013dec:	4a69      	ldr	r2, [pc, #420]	@ (8013f94 <LoRaMacMlmeRequest+0x340>)
 8013dee:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013df2:	f043 0310 	orr.w	r3, r3, #16
 8013df6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
                isAbpJoinPending = true;
 8013dfa:	2301      	movs	r3, #1
 8013dfc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                status = LORAMAC_STATUS_OK;
 8013e00:	2300      	movs	r3, #0
 8013e02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013e06:	e08f      	b.n	8013f28 <LoRaMacMlmeRequest+0x2d4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013e08:	2300      	movs	r3, #0
 8013e0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013e0e:	f107 031c 	add.w	r3, r7, #28
 8013e12:	2200      	movs	r2, #0
 8013e14:	4619      	mov	r1, r3
 8013e16:	2002      	movs	r0, #2
 8013e18:	f000 fd26 	bl	8014868 <LoRaMacCommandsAddCmd>
 8013e1c:	4603      	mov	r3, r0
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	f000 8084 	beq.w	8013f2c <LoRaMacMlmeRequest+0x2d8>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013e24:	2313      	movs	r3, #19
 8013e26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013e2a:	e07f      	b.n	8013f2c <LoRaMacMlmeRequest+0x2d8>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	8898      	ldrh	r0, [r3, #4]
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	6899      	ldr	r1, [r3, #8]
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8013e3a:	b2db      	uxtb	r3, r3
 8013e3c:	461a      	mov	r2, r3
 8013e3e:	f7fe fb63 	bl	8012508 <SetTxContinuousWave>
 8013e42:	4603      	mov	r3, r0
 8013e44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013e48:	e077      	b.n	8013f3a <LoRaMacMlmeRequest+0x2e6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013e4a:	2300      	movs	r3, #0
 8013e4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8013e50:	f107 0308 	add.w	r3, r7, #8
 8013e54:	4619      	mov	r1, r3
 8013e56:	200d      	movs	r0, #13
 8013e58:	f000 fd86 	bl	8014968 <LoRaMacCommandsGetCmd>
 8013e5c:	4603      	mov	r3, r0
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	d103      	bne.n	8013e6a <LoRaMacMlmeRequest+0x216>
            {
                status = LORAMAC_STATUS_OK;
 8013e62:	2300      	movs	r3, #0
 8013e64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 8013e68:	e062      	b.n	8013f30 <LoRaMacMlmeRequest+0x2dc>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013e6a:	f107 031c 	add.w	r3, r7, #28
 8013e6e:	2200      	movs	r2, #0
 8013e70:	4619      	mov	r1, r3
 8013e72:	200d      	movs	r0, #13
 8013e74:	f000 fcf8 	bl	8014868 <LoRaMacCommandsAddCmd>
 8013e78:	4603      	mov	r3, r0
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d058      	beq.n	8013f30 <LoRaMacMlmeRequest+0x2dc>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013e7e:	2313      	movs	r3, #19
 8013e80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013e84:	e054      	b.n	8013f30 <LoRaMacMlmeRequest+0x2dc>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8013e86:	4b44      	ldr	r3, [pc, #272]	@ (8013f98 <LoRaMacMlmeRequest+0x344>)
 8013e88:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	d151      	bne.n	8013f34 <LoRaMacMlmeRequest+0x2e0>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	791b      	ldrb	r3, [r3, #4]
 8013e94:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	791b      	ldrb	r3, [r3, #4]
 8013e9c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8013ea0:	b2db      	uxtb	r3, r3
 8013ea2:	4618      	mov	r0, r3
 8013ea4:	f000 fb2a 	bl	80144fc <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8013ea8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013eac:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 8013eae:	2300      	movs	r3, #0
 8013eb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8013eb4:	f107 031c 	add.w	r3, r7, #28
 8013eb8:	2201      	movs	r2, #1
 8013eba:	4619      	mov	r1, r3
 8013ebc:	2010      	movs	r0, #16
 8013ebe:	f000 fcd3 	bl	8014868 <LoRaMacCommandsAddCmd>
 8013ec2:	4603      	mov	r3, r0
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d035      	beq.n	8013f34 <LoRaMacMlmeRequest+0x2e0>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013ec8:	2313      	movs	r3, #19
 8013eca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 8013ece:	e031      	b.n	8013f34 <LoRaMacMlmeRequest+0x2e0>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013ed6:	f107 031c 	add.w	r3, r7, #28
 8013eda:	2200      	movs	r2, #0
 8013edc:	4619      	mov	r1, r3
 8013ede:	2012      	movs	r0, #18
 8013ee0:	f000 fcc2 	bl	8014868 <LoRaMacCommandsAddCmd>
 8013ee4:	4603      	mov	r3, r0
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	d026      	beq.n	8013f38 <LoRaMacMlmeRequest+0x2e4>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013eea:	2313      	movs	r3, #19
 8013eec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013ef0:	e022      	b.n	8013f38 <LoRaMacMlmeRequest+0x2e4>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8013ef2:	2301      	movs	r3, #1
 8013ef4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8013ef8:	f000 fab6 	bl	8014468 <LoRaMacClassBIsAcquisitionInProgress>
 8013efc:	4603      	mov	r3, r0
 8013efe:	f083 0301 	eor.w	r3, r3, #1
 8013f02:	b2db      	uxtb	r3, r3
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	d009      	beq.n	8013f1c <LoRaMacMlmeRequest+0x2c8>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8013f08:	2000      	movs	r0, #0
 8013f0a:	f000 fa8f 	bl	801442c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8013f0e:	2000      	movs	r0, #0
 8013f10:	f000 fab1 	bl	8014476 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8013f14:	2300      	movs	r3, #0
 8013f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8013f1a:	e00e      	b.n	8013f3a <LoRaMacMlmeRequest+0x2e6>
                status = LORAMAC_STATUS_BUSY;
 8013f1c:	2301      	movs	r3, #1
 8013f1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013f22:	e00a      	b.n	8013f3a <LoRaMacMlmeRequest+0x2e6>
        }
        default:
            break;
 8013f24:	bf00      	nop
 8013f26:	e008      	b.n	8013f3a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013f28:	bf00      	nop
 8013f2a:	e006      	b.n	8013f3a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013f2c:	bf00      	nop
 8013f2e:	e004      	b.n	8013f3a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013f30:	bf00      	nop
 8013f32:	e002      	b.n	8013f3a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013f34:	bf00      	nop
 8013f36:	e000      	b.n	8013f3a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013f38:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8013f3a:	4b16      	ldr	r3, [pc, #88]	@ (8013f94 <LoRaMacMlmeRequest+0x340>)
 8013f3c:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8013f44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d010      	beq.n	8013f6e <LoRaMacMlmeRequest+0x31a>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013f4c:	f001 f830 	bl	8014fb0 <LoRaMacConfirmQueueGetCnt>
 8013f50:	4603      	mov	r3, r0
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d116      	bne.n	8013f84 <LoRaMacMlmeRequest+0x330>
        {
            MacCtx.NodeAckRequested = false;
 8013f56:	4b0f      	ldr	r3, [pc, #60]	@ (8013f94 <LoRaMacMlmeRequest+0x340>)
 8013f58:	2200      	movs	r2, #0
 8013f5a:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8013f5e:	4a0d      	ldr	r2, [pc, #52]	@ (8013f94 <LoRaMacMlmeRequest+0x340>)
 8013f60:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013f64:	f023 0304 	bic.w	r3, r3, #4
 8013f68:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8013f6c:	e00a      	b.n	8013f84 <LoRaMacMlmeRequest+0x330>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8013f6e:	f107 0320 	add.w	r3, r7, #32
 8013f72:	4618      	mov	r0, r3
 8013f74:	f000 fec8 	bl	8014d08 <LoRaMacConfirmQueueAdd>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        if( isAbpJoinPending == true )
 8013f78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013f7c:	2b00      	cmp	r3, #0
 8013f7e:	d001      	beq.n	8013f84 <LoRaMacMlmeRequest+0x330>
        {
            AbpJoinPendingStart( );
 8013f80:	f7ff fe34 	bl	8013bec <AbpJoinPendingStart>
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8013f84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013f88:	4618      	mov	r0, r3
 8013f8a:	3728      	adds	r7, #40	@ 0x28
 8013f8c:	46bd      	mov	sp, r7
 8013f8e:	bd80      	pop	{r7, pc}
 8013f90:	20001038 	.word	0x20001038
 8013f94:	20000be4 	.word	0x20000be4
 8013f98:	20001124 	.word	0x20001124

08013f9c <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8013f9c:	b5b0      	push	{r4, r5, r7, lr}
 8013f9e:	b092      	sub	sp, #72	@ 0x48
 8013fa0:	af02      	add	r7, sp, #8
 8013fa2:	6078      	str	r0, [r7, #4]
 8013fa4:	460b      	mov	r3, r1
 8013fa6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013fa8:	2302      	movs	r3, #2
 8013faa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8013fae:	2300      	movs	r3, #0
 8013fb0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    void* fBuffer = NULL;
 8013fb4:	2300      	movs	r3, #0
 8013fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8013fb8:	2300      	movs	r3, #0
 8013fba:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 8013fbe:	2300      	movs	r3, #0
 8013fc0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d101      	bne.n	8013fce <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013fca:	2303      	movs	r3, #3
 8013fcc:	e113      	b.n	80141f6 <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	2200      	movs	r2, #0
 8013fd2:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8013fd4:	f7fc f95a 	bl	801028c <LoRaMacIsBusy>
 8013fd8:	4603      	mov	r3, r0
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d001      	beq.n	8013fe2 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8013fde:	2301      	movs	r3, #1
 8013fe0:	e109      	b.n	80141f6 <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	f107 040c 	add.w	r4, r7, #12
 8013fe8:	461d      	mov	r5, r3
 8013fea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013fec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013fee:	682b      	ldr	r3, [r5, #0]
 8013ff0:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8013ff2:	2300      	movs	r3, #0
 8013ff4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8013ff8:	2214      	movs	r2, #20
 8013ffa:	2100      	movs	r1, #0
 8013ffc:	4880      	ldr	r0, [pc, #512]	@ (8014200 <LoRaMacMcpsRequest+0x264>)
 8013ffe:	f004 fd39 	bl	8018a74 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014002:	4b80      	ldr	r3, [pc, #512]	@ (8014204 <LoRaMacMcpsRequest+0x268>)
 8014004:	2201      	movs	r2, #1
 8014006:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801400a:	4b7f      	ldr	r3, [pc, #508]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 801400c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8014010:	2b02      	cmp	r3, #2
 8014012:	d111      	bne.n	8014038 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8014014:	4b7c      	ldr	r3, [pc, #496]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 8014016:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801401a:	2b02      	cmp	r3, #2
 801401c:	d10c      	bne.n	8014038 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 801401e:	4b7a      	ldr	r3, [pc, #488]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 8014020:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8014024:	f083 0301 	eor.w	r3, r3, #1
 8014028:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 801402a:	2b00      	cmp	r3, #0
 801402c:	d004      	beq.n	8014038 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 801402e:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8014030:	2b00      	cmp	r3, #0
 8014032:	d101      	bne.n	8014038 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8014034:	2301      	movs	r3, #1
 8014036:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8014038:	7b3b      	ldrb	r3, [r7, #12]
 801403a:	2b03      	cmp	r3, #3
 801403c:	d030      	beq.n	80140a0 <LoRaMacMcpsRequest+0x104>
 801403e:	2b03      	cmp	r3, #3
 8014040:	dc3f      	bgt.n	80140c2 <LoRaMacMcpsRequest+0x126>
 8014042:	2b00      	cmp	r3, #0
 8014044:	d002      	beq.n	801404c <LoRaMacMcpsRequest+0xb0>
 8014046:	2b01      	cmp	r3, #1
 8014048:	d015      	beq.n	8014076 <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801404a:	e03a      	b.n	80140c2 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 801404c:	2301      	movs	r3, #1
 801404e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8014052:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014056:	2202      	movs	r2, #2
 8014058:	f362 1347 	bfi	r3, r2, #5, #3
 801405c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8014060:	7c3b      	ldrb	r3, [r7, #16]
 8014062:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8014066:	697b      	ldr	r3, [r7, #20]
 8014068:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 801406a:	8b3b      	ldrh	r3, [r7, #24]
 801406c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 801406e:	7ebb      	ldrb	r3, [r7, #26]
 8014070:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8014074:	e026      	b.n	80140c4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8014076:	2301      	movs	r3, #1
 8014078:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 801407c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014080:	2204      	movs	r2, #4
 8014082:	f362 1347 	bfi	r3, r2, #5, #3
 8014086:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 801408a:	7c3b      	ldrb	r3, [r7, #16]
 801408c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 8014090:	697b      	ldr	r3, [r7, #20]
 8014092:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 8014094:	8b3b      	ldrh	r3, [r7, #24]
 8014096:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 8014098:	7ebb      	ldrb	r3, [r7, #26]
 801409a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 801409e:	e011      	b.n	80140c4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 80140a0:	2301      	movs	r3, #1
 80140a2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80140a6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80140aa:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80140ae:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 80140b2:	693b      	ldr	r3, [r7, #16]
 80140b4:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 80140b6:	8abb      	ldrh	r3, [r7, #20]
 80140b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 80140ba:	7dbb      	ldrb	r3, [r7, #22]
 80140bc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80140c0:	e000      	b.n	80140c4 <LoRaMacMcpsRequest+0x128>
            break;
 80140c2:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 80140c4:	2302      	movs	r3, #2
 80140c6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80140ca:	4b4f      	ldr	r3, [pc, #316]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 80140cc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80140d0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80140d4:	4b4c      	ldr	r3, [pc, #304]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 80140d6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80140da:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80140de:	4611      	mov	r1, r2
 80140e0:	4618      	mov	r0, r3
 80140e2:	f002 f961 	bl	80163a8 <RegionGetPhyParam>
 80140e6:	4603      	mov	r3, r0
 80140e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80140ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140ec:	b25b      	sxtb	r3, r3
 80140ee:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 80140f2:	4293      	cmp	r3, r2
 80140f4:	bfb8      	it	lt
 80140f6:	4613      	movlt	r3, r2
 80140f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 80140fc:	4b42      	ldr	r3, [pc, #264]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 80140fe:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8014102:	4a41      	ldr	r2, [pc, #260]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 8014104:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8014108:	4a3f      	ldr	r2, [pc, #252]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 801410a:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 801410e:	4618      	mov	r0, r3
 8014110:	f7fc fa58 	bl	80105c4 <CheckForMinimumAbpDatarate>
 8014114:	4603      	mov	r3, r0
 8014116:	2b00      	cmp	r3, #0
 8014118:	d002      	beq.n	8014120 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 801411a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801411c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8014120:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8014124:	2b00      	cmp	r3, #0
 8014126:	d05f      	beq.n	80141e8 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8014128:	4b37      	ldr	r3, [pc, #220]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 801412a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801412e:	f083 0301 	eor.w	r3, r3, #1
 8014132:	b2db      	uxtb	r3, r3
 8014134:	2b00      	cmp	r3, #0
 8014136:	d10e      	bne.n	8014156 <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8014138:	4b33      	ldr	r3, [pc, #204]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 801413a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801413e:	4a32      	ldr	r2, [pc, #200]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 8014140:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8014144:	4a30      	ldr	r2, [pc, #192]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 8014146:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 801414a:	4618      	mov	r0, r3
 801414c:	f7fc fa3a 	bl	80105c4 <CheckForMinimumAbpDatarate>
 8014150:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8014152:	2b00      	cmp	r3, #0
 8014154:	d01c      	beq.n	8014190 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8014156:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801415a:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801415e:	4b2a      	ldr	r3, [pc, #168]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 8014160:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014164:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8014168:	4b27      	ldr	r3, [pc, #156]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 801416a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801416e:	f107 0120 	add.w	r1, r7, #32
 8014172:	2205      	movs	r2, #5
 8014174:	4618      	mov	r0, r3
 8014176:	f002 f952 	bl	801641e <RegionVerify>
 801417a:	4603      	mov	r3, r0
 801417c:	2b00      	cmp	r3, #0
 801417e:	d005      	beq.n	801418c <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8014180:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8014184:	4b20      	ldr	r3, [pc, #128]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 8014186:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 801418a:	e001      	b.n	8014190 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 801418c:	2303      	movs	r3, #3
 801418e:	e032      	b.n	80141f6 <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8014190:	4b1d      	ldr	r3, [pc, #116]	@ (8014208 <LoRaMacMcpsRequest+0x26c>)
 8014192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014196:	4a1b      	ldr	r2, [pc, #108]	@ (8014204 <LoRaMacMcpsRequest+0x268>)
 8014198:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 801419c:	4611      	mov	r1, r2
 801419e:	4618      	mov	r0, r3
 80141a0:	f7fc fafc 	bl	801079c <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80141a4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80141a6:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 80141aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80141ae:	78fb      	ldrb	r3, [r7, #3]
 80141b0:	9300      	str	r3, [sp, #0]
 80141b2:	4613      	mov	r3, r2
 80141b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80141b6:	f7fd fab3 	bl	8011720 <Send>
 80141ba:	4603      	mov	r3, r0
 80141bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 80141c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	d10b      	bne.n	80141e0 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 80141c8:	7b3a      	ldrb	r2, [r7, #12]
 80141ca:	4b0e      	ldr	r3, [pc, #56]	@ (8014204 <LoRaMacMcpsRequest+0x268>)
 80141cc:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80141d0:	4a0c      	ldr	r2, [pc, #48]	@ (8014204 <LoRaMacMcpsRequest+0x268>)
 80141d2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80141d6:	f043 0301 	orr.w	r3, r3, #1
 80141da:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 80141de:	e003      	b.n	80141e8 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 80141e0:	4b08      	ldr	r3, [pc, #32]	@ (8014204 <LoRaMacMcpsRequest+0x268>)
 80141e2:	2200      	movs	r2, #0
 80141e4:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80141e8:	4b06      	ldr	r3, [pc, #24]	@ (8014204 <LoRaMacMcpsRequest+0x268>)
 80141ea:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	611a      	str	r2, [r3, #16]

    return status;
 80141f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80141f6:	4618      	mov	r0, r3
 80141f8:	3740      	adds	r7, #64	@ 0x40
 80141fa:	46bd      	mov	sp, r7
 80141fc:	bdb0      	pop	{r4, r5, r7, pc}
 80141fe:	bf00      	nop
 8014200:	20001024 	.word	0x20001024
 8014204:	20000be4 	.word	0x20000be4
 8014208:	20001124 	.word	0x20001124

0801420c <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 801420c:	b580      	push	{r7, lr}
 801420e:	b084      	sub	sp, #16
 8014210:	af00      	add	r7, sp, #0
 8014212:	4603      	mov	r3, r0
 8014214:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8014216:	79fb      	ldrb	r3, [r7, #7]
 8014218:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 801421a:	4b0d      	ldr	r3, [pc, #52]	@ (8014250 <LoRaMacTestSetDutyCycleOn+0x44>)
 801421c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8014220:	f107 010c 	add.w	r1, r7, #12
 8014224:	220f      	movs	r2, #15
 8014226:	4618      	mov	r0, r3
 8014228:	f002 f8f9 	bl	801641e <RegionVerify>
 801422c:	4603      	mov	r3, r0
 801422e:	2b00      	cmp	r3, #0
 8014230:	d00a      	beq.n	8014248 <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8014232:	4a07      	ldr	r2, [pc, #28]	@ (8014250 <LoRaMacTestSetDutyCycleOn+0x44>)
 8014234:	79fb      	ldrb	r3, [r7, #7]
 8014236:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 801423a:	4a06      	ldr	r2, [pc, #24]	@ (8014254 <LoRaMacTestSetDutyCycleOn+0x48>)
 801423c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8014240:	f043 0320 	orr.w	r3, r3, #32
 8014244:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 8014248:	bf00      	nop
 801424a:	3710      	adds	r7, #16
 801424c:	46bd      	mov	sp, r7
 801424e:	bd80      	pop	{r7, pc}
 8014250:	20001124 	.word	0x20001124
 8014254:	20000be4 	.word	0x20000be4

08014258 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8014258:	b580      	push	{r7, lr}
 801425a:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 801425c:	f7fe fe30 	bl	8012ec0 <LoRaMacStop>
 8014260:	4603      	mov	r3, r0
 8014262:	2b00      	cmp	r3, #0
 8014264:	d112      	bne.n	801428c <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 8014266:	480b      	ldr	r0, [pc, #44]	@ (8014294 <LoRaMacDeInitialization+0x3c>)
 8014268:	f008 fd1c 	bl	801cca4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 801426c:	480a      	ldr	r0, [pc, #40]	@ (8014298 <LoRaMacDeInitialization+0x40>)
 801426e:	f008 fd19 	bl	801cca4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8014272:	480a      	ldr	r0, [pc, #40]	@ (801429c <LoRaMacDeInitialization+0x44>)
 8014274:	f008 fd16 	bl	801cca4 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8014278:	f000 f94a 	bl	8014510 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 801427c:	2000      	movs	r0, #0
 801427e:	f7fd fdc3 	bl	8011e08 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8014282:	4b07      	ldr	r3, [pc, #28]	@ (80142a0 <LoRaMacDeInitialization+0x48>)
 8014284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014286:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 8014288:	2300      	movs	r3, #0
 801428a:	e000      	b.n	801428e <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 801428c:	2301      	movs	r3, #1
    }
}
 801428e:	4618      	mov	r0, r3
 8014290:	bd80      	pop	{r7, pc}
 8014292:	bf00      	nop
 8014294:	20000f4c 	.word	0x20000f4c
 8014298:	20000f64 	.word	0x20000f64
 801429c:	20000f7c 	.word	0x20000f7c
 80142a0:	080214dc 	.word	0x080214dc

080142a4 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b08c      	sub	sp, #48	@ 0x30
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	60f8      	str	r0, [r7, #12]
 80142ac:	60b9      	str	r1, [r7, #8]
 80142ae:	607a      	str	r2, [r7, #4]
 80142b0:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80142b2:	2300      	movs	r3, #0
 80142b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	7b1b      	ldrb	r3, [r3, #12]
 80142bc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 80142c0:	68fb      	ldr	r3, [r7, #12]
 80142c2:	7b5b      	ldrb	r3, [r3, #13]
 80142c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	7b9b      	ldrb	r3, [r3, #14]
 80142cc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	685a      	ldr	r2, [r3, #4]
 80142d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142d6:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	785b      	ldrb	r3, [r3, #1]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	f000 8088 	beq.w	80143f2 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80142e2:	2302      	movs	r3, #2
 80142e4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80142e8:	68fb      	ldr	r3, [r7, #12]
 80142ea:	7bdb      	ldrb	r3, [r3, #15]
 80142ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	7c1b      	ldrb	r3, [r3, #16]
 80142f4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80142f8:	4611      	mov	r1, r2
 80142fa:	4618      	mov	r0, r3
 80142fc:	f002 f854 	bl	80163a8 <RegionGetPhyParam>
 8014300:	4603      	mov	r3, r0
 8014302:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8014304:	6a3b      	ldr	r3, [r7, #32]
 8014306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 801430a:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 801430e:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8014312:	4293      	cmp	r3, r2
 8014314:	bfb8      	it	lt
 8014316:	4613      	movlt	r3, r2
 8014318:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	685b      	ldr	r3, [r3, #4]
 8014320:	68fa      	ldr	r2, [r7, #12]
 8014322:	8912      	ldrh	r2, [r2, #8]
 8014324:	4293      	cmp	r3, r2
 8014326:	d302      	bcc.n	801432e <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8014328:	2301      	movs	r3, #1
 801432a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	685b      	ldr	r3, [r3, #4]
 8014332:	68fa      	ldr	r2, [r7, #12]
 8014334:	8912      	ldrh	r2, [r2, #8]
 8014336:	4611      	mov	r1, r2
 8014338:	68fa      	ldr	r2, [r7, #12]
 801433a:	8952      	ldrh	r2, [r2, #10]
 801433c:	440a      	add	r2, r1
 801433e:	4293      	cmp	r3, r2
 8014340:	d30f      	bcc.n	8014362 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8014342:	230a      	movs	r3, #10
 8014344:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8014348:	68fb      	ldr	r3, [r7, #12]
 801434a:	7c1b      	ldrb	r3, [r3, #16]
 801434c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8014350:	4611      	mov	r1, r2
 8014352:	4618      	mov	r0, r3
 8014354:	f002 f828 	bl	80163a8 <RegionGetPhyParam>
 8014358:	4603      	mov	r3, r0
 801435a:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 801435c:	6a3b      	ldr	r3, [r7, #32]
 801435e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	685b      	ldr	r3, [r3, #4]
 8014366:	68fa      	ldr	r2, [r7, #12]
 8014368:	8912      	ldrh	r2, [r2, #8]
 801436a:	4611      	mov	r1, r2
 801436c:	68fa      	ldr	r2, [r7, #12]
 801436e:	8952      	ldrh	r2, [r2, #10]
 8014370:	0052      	lsls	r2, r2, #1
 8014372:	440a      	add	r2, r1
 8014374:	4293      	cmp	r3, r2
 8014376:	d33c      	bcc.n	80143f2 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8014378:	68fb      	ldr	r3, [r7, #12]
 801437a:	685b      	ldr	r3, [r3, #4]
 801437c:	68fa      	ldr	r2, [r7, #12]
 801437e:	8912      	ldrh	r2, [r2, #8]
 8014380:	1a9b      	subs	r3, r3, r2
 8014382:	68fa      	ldr	r2, [r7, #12]
 8014384:	8952      	ldrh	r2, [r2, #10]
 8014386:	fbb3 f1f2 	udiv	r1, r3, r2
 801438a:	fb01 f202 	mul.w	r2, r1, r2
 801438e:	1a9b      	subs	r3, r3, r2
 8014390:	2b00      	cmp	r3, #0
 8014392:	d12e      	bne.n	80143f2 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 8014394:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 8014398:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 801439c:	429a      	cmp	r2, r3
 801439e:	d110      	bne.n	80143c2 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	781b      	ldrb	r3, [r3, #0]
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d009      	beq.n	80143bc <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80143a8:	2302      	movs	r3, #2
 80143aa:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	7c1b      	ldrb	r3, [r3, #16]
 80143b0:	f107 0210 	add.w	r2, r7, #16
 80143b4:	4611      	mov	r1, r2
 80143b6:	4618      	mov	r0, r3
 80143b8:	f002 f81f 	bl	80163fa <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 80143bc:	2301      	movs	r3, #1
 80143be:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80143c2:	2321      	movs	r3, #33	@ 0x21
 80143c4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 80143c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80143cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	7bdb      	ldrb	r3, [r3, #15]
 80143d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80143d8:	68fb      	ldr	r3, [r7, #12]
 80143da:	7c1b      	ldrb	r3, [r3, #16]
 80143dc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80143e0:	4611      	mov	r1, r2
 80143e2:	4618      	mov	r0, r3
 80143e4:	f001 ffe0 	bl	80163a8 <RegionGetPhyParam>
 80143e8:	4603      	mov	r3, r0
 80143ea:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 80143ec:	6a3b      	ldr	r3, [r7, #32]
 80143ee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 80143f2:	68bb      	ldr	r3, [r7, #8]
 80143f4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80143f8:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8014400:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8014402:	683b      	ldr	r3, [r7, #0]
 8014404:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8014408:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 801440a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801440e:	4618      	mov	r0, r3
 8014410:	3730      	adds	r7, #48	@ 0x30
 8014412:	46bd      	mov	sp, r7
 8014414:	bd80      	pop	{r7, pc}

08014416 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 8014416:	b480      	push	{r7}
 8014418:	b085      	sub	sp, #20
 801441a:	af00      	add	r7, sp, #0
 801441c:	60f8      	str	r0, [r7, #12]
 801441e:	60b9      	str	r1, [r7, #8]
 8014420:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014422:	bf00      	nop
 8014424:	3714      	adds	r7, #20
 8014426:	46bd      	mov	sp, r7
 8014428:	bc80      	pop	{r7}
 801442a:	4770      	bx	lr

0801442c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 801442c:	b480      	push	{r7}
 801442e:	b083      	sub	sp, #12
 8014430:	af00      	add	r7, sp, #0
 8014432:	4603      	mov	r3, r0
 8014434:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014436:	bf00      	nop
 8014438:	370c      	adds	r7, #12
 801443a:	46bd      	mov	sp, r7
 801443c:	bc80      	pop	{r7}
 801443e:	4770      	bx	lr

08014440 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8014440:	b480      	push	{r7}
 8014442:	b083      	sub	sp, #12
 8014444:	af00      	add	r7, sp, #0
 8014446:	4603      	mov	r3, r0
 8014448:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801444a:	bf00      	nop
 801444c:	370c      	adds	r7, #12
 801444e:	46bd      	mov	sp, r7
 8014450:	bc80      	pop	{r7}
 8014452:	4770      	bx	lr

08014454 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8014454:	b480      	push	{r7}
 8014456:	b083      	sub	sp, #12
 8014458:	af00      	add	r7, sp, #0
 801445a:	4603      	mov	r3, r0
 801445c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801445e:	bf00      	nop
 8014460:	370c      	adds	r7, #12
 8014462:	46bd      	mov	sp, r7
 8014464:	bc80      	pop	{r7}
 8014466:	4770      	bx	lr

08014468 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8014468:	b480      	push	{r7}
 801446a:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 801446c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801446e:	4618      	mov	r0, r3
 8014470:	46bd      	mov	sp, r7
 8014472:	bc80      	pop	{r7}
 8014474:	4770      	bx	lr

08014476 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8014476:	b480      	push	{r7}
 8014478:	b083      	sub	sp, #12
 801447a:	af00      	add	r7, sp, #0
 801447c:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801447e:	bf00      	nop
 8014480:	370c      	adds	r7, #12
 8014482:	46bd      	mov	sp, r7
 8014484:	bc80      	pop	{r7}
 8014486:	4770      	bx	lr

08014488 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8014488:	b480      	push	{r7}
 801448a:	b083      	sub	sp, #12
 801448c:	af00      	add	r7, sp, #0
 801448e:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014490:	bf00      	nop
 8014492:	370c      	adds	r7, #12
 8014494:	46bd      	mov	sp, r7
 8014496:	bc80      	pop	{r7}
 8014498:	4770      	bx	lr

0801449a <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 801449a:	b480      	push	{r7}
 801449c:	b083      	sub	sp, #12
 801449e:	af00      	add	r7, sp, #0
 80144a0:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144a2:	bf00      	nop
 80144a4:	370c      	adds	r7, #12
 80144a6:	46bd      	mov	sp, r7
 80144a8:	bc80      	pop	{r7}
 80144aa:	4770      	bx	lr

080144ac <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 80144ac:	b480      	push	{r7}
 80144ae:	b083      	sub	sp, #12
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	6078      	str	r0, [r7, #4]
 80144b4:	460b      	mov	r3, r1
 80144b6:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 80144b8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144ba:	4618      	mov	r0, r3
 80144bc:	370c      	adds	r7, #12
 80144be:	46bd      	mov	sp, r7
 80144c0:	bc80      	pop	{r7}
 80144c2:	4770      	bx	lr

080144c4 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 80144c4:	b480      	push	{r7}
 80144c6:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80144c8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144ca:	4618      	mov	r0, r3
 80144cc:	46bd      	mov	sp, r7
 80144ce:	bc80      	pop	{r7}
 80144d0:	4770      	bx	lr

080144d2 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 80144d2:	b480      	push	{r7}
 80144d4:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80144d6:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144d8:	4618      	mov	r0, r3
 80144da:	46bd      	mov	sp, r7
 80144dc:	bc80      	pop	{r7}
 80144de:	4770      	bx	lr

080144e0 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 80144e0:	b480      	push	{r7}
 80144e2:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80144e4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144e6:	4618      	mov	r0, r3
 80144e8:	46bd      	mov	sp, r7
 80144ea:	bc80      	pop	{r7}
 80144ec:	4770      	bx	lr

080144ee <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 80144ee:	b480      	push	{r7}
 80144f0:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80144f2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144f4:	4618      	mov	r0, r3
 80144f6:	46bd      	mov	sp, r7
 80144f8:	bc80      	pop	{r7}
 80144fa:	4770      	bx	lr

080144fc <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 80144fc:	b480      	push	{r7}
 80144fe:	b083      	sub	sp, #12
 8014500:	af00      	add	r7, sp, #0
 8014502:	4603      	mov	r3, r0
 8014504:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014506:	bf00      	nop
 8014508:	370c      	adds	r7, #12
 801450a:	46bd      	mov	sp, r7
 801450c:	bc80      	pop	{r7}
 801450e:	4770      	bx	lr

08014510 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8014510:	b480      	push	{r7}
 8014512:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014514:	bf00      	nop
 8014516:	46bd      	mov	sp, r7
 8014518:	bc80      	pop	{r7}
 801451a:	4770      	bx	lr

0801451c <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 801451c:	b480      	push	{r7}
 801451e:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014520:	bf00      	nop
 8014522:	46bd      	mov	sp, r7
 8014524:	bc80      	pop	{r7}
 8014526:	4770      	bx	lr

08014528 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8014528:	b480      	push	{r7}
 801452a:	b083      	sub	sp, #12
 801452c:	af00      	add	r7, sp, #0
 801452e:	4603      	mov	r3, r0
 8014530:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014532:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014534:	4618      	mov	r0, r3
 8014536:	370c      	adds	r7, #12
 8014538:	46bd      	mov	sp, r7
 801453a:	bc80      	pop	{r7}
 801453c:	4770      	bx	lr

0801453e <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 801453e:	b480      	push	{r7}
 8014540:	b083      	sub	sp, #12
 8014542:	af00      	add	r7, sp, #0
 8014544:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014546:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014548:	4618      	mov	r0, r3
 801454a:	370c      	adds	r7, #12
 801454c:	46bd      	mov	sp, r7
 801454e:	bc80      	pop	{r7}
 8014550:	4770      	bx	lr

08014552 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8014552:	b480      	push	{r7}
 8014554:	b083      	sub	sp, #12
 8014556:	af00      	add	r7, sp, #0
 8014558:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801455a:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801455c:	4618      	mov	r0, r3
 801455e:	370c      	adds	r7, #12
 8014560:	46bd      	mov	sp, r7
 8014562:	bc80      	pop	{r7}
 8014564:	4770      	bx	lr

08014566 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8014566:	b480      	push	{r7}
 8014568:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801456a:	bf00      	nop
 801456c:	46bd      	mov	sp, r7
 801456e:	bc80      	pop	{r7}
 8014570:	4770      	bx	lr

08014572 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8014572:	b480      	push	{r7}
 8014574:	b083      	sub	sp, #12
 8014576:	af00      	add	r7, sp, #0
 8014578:	4603      	mov	r3, r0
 801457a:	6039      	str	r1, [r7, #0]
 801457c:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 801457e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014580:	4618      	mov	r0, r3
 8014582:	370c      	adds	r7, #12
 8014584:	46bd      	mov	sp, r7
 8014586:	bc80      	pop	{r7}
 8014588:	4770      	bx	lr

0801458a <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 801458a:	b480      	push	{r7}
 801458c:	b083      	sub	sp, #12
 801458e:	af00      	add	r7, sp, #0
 8014590:	4603      	mov	r3, r0
 8014592:	603a      	str	r2, [r7, #0]
 8014594:	80fb      	strh	r3, [r7, #6]
 8014596:	460b      	mov	r3, r1
 8014598:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801459a:	bf00      	nop
 801459c:	370c      	adds	r7, #12
 801459e:	46bd      	mov	sp, r7
 80145a0:	bc80      	pop	{r7}
 80145a2:	4770      	bx	lr

080145a4 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 80145a4:	b480      	push	{r7}
 80145a6:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145a8:	bf00      	nop
 80145aa:	46bd      	mov	sp, r7
 80145ac:	bc80      	pop	{r7}
 80145ae:	4770      	bx	lr

080145b0 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 80145b0:	b480      	push	{r7}
 80145b2:	b083      	sub	sp, #12
 80145b4:	af00      	add	r7, sp, #0
 80145b6:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 80145b8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145ba:	4618      	mov	r0, r3
 80145bc:	370c      	adds	r7, #12
 80145be:	46bd      	mov	sp, r7
 80145c0:	bc80      	pop	{r7}
 80145c2:	4770      	bx	lr

080145c4 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 80145c4:	b480      	push	{r7}
 80145c6:	b083      	sub	sp, #12
 80145c8:	af00      	add	r7, sp, #0
 80145ca:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 80145cc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145ce:	4618      	mov	r0, r3
 80145d0:	370c      	adds	r7, #12
 80145d2:	46bd      	mov	sp, r7
 80145d4:	bc80      	pop	{r7}
 80145d6:	4770      	bx	lr

080145d8 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 80145d8:	b480      	push	{r7}
 80145da:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145dc:	bf00      	nop
 80145de:	46bd      	mov	sp, r7
 80145e0:	bc80      	pop	{r7}
 80145e2:	4770      	bx	lr

080145e4 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 80145e4:	b480      	push	{r7}
 80145e6:	b083      	sub	sp, #12
 80145e8:	af00      	add	r7, sp, #0
 80145ea:	6078      	str	r0, [r7, #4]
 80145ec:	460b      	mov	r3, r1
 80145ee:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145f0:	bf00      	nop
 80145f2:	370c      	adds	r7, #12
 80145f4:	46bd      	mov	sp, r7
 80145f6:	bc80      	pop	{r7}
 80145f8:	4770      	bx	lr

080145fa <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 80145fa:	b480      	push	{r7}
 80145fc:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145fe:	bf00      	nop
 8014600:	46bd      	mov	sp, r7
 8014602:	bc80      	pop	{r7}
 8014604:	4770      	bx	lr

08014606 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8014606:	b480      	push	{r7}
 8014608:	b085      	sub	sp, #20
 801460a:	af00      	add	r7, sp, #0
 801460c:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014612:	2300      	movs	r3, #0
 8014614:	81fb      	strh	r3, [r7, #14]
 8014616:	e00a      	b.n	801462e <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8014618:	89fb      	ldrh	r3, [r7, #14]
 801461a:	68ba      	ldr	r2, [r7, #8]
 801461c:	4413      	add	r3, r2
 801461e:	781b      	ldrb	r3, [r3, #0]
 8014620:	2b00      	cmp	r3, #0
 8014622:	d001      	beq.n	8014628 <IsSlotFree+0x22>
        {
            return false;
 8014624:	2300      	movs	r3, #0
 8014626:	e006      	b.n	8014636 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014628:	89fb      	ldrh	r3, [r7, #14]
 801462a:	3301      	adds	r3, #1
 801462c:	81fb      	strh	r3, [r7, #14]
 801462e:	89fb      	ldrh	r3, [r7, #14]
 8014630:	2b0f      	cmp	r3, #15
 8014632:	d9f1      	bls.n	8014618 <IsSlotFree+0x12>
        }
    }
    return true;
 8014634:	2301      	movs	r3, #1
}
 8014636:	4618      	mov	r0, r3
 8014638:	3714      	adds	r7, #20
 801463a:	46bd      	mov	sp, r7
 801463c:	bc80      	pop	{r7}
 801463e:	4770      	bx	lr

08014640 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8014640:	b580      	push	{r7, lr}
 8014642:	b082      	sub	sp, #8
 8014644:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8014646:	2300      	movs	r3, #0
 8014648:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801464a:	e007      	b.n	801465c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 801464c:	79fb      	ldrb	r3, [r7, #7]
 801464e:	3301      	adds	r3, #1
 8014650:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8014652:	79fb      	ldrb	r3, [r7, #7]
 8014654:	2b20      	cmp	r3, #32
 8014656:	d101      	bne.n	801465c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8014658:	2300      	movs	r3, #0
 801465a:	e012      	b.n	8014682 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801465c:	79fb      	ldrb	r3, [r7, #7]
 801465e:	011b      	lsls	r3, r3, #4
 8014660:	3308      	adds	r3, #8
 8014662:	4a0a      	ldr	r2, [pc, #40]	@ (801468c <MallocNewMacCommandSlot+0x4c>)
 8014664:	4413      	add	r3, r2
 8014666:	4618      	mov	r0, r3
 8014668:	f7ff ffcd 	bl	8014606 <IsSlotFree>
 801466c:	4603      	mov	r3, r0
 801466e:	f083 0301 	eor.w	r3, r3, #1
 8014672:	b2db      	uxtb	r3, r3
 8014674:	2b00      	cmp	r3, #0
 8014676:	d1e9      	bne.n	801464c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8014678:	79fb      	ldrb	r3, [r7, #7]
 801467a:	011b      	lsls	r3, r3, #4
 801467c:	3308      	adds	r3, #8
 801467e:	4a03      	ldr	r2, [pc, #12]	@ (801468c <MallocNewMacCommandSlot+0x4c>)
 8014680:	4413      	add	r3, r2
}
 8014682:	4618      	mov	r0, r3
 8014684:	3708      	adds	r7, #8
 8014686:	46bd      	mov	sp, r7
 8014688:	bd80      	pop	{r7, pc}
 801468a:	bf00      	nop
 801468c:	20001d68 	.word	0x20001d68

08014690 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8014690:	b580      	push	{r7, lr}
 8014692:	b082      	sub	sp, #8
 8014694:	af00      	add	r7, sp, #0
 8014696:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d101      	bne.n	80146a2 <FreeMacCommandSlot+0x12>
    {
        return false;
 801469e:	2300      	movs	r3, #0
 80146a0:	e005      	b.n	80146ae <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 80146a2:	2210      	movs	r2, #16
 80146a4:	2100      	movs	r1, #0
 80146a6:	6878      	ldr	r0, [r7, #4]
 80146a8:	f004 f9e4 	bl	8018a74 <memset1>

    return true;
 80146ac:	2301      	movs	r3, #1
}
 80146ae:	4618      	mov	r0, r3
 80146b0:	3708      	adds	r7, #8
 80146b2:	46bd      	mov	sp, r7
 80146b4:	bd80      	pop	{r7, pc}

080146b6 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 80146b6:	b480      	push	{r7}
 80146b8:	b083      	sub	sp, #12
 80146ba:	af00      	add	r7, sp, #0
 80146bc:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 80146be:	687b      	ldr	r3, [r7, #4]
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d101      	bne.n	80146c8 <LinkedListInit+0x12>
    {
        return false;
 80146c4:	2300      	movs	r3, #0
 80146c6:	e006      	b.n	80146d6 <LinkedListInit+0x20>
    }

    list->First = NULL;
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	2200      	movs	r2, #0
 80146cc:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	2200      	movs	r2, #0
 80146d2:	605a      	str	r2, [r3, #4]

    return true;
 80146d4:	2301      	movs	r3, #1
}
 80146d6:	4618      	mov	r0, r3
 80146d8:	370c      	adds	r7, #12
 80146da:	46bd      	mov	sp, r7
 80146dc:	bc80      	pop	{r7}
 80146de:	4770      	bx	lr

080146e0 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 80146e0:	b480      	push	{r7}
 80146e2:	b083      	sub	sp, #12
 80146e4:	af00      	add	r7, sp, #0
 80146e6:	6078      	str	r0, [r7, #4]
 80146e8:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d002      	beq.n	80146f6 <LinkedListAdd+0x16>
 80146f0:	683b      	ldr	r3, [r7, #0]
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d101      	bne.n	80146fa <LinkedListAdd+0x1a>
    {
        return false;
 80146f6:	2300      	movs	r3, #0
 80146f8:	e015      	b.n	8014726 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	681b      	ldr	r3, [r3, #0]
 80146fe:	2b00      	cmp	r3, #0
 8014700:	d102      	bne.n	8014708 <LinkedListAdd+0x28>
    {
        list->First = element;
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	683a      	ldr	r2, [r7, #0]
 8014706:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	685b      	ldr	r3, [r3, #4]
 801470c:	2b00      	cmp	r3, #0
 801470e:	d003      	beq.n	8014718 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	685b      	ldr	r3, [r3, #4]
 8014714:	683a      	ldr	r2, [r7, #0]
 8014716:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8014718:	683b      	ldr	r3, [r7, #0]
 801471a:	2200      	movs	r2, #0
 801471c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	683a      	ldr	r2, [r7, #0]
 8014722:	605a      	str	r2, [r3, #4]

    return true;
 8014724:	2301      	movs	r3, #1
}
 8014726:	4618      	mov	r0, r3
 8014728:	370c      	adds	r7, #12
 801472a:	46bd      	mov	sp, r7
 801472c:	bc80      	pop	{r7}
 801472e:	4770      	bx	lr

08014730 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8014730:	b480      	push	{r7}
 8014732:	b085      	sub	sp, #20
 8014734:	af00      	add	r7, sp, #0
 8014736:	6078      	str	r0, [r7, #4]
 8014738:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	2b00      	cmp	r3, #0
 801473e:	d002      	beq.n	8014746 <LinkedListGetPrevious+0x16>
 8014740:	683b      	ldr	r3, [r7, #0]
 8014742:	2b00      	cmp	r3, #0
 8014744:	d101      	bne.n	801474a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8014746:	2300      	movs	r3, #0
 8014748:	e016      	b.n	8014778 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8014750:	683a      	ldr	r2, [r7, #0]
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	429a      	cmp	r2, r3
 8014756:	d00c      	beq.n	8014772 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8014758:	e002      	b.n	8014760 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8014760:	68fb      	ldr	r3, [r7, #12]
 8014762:	2b00      	cmp	r3, #0
 8014764:	d007      	beq.n	8014776 <LinkedListGetPrevious+0x46>
 8014766:	68fb      	ldr	r3, [r7, #12]
 8014768:	681b      	ldr	r3, [r3, #0]
 801476a:	683a      	ldr	r2, [r7, #0]
 801476c:	429a      	cmp	r2, r3
 801476e:	d1f4      	bne.n	801475a <LinkedListGetPrevious+0x2a>
 8014770:	e001      	b.n	8014776 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8014772:	2300      	movs	r3, #0
 8014774:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8014776:	68fb      	ldr	r3, [r7, #12]
}
 8014778:	4618      	mov	r0, r3
 801477a:	3714      	adds	r7, #20
 801477c:	46bd      	mov	sp, r7
 801477e:	bc80      	pop	{r7}
 8014780:	4770      	bx	lr

08014782 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8014782:	b580      	push	{r7, lr}
 8014784:	b084      	sub	sp, #16
 8014786:	af00      	add	r7, sp, #0
 8014788:	6078      	str	r0, [r7, #4]
 801478a:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	2b00      	cmp	r3, #0
 8014790:	d002      	beq.n	8014798 <LinkedListRemove+0x16>
 8014792:	683b      	ldr	r3, [r7, #0]
 8014794:	2b00      	cmp	r3, #0
 8014796:	d101      	bne.n	801479c <LinkedListRemove+0x1a>
    {
        return false;
 8014798:	2300      	movs	r3, #0
 801479a:	e020      	b.n	80147de <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 801479c:	6839      	ldr	r1, [r7, #0]
 801479e:	6878      	ldr	r0, [r7, #4]
 80147a0:	f7ff ffc6 	bl	8014730 <LinkedListGetPrevious>
 80147a4:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	681b      	ldr	r3, [r3, #0]
 80147aa:	683a      	ldr	r2, [r7, #0]
 80147ac:	429a      	cmp	r2, r3
 80147ae:	d103      	bne.n	80147b8 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 80147b0:	683b      	ldr	r3, [r7, #0]
 80147b2:	681a      	ldr	r2, [r3, #0]
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	685b      	ldr	r3, [r3, #4]
 80147bc:	683a      	ldr	r2, [r7, #0]
 80147be:	429a      	cmp	r2, r3
 80147c0:	d102      	bne.n	80147c8 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	68fa      	ldr	r2, [r7, #12]
 80147c6:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d003      	beq.n	80147d6 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 80147ce:	683b      	ldr	r3, [r7, #0]
 80147d0:	681a      	ldr	r2, [r3, #0]
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 80147d6:	683b      	ldr	r3, [r7, #0]
 80147d8:	2200      	movs	r2, #0
 80147da:	601a      	str	r2, [r3, #0]

    return true;
 80147dc:	2301      	movs	r3, #1
}
 80147de:	4618      	mov	r0, r3
 80147e0:	3710      	adds	r7, #16
 80147e2:	46bd      	mov	sp, r7
 80147e4:	bd80      	pop	{r7, pc}
	...

080147e8 <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 80147e8:	b480      	push	{r7}
 80147ea:	b083      	sub	sp, #12
 80147ec:	af00      	add	r7, sp, #0
 80147ee:	4603      	mov	r3, r0
 80147f0:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 80147f2:	79fb      	ldrb	r3, [r7, #7]
 80147f4:	2b11      	cmp	r3, #17
 80147f6:	bf8c      	ite	hi
 80147f8:	2201      	movhi	r2, #1
 80147fa:	2200      	movls	r2, #0
 80147fc:	b2d2      	uxtb	r2, r2
 80147fe:	2a00      	cmp	r2, #0
 8014800:	d10d      	bne.n	801481e <IsSticky+0x36>
 8014802:	4a0a      	ldr	r2, [pc, #40]	@ (801482c <IsSticky+0x44>)
 8014804:	fa22 f303 	lsr.w	r3, r2, r3
 8014808:	f003 0301 	and.w	r3, r3, #1
 801480c:	2b00      	cmp	r3, #0
 801480e:	bf14      	ite	ne
 8014810:	2301      	movne	r3, #1
 8014812:	2300      	moveq	r3, #0
 8014814:	b2db      	uxtb	r3, r3
 8014816:	2b00      	cmp	r3, #0
 8014818:	d001      	beq.n	801481e <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 801481a:	2301      	movs	r3, #1
 801481c:	e000      	b.n	8014820 <IsSticky+0x38>
        default:
            return false;
 801481e:	2300      	movs	r3, #0
    }
}
 8014820:	4618      	mov	r0, r3
 8014822:	370c      	adds	r7, #12
 8014824:	46bd      	mov	sp, r7
 8014826:	bc80      	pop	{r7}
 8014828:	4770      	bx	lr
 801482a:	bf00      	nop
 801482c:	00020720 	.word	0x00020720

08014830 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 8014830:	b480      	push	{r7}
 8014832:	b083      	sub	sp, #12
 8014834:	af00      	add	r7, sp, #0
 8014836:	4603      	mov	r3, r0
 8014838:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 801483a:	2300      	movs	r3, #0
    }
}
 801483c:	4618      	mov	r0, r3
 801483e:	370c      	adds	r7, #12
 8014840:	46bd      	mov	sp, r7
 8014842:	bc80      	pop	{r7}
 8014844:	4770      	bx	lr
	...

08014848 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8014848:	b580      	push	{r7, lr}
 801484a:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 801484c:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 8014850:	2100      	movs	r1, #0
 8014852:	4804      	ldr	r0, [pc, #16]	@ (8014864 <LoRaMacCommandsInit+0x1c>)
 8014854:	f004 f90e 	bl	8018a74 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8014858:	4802      	ldr	r0, [pc, #8]	@ (8014864 <LoRaMacCommandsInit+0x1c>)
 801485a:	f7ff ff2c 	bl	80146b6 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 801485e:	2300      	movs	r3, #0
}
 8014860:	4618      	mov	r0, r3
 8014862:	bd80      	pop	{r7, pc}
 8014864:	20001d68 	.word	0x20001d68

08014868 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8014868:	b580      	push	{r7, lr}
 801486a:	b086      	sub	sp, #24
 801486c:	af00      	add	r7, sp, #0
 801486e:	4603      	mov	r3, r0
 8014870:	60b9      	str	r1, [r7, #8]
 8014872:	607a      	str	r2, [r7, #4]
 8014874:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8014876:	68bb      	ldr	r3, [r7, #8]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d101      	bne.n	8014880 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801487c:	2301      	movs	r3, #1
 801487e:	e03b      	b.n	80148f8 <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8014880:	f7ff fede 	bl	8014640 <MallocNewMacCommandSlot>
 8014884:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8014886:	697b      	ldr	r3, [r7, #20]
 8014888:	2b00      	cmp	r3, #0
 801488a:	d101      	bne.n	8014890 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 801488c:	2302      	movs	r3, #2
 801488e:	e033      	b.n	80148f8 <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8014890:	6979      	ldr	r1, [r7, #20]
 8014892:	481b      	ldr	r0, [pc, #108]	@ (8014900 <LoRaMacCommandsAddCmd+0x98>)
 8014894:	f7ff ff24 	bl	80146e0 <LinkedListAdd>
 8014898:	4603      	mov	r3, r0
 801489a:	f083 0301 	eor.w	r3, r3, #1
 801489e:	b2db      	uxtb	r3, r3
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d001      	beq.n	80148a8 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 80148a4:	2305      	movs	r3, #5
 80148a6:	e027      	b.n	80148f8 <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 80148a8:	697b      	ldr	r3, [r7, #20]
 80148aa:	7bfa      	ldrb	r2, [r7, #15]
 80148ac:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80148ae:	697b      	ldr	r3, [r7, #20]
 80148b0:	687a      	ldr	r2, [r7, #4]
 80148b2:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80148b4:	697b      	ldr	r3, [r7, #20]
 80148b6:	3305      	adds	r3, #5
 80148b8:	687a      	ldr	r2, [r7, #4]
 80148ba:	b292      	uxth	r2, r2
 80148bc:	68b9      	ldr	r1, [r7, #8]
 80148be:	4618      	mov	r0, r3
 80148c0:	f004 f89d 	bl	80189fe <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80148c4:	7bfb      	ldrb	r3, [r7, #15]
 80148c6:	4618      	mov	r0, r3
 80148c8:	f7ff ff8e 	bl	80147e8 <IsSticky>
 80148cc:	4603      	mov	r3, r0
 80148ce:	461a      	mov	r2, r3
 80148d0:	697b      	ldr	r3, [r7, #20]
 80148d2:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 80148d4:	7bfb      	ldrb	r3, [r7, #15]
 80148d6:	4618      	mov	r0, r3
 80148d8:	f7ff ffaa 	bl	8014830 <IsConfirmationRequired>
 80148dc:	4603      	mov	r3, r0
 80148de:	461a      	mov	r2, r3
 80148e0:	697b      	ldr	r3, [r7, #20]
 80148e2:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80148e4:	4b06      	ldr	r3, [pc, #24]	@ (8014900 <LoRaMacCommandsAddCmd+0x98>)
 80148e6:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	4413      	add	r3, r2
 80148ee:	3301      	adds	r3, #1
 80148f0:	4a03      	ldr	r2, [pc, #12]	@ (8014900 <LoRaMacCommandsAddCmd+0x98>)
 80148f2:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 80148f6:	2300      	movs	r3, #0
}
 80148f8:	4618      	mov	r0, r3
 80148fa:	3718      	adds	r7, #24
 80148fc:	46bd      	mov	sp, r7
 80148fe:	bd80      	pop	{r7, pc}
 8014900:	20001d68 	.word	0x20001d68

08014904 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8014904:	b580      	push	{r7, lr}
 8014906:	b082      	sub	sp, #8
 8014908:	af00      	add	r7, sp, #0
 801490a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	2b00      	cmp	r3, #0
 8014910:	d101      	bne.n	8014916 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014912:	2301      	movs	r3, #1
 8014914:	e021      	b.n	801495a <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8014916:	6879      	ldr	r1, [r7, #4]
 8014918:	4812      	ldr	r0, [pc, #72]	@ (8014964 <LoRaMacCommandsRemoveCmd+0x60>)
 801491a:	f7ff ff32 	bl	8014782 <LinkedListRemove>
 801491e:	4603      	mov	r3, r0
 8014920:	f083 0301 	eor.w	r3, r3, #1
 8014924:	b2db      	uxtb	r3, r3
 8014926:	2b00      	cmp	r3, #0
 8014928:	d001      	beq.n	801492e <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801492a:	2303      	movs	r3, #3
 801492c:	e015      	b.n	801495a <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801492e:	4b0d      	ldr	r3, [pc, #52]	@ (8014964 <LoRaMacCommandsRemoveCmd+0x60>)
 8014930:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	689b      	ldr	r3, [r3, #8]
 8014938:	1ad3      	subs	r3, r2, r3
 801493a:	3b01      	subs	r3, #1
 801493c:	4a09      	ldr	r2, [pc, #36]	@ (8014964 <LoRaMacCommandsRemoveCmd+0x60>)
 801493e:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8014942:	6878      	ldr	r0, [r7, #4]
 8014944:	f7ff fea4 	bl	8014690 <FreeMacCommandSlot>
 8014948:	4603      	mov	r3, r0
 801494a:	f083 0301 	eor.w	r3, r3, #1
 801494e:	b2db      	uxtb	r3, r3
 8014950:	2b00      	cmp	r3, #0
 8014952:	d001      	beq.n	8014958 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8014954:	2305      	movs	r3, #5
 8014956:	e000      	b.n	801495a <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014958:	2300      	movs	r3, #0
}
 801495a:	4618      	mov	r0, r3
 801495c:	3708      	adds	r7, #8
 801495e:	46bd      	mov	sp, r7
 8014960:	bd80      	pop	{r7, pc}
 8014962:	bf00      	nop
 8014964:	20001d68 	.word	0x20001d68

08014968 <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8014968:	b480      	push	{r7}
 801496a:	b085      	sub	sp, #20
 801496c:	af00      	add	r7, sp, #0
 801496e:	4603      	mov	r3, r0
 8014970:	6039      	str	r1, [r7, #0]
 8014972:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014974:	4b0e      	ldr	r3, [pc, #56]	@ (80149b0 <LoRaMacCommandsGetCmd+0x48>)
 8014976:	681b      	ldr	r3, [r3, #0]
 8014978:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 801497a:	e002      	b.n	8014982 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 801497c:	68fb      	ldr	r3, [r7, #12]
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8014982:	68fb      	ldr	r3, [r7, #12]
 8014984:	2b00      	cmp	r3, #0
 8014986:	d004      	beq.n	8014992 <LoRaMacCommandsGetCmd+0x2a>
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	791b      	ldrb	r3, [r3, #4]
 801498c:	79fa      	ldrb	r2, [r7, #7]
 801498e:	429a      	cmp	r2, r3
 8014990:	d1f4      	bne.n	801497c <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 8014992:	683b      	ldr	r3, [r7, #0]
 8014994:	68fa      	ldr	r2, [r7, #12]
 8014996:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	2b00      	cmp	r3, #0
 801499c:	d101      	bne.n	80149a2 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801499e:	2303      	movs	r3, #3
 80149a0:	e000      	b.n	80149a4 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 80149a2:	2300      	movs	r3, #0
}
 80149a4:	4618      	mov	r0, r3
 80149a6:	3714      	adds	r7, #20
 80149a8:	46bd      	mov	sp, r7
 80149aa:	bc80      	pop	{r7}
 80149ac:	4770      	bx	lr
 80149ae:	bf00      	nop
 80149b0:	20001d68 	.word	0x20001d68

080149b4 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 80149b4:	b580      	push	{r7, lr}
 80149b6:	b082      	sub	sp, #8
 80149b8:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80149ba:	4b0f      	ldr	r3, [pc, #60]	@ (80149f8 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 80149bc:	681b      	ldr	r3, [r3, #0]
 80149be:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80149c0:	e012      	b.n	80149e8 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	7b1b      	ldrb	r3, [r3, #12]
 80149c6:	f083 0301 	eor.w	r3, r3, #1
 80149ca:	b2db      	uxtb	r3, r3
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d008      	beq.n	80149e2 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	681b      	ldr	r3, [r3, #0]
 80149d4:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 80149d6:	6878      	ldr	r0, [r7, #4]
 80149d8:	f7ff ff94 	bl	8014904 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80149dc:	683b      	ldr	r3, [r7, #0]
 80149de:	607b      	str	r3, [r7, #4]
 80149e0:	e002      	b.n	80149e8 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	681b      	ldr	r3, [r3, #0]
 80149e6:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d1e9      	bne.n	80149c2 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80149ee:	2300      	movs	r3, #0
}
 80149f0:	4618      	mov	r0, r3
 80149f2:	3708      	adds	r7, #8
 80149f4:	46bd      	mov	sp, r7
 80149f6:	bd80      	pop	{r7, pc}
 80149f8:	20001d68 	.word	0x20001d68

080149fc <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 80149fc:	b580      	push	{r7, lr}
 80149fe:	b082      	sub	sp, #8
 8014a00:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014a02:	4b13      	ldr	r3, [pc, #76]	@ (8014a50 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8014a04:	681b      	ldr	r3, [r3, #0]
 8014a06:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014a08:	e01a      	b.n	8014a40 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	791b      	ldrb	r3, [r3, #4]
 8014a14:	4618      	mov	r0, r3
 8014a16:	f7ff fee7 	bl	80147e8 <IsSticky>
 8014a1a:	4603      	mov	r3, r0
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d00d      	beq.n	8014a3c <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	791b      	ldrb	r3, [r3, #4]
 8014a24:	4618      	mov	r0, r3
 8014a26:	f7ff ff03 	bl	8014830 <IsConfirmationRequired>
 8014a2a:	4603      	mov	r3, r0
 8014a2c:	f083 0301 	eor.w	r3, r3, #1
 8014a30:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d002      	beq.n	8014a3c <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8014a36:	6878      	ldr	r0, [r7, #4]
 8014a38:	f7ff ff64 	bl	8014904 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8014a3c:	683b      	ldr	r3, [r7, #0]
 8014a3e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	d1e1      	bne.n	8014a0a <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014a46:	2300      	movs	r3, #0
}
 8014a48:	4618      	mov	r0, r3
 8014a4a:	3708      	adds	r7, #8
 8014a4c:	46bd      	mov	sp, r7
 8014a4e:	bd80      	pop	{r7, pc}
 8014a50:	20001d68 	.word	0x20001d68

08014a54 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8014a54:	b480      	push	{r7}
 8014a56:	b083      	sub	sp, #12
 8014a58:	af00      	add	r7, sp, #0
 8014a5a:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d101      	bne.n	8014a66 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014a62:	2301      	movs	r3, #1
 8014a64:	e005      	b.n	8014a72 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8014a66:	4b05      	ldr	r3, [pc, #20]	@ (8014a7c <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8014a68:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8014a70:	2300      	movs	r3, #0
}
 8014a72:	4618      	mov	r0, r3
 8014a74:	370c      	adds	r7, #12
 8014a76:	46bd      	mov	sp, r7
 8014a78:	bc80      	pop	{r7}
 8014a7a:	4770      	bx	lr
 8014a7c:	20001d68 	.word	0x20001d68

08014a80 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8014a80:	b580      	push	{r7, lr}
 8014a82:	b088      	sub	sp, #32
 8014a84:	af00      	add	r7, sp, #0
 8014a86:	60f8      	str	r0, [r7, #12]
 8014a88:	60b9      	str	r1, [r7, #8]
 8014a8a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8014a8c:	4b25      	ldr	r3, [pc, #148]	@ (8014b24 <LoRaMacCommandsSerializeCmds+0xa4>)
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8014a92:	2300      	movs	r3, #0
 8014a94:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d002      	beq.n	8014aa2 <LoRaMacCommandsSerializeCmds+0x22>
 8014a9c:	68bb      	ldr	r3, [r7, #8]
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	d126      	bne.n	8014af0 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014aa2:	2301      	movs	r3, #1
 8014aa4:	e039      	b.n	8014b1a <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8014aa6:	7efb      	ldrb	r3, [r7, #27]
 8014aa8:	68fa      	ldr	r2, [r7, #12]
 8014aaa:	1ad2      	subs	r2, r2, r3
 8014aac:	69fb      	ldr	r3, [r7, #28]
 8014aae:	689b      	ldr	r3, [r3, #8]
 8014ab0:	3301      	adds	r3, #1
 8014ab2:	429a      	cmp	r2, r3
 8014ab4:	d320      	bcc.n	8014af8 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8014ab6:	7efb      	ldrb	r3, [r7, #27]
 8014ab8:	1c5a      	adds	r2, r3, #1
 8014aba:	76fa      	strb	r2, [r7, #27]
 8014abc:	461a      	mov	r2, r3
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	4413      	add	r3, r2
 8014ac2:	69fa      	ldr	r2, [r7, #28]
 8014ac4:	7912      	ldrb	r2, [r2, #4]
 8014ac6:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8014ac8:	7efb      	ldrb	r3, [r7, #27]
 8014aca:	687a      	ldr	r2, [r7, #4]
 8014acc:	18d0      	adds	r0, r2, r3
 8014ace:	69fb      	ldr	r3, [r7, #28]
 8014ad0:	1d59      	adds	r1, r3, #5
 8014ad2:	69fb      	ldr	r3, [r7, #28]
 8014ad4:	689b      	ldr	r3, [r3, #8]
 8014ad6:	b29b      	uxth	r3, r3
 8014ad8:	461a      	mov	r2, r3
 8014ada:	f003 ff90 	bl	80189fe <memcpy1>
            itr += curElement->PayloadSize;
 8014ade:	69fb      	ldr	r3, [r7, #28]
 8014ae0:	689b      	ldr	r3, [r3, #8]
 8014ae2:	b2da      	uxtb	r2, r3
 8014ae4:	7efb      	ldrb	r3, [r7, #27]
 8014ae6:	4413      	add	r3, r2
 8014ae8:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8014aea:	69fb      	ldr	r3, [r7, #28]
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014af0:	69fb      	ldr	r3, [r7, #28]
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d1d7      	bne.n	8014aa6 <LoRaMacCommandsSerializeCmds+0x26>
 8014af6:	e009      	b.n	8014b0c <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8014af8:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8014afa:	e007      	b.n	8014b0c <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8014afc:	69fb      	ldr	r3, [r7, #28]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8014b02:	69f8      	ldr	r0, [r7, #28]
 8014b04:	f7ff fefe 	bl	8014904 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8014b08:	697b      	ldr	r3, [r7, #20]
 8014b0a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014b0c:	69fb      	ldr	r3, [r7, #28]
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	d1f4      	bne.n	8014afc <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8014b12:	68b8      	ldr	r0, [r7, #8]
 8014b14:	f7ff ff9e 	bl	8014a54 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8014b18:	2300      	movs	r3, #0
}
 8014b1a:	4618      	mov	r0, r3
 8014b1c:	3720      	adds	r7, #32
 8014b1e:	46bd      	mov	sp, r7
 8014b20:	bd80      	pop	{r7, pc}
 8014b22:	bf00      	nop
 8014b24:	20001d68 	.word	0x20001d68

08014b28 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8014b28:	b480      	push	{r7}
 8014b2a:	b085      	sub	sp, #20
 8014b2c:	af00      	add	r7, sp, #0
 8014b2e:	4603      	mov	r3, r0
 8014b30:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8014b32:	2300      	movs	r3, #0
 8014b34:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8014b36:	79fb      	ldrb	r3, [r7, #7]
 8014b38:	3b02      	subs	r3, #2
 8014b3a:	2b11      	cmp	r3, #17
 8014b3c:	d850      	bhi.n	8014be0 <LoRaMacCommandsGetCmdSize+0xb8>
 8014b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8014b44 <LoRaMacCommandsGetCmdSize+0x1c>)
 8014b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b44:	08014b8d 	.word	0x08014b8d
 8014b48:	08014b93 	.word	0x08014b93
 8014b4c:	08014b99 	.word	0x08014b99
 8014b50:	08014b9f 	.word	0x08014b9f
 8014b54:	08014ba5 	.word	0x08014ba5
 8014b58:	08014bab 	.word	0x08014bab
 8014b5c:	08014bb1 	.word	0x08014bb1
 8014b60:	08014bb7 	.word	0x08014bb7
 8014b64:	08014bbd 	.word	0x08014bbd
 8014b68:	08014be1 	.word	0x08014be1
 8014b6c:	08014be1 	.word	0x08014be1
 8014b70:	08014bc3 	.word	0x08014bc3
 8014b74:	08014be1 	.word	0x08014be1
 8014b78:	08014be1 	.word	0x08014be1
 8014b7c:	08014bc9 	.word	0x08014bc9
 8014b80:	08014bcf 	.word	0x08014bcf
 8014b84:	08014bd5 	.word	0x08014bd5
 8014b88:	08014bdb 	.word	0x08014bdb
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8014b8c:	2303      	movs	r3, #3
 8014b8e:	73fb      	strb	r3, [r7, #15]
            break;
 8014b90:	e027      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8014b92:	2305      	movs	r3, #5
 8014b94:	73fb      	strb	r3, [r7, #15]
            break;
 8014b96:	e024      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8014b98:	2302      	movs	r3, #2
 8014b9a:	73fb      	strb	r3, [r7, #15]
            break;
 8014b9c:	e021      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8014b9e:	2305      	movs	r3, #5
 8014ba0:	73fb      	strb	r3, [r7, #15]
            break;
 8014ba2:	e01e      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8014ba4:	2301      	movs	r3, #1
 8014ba6:	73fb      	strb	r3, [r7, #15]
            break;
 8014ba8:	e01b      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8014baa:	2306      	movs	r3, #6
 8014bac:	73fb      	strb	r3, [r7, #15]
            break;
 8014bae:	e018      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8014bb0:	2302      	movs	r3, #2
 8014bb2:	73fb      	strb	r3, [r7, #15]
            break;
 8014bb4:	e015      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8014bb6:	2302      	movs	r3, #2
 8014bb8:	73fb      	strb	r3, [r7, #15]
            break;
 8014bba:	e012      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8014bbc:	2305      	movs	r3, #5
 8014bbe:	73fb      	strb	r3, [r7, #15]
            break;
 8014bc0:	e00f      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8014bc2:	2306      	movs	r3, #6
 8014bc4:	73fb      	strb	r3, [r7, #15]
            break;
 8014bc6:	e00c      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8014bc8:	2301      	movs	r3, #1
 8014bca:	73fb      	strb	r3, [r7, #15]
            break;
 8014bcc:	e009      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8014bce:	2305      	movs	r3, #5
 8014bd0:	73fb      	strb	r3, [r7, #15]
            break;
 8014bd2:	e006      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8014bd4:	2304      	movs	r3, #4
 8014bd6:	73fb      	strb	r3, [r7, #15]
            break;
 8014bd8:	e003      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8014bda:	2304      	movs	r3, #4
 8014bdc:	73fb      	strb	r3, [r7, #15]
            break;
 8014bde:	e000      	b.n	8014be2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8014be0:	bf00      	nop
        }
    }
    return cidSize;
 8014be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8014be4:	4618      	mov	r0, r3
 8014be6:	3714      	adds	r7, #20
 8014be8:	46bd      	mov	sp, r7
 8014bea:	bc80      	pop	{r7}
 8014bec:	4770      	bx	lr
 8014bee:	bf00      	nop

08014bf0 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8014bf0:	b480      	push	{r7}
 8014bf2:	b083      	sub	sp, #12
 8014bf4:	af00      	add	r7, sp, #0
 8014bf6:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	4a07      	ldr	r2, [pc, #28]	@ (8014c18 <IncreaseBufferPointer+0x28>)
 8014bfc:	4293      	cmp	r3, r2
 8014bfe:	d102      	bne.n	8014c06 <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014c00:	4b06      	ldr	r3, [pc, #24]	@ (8014c1c <IncreaseBufferPointer+0x2c>)
 8014c02:	607b      	str	r3, [r7, #4]
 8014c04:	e002      	b.n	8014c0c <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	3304      	adds	r3, #4
 8014c0a:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8014c0c:	687b      	ldr	r3, [r7, #4]
}
 8014c0e:	4618      	mov	r0, r3
 8014c10:	370c      	adds	r7, #12
 8014c12:	46bd      	mov	sp, r7
 8014c14:	bc80      	pop	{r7}
 8014c16:	4770      	bx	lr
 8014c18:	20001f90 	.word	0x20001f90
 8014c1c:	20001f80 	.word	0x20001f80

08014c20 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8014c20:	b480      	push	{r7}
 8014c22:	b083      	sub	sp, #12
 8014c24:	af00      	add	r7, sp, #0
 8014c26:	4603      	mov	r3, r0
 8014c28:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8014c2a:	79fb      	ldrb	r3, [r7, #7]
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d101      	bne.n	8014c34 <IsListEmpty+0x14>
    {
        return true;
 8014c30:	2301      	movs	r3, #1
 8014c32:	e000      	b.n	8014c36 <IsListEmpty+0x16>
    }
    return false;
 8014c34:	2300      	movs	r3, #0
}
 8014c36:	4618      	mov	r0, r3
 8014c38:	370c      	adds	r7, #12
 8014c3a:	46bd      	mov	sp, r7
 8014c3c:	bc80      	pop	{r7}
 8014c3e:	4770      	bx	lr

08014c40 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8014c40:	b480      	push	{r7}
 8014c42:	b083      	sub	sp, #12
 8014c44:	af00      	add	r7, sp, #0
 8014c46:	4603      	mov	r3, r0
 8014c48:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8014c4a:	79fb      	ldrb	r3, [r7, #7]
 8014c4c:	2b04      	cmp	r3, #4
 8014c4e:	d901      	bls.n	8014c54 <IsListFull+0x14>
    {
        return true;
 8014c50:	2301      	movs	r3, #1
 8014c52:	e000      	b.n	8014c56 <IsListFull+0x16>
    }
    return false;
 8014c54:	2300      	movs	r3, #0
}
 8014c56:	4618      	mov	r0, r3
 8014c58:	370c      	adds	r7, #12
 8014c5a:	46bd      	mov	sp, r7
 8014c5c:	bc80      	pop	{r7}
 8014c5e:	4770      	bx	lr

08014c60 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8014c60:	b580      	push	{r7, lr}
 8014c62:	b086      	sub	sp, #24
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	4603      	mov	r3, r0
 8014c68:	60b9      	str	r1, [r7, #8]
 8014c6a:	607a      	str	r2, [r7, #4]
 8014c6c:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8014c6e:	68bb      	ldr	r3, [r7, #8]
 8014c70:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014c72:	4b13      	ldr	r3, [pc, #76]	@ (8014cc0 <GetElement+0x60>)
 8014c74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014c78:	4618      	mov	r0, r3
 8014c7a:	f7ff ffd1 	bl	8014c20 <IsListEmpty>
 8014c7e:	4603      	mov	r3, r0
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d001      	beq.n	8014c88 <GetElement+0x28>
    {
        return NULL;
 8014c84:	2300      	movs	r3, #0
 8014c86:	e017      	b.n	8014cb8 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014c88:	2300      	movs	r3, #0
 8014c8a:	74fb      	strb	r3, [r7, #19]
 8014c8c:	e00d      	b.n	8014caa <GetElement+0x4a>
    {
        if( element->Request == request )
 8014c8e:	697b      	ldr	r3, [r7, #20]
 8014c90:	781b      	ldrb	r3, [r3, #0]
 8014c92:	7bfa      	ldrb	r2, [r7, #15]
 8014c94:	429a      	cmp	r2, r3
 8014c96:	d101      	bne.n	8014c9c <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8014c98:	697b      	ldr	r3, [r7, #20]
 8014c9a:	e00d      	b.n	8014cb8 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8014c9c:	6978      	ldr	r0, [r7, #20]
 8014c9e:	f7ff ffa7 	bl	8014bf0 <IncreaseBufferPointer>
 8014ca2:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014ca4:	7cfb      	ldrb	r3, [r7, #19]
 8014ca6:	3301      	adds	r3, #1
 8014ca8:	74fb      	strb	r3, [r7, #19]
 8014caa:	4b05      	ldr	r3, [pc, #20]	@ (8014cc0 <GetElement+0x60>)
 8014cac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014cb0:	7cfa      	ldrb	r2, [r7, #19]
 8014cb2:	429a      	cmp	r2, r3
 8014cb4:	d3eb      	bcc.n	8014c8e <GetElement+0x2e>
    }

    return NULL;
 8014cb6:	2300      	movs	r3, #0
}
 8014cb8:	4618      	mov	r0, r3
 8014cba:	3718      	adds	r7, #24
 8014cbc:	46bd      	mov	sp, r7
 8014cbe:	bd80      	pop	{r7, pc}
 8014cc0:	20001f74 	.word	0x20001f74

08014cc4 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	b082      	sub	sp, #8
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8014ccc:	4a0c      	ldr	r2, [pc, #48]	@ (8014d00 <LoRaMacConfirmQueueInit+0x3c>)
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8014cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8014d00 <LoRaMacConfirmQueueInit+0x3c>)
 8014cd4:	2200      	movs	r2, #0
 8014cd6:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014cda:	4b09      	ldr	r3, [pc, #36]	@ (8014d00 <LoRaMacConfirmQueueInit+0x3c>)
 8014cdc:	4a09      	ldr	r2, [pc, #36]	@ (8014d04 <LoRaMacConfirmQueueInit+0x40>)
 8014cde:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014ce0:	4b07      	ldr	r3, [pc, #28]	@ (8014d00 <LoRaMacConfirmQueueInit+0x3c>)
 8014ce2:	4a08      	ldr	r2, [pc, #32]	@ (8014d04 <LoRaMacConfirmQueueInit+0x40>)
 8014ce4:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8014ce6:	2214      	movs	r2, #20
 8014ce8:	21ff      	movs	r1, #255	@ 0xff
 8014cea:	4806      	ldr	r0, [pc, #24]	@ (8014d04 <LoRaMacConfirmQueueInit+0x40>)
 8014cec:	f003 fec2 	bl	8018a74 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014cf0:	4b03      	ldr	r3, [pc, #12]	@ (8014d00 <LoRaMacConfirmQueueInit+0x3c>)
 8014cf2:	2201      	movs	r2, #1
 8014cf4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8014cf8:	bf00      	nop
 8014cfa:	3708      	adds	r7, #8
 8014cfc:	46bd      	mov	sp, r7
 8014cfe:	bd80      	pop	{r7, pc}
 8014d00:	20001f74 	.word	0x20001f74
 8014d04:	20001f80 	.word	0x20001f80

08014d08 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8014d08:	b580      	push	{r7, lr}
 8014d0a:	b082      	sub	sp, #8
 8014d0c:	af00      	add	r7, sp, #0
 8014d0e:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014d10:	4b19      	ldr	r3, [pc, #100]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014d16:	4618      	mov	r0, r3
 8014d18:	f7ff ff92 	bl	8014c40 <IsListFull>
 8014d1c:	4603      	mov	r3, r0
 8014d1e:	2b00      	cmp	r3, #0
 8014d20:	d001      	beq.n	8014d26 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8014d22:	2300      	movs	r3, #0
 8014d24:	e024      	b.n	8014d70 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8014d26:	4b14      	ldr	r3, [pc, #80]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d28:	689b      	ldr	r3, [r3, #8]
 8014d2a:	687a      	ldr	r2, [r7, #4]
 8014d2c:	7812      	ldrb	r2, [r2, #0]
 8014d2e:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8014d30:	4b11      	ldr	r3, [pc, #68]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d32:	689b      	ldr	r3, [r3, #8]
 8014d34:	687a      	ldr	r2, [r7, #4]
 8014d36:	7852      	ldrb	r2, [r2, #1]
 8014d38:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8014d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d3c:	689b      	ldr	r3, [r3, #8]
 8014d3e:	687a      	ldr	r2, [r7, #4]
 8014d40:	78d2      	ldrb	r2, [r2, #3]
 8014d42:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8014d44:	4b0c      	ldr	r3, [pc, #48]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d46:	689b      	ldr	r3, [r3, #8]
 8014d48:	687a      	ldr	r2, [r7, #4]
 8014d4a:	7892      	ldrb	r2, [r2, #2]
 8014d4c:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8014d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014d54:	3301      	adds	r3, #1
 8014d56:	b2da      	uxtb	r2, r3
 8014d58:	4b07      	ldr	r3, [pc, #28]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d5a:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8014d5e:	4b06      	ldr	r3, [pc, #24]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d60:	689b      	ldr	r3, [r3, #8]
 8014d62:	4618      	mov	r0, r3
 8014d64:	f7ff ff44 	bl	8014bf0 <IncreaseBufferPointer>
 8014d68:	4603      	mov	r3, r0
 8014d6a:	4a03      	ldr	r2, [pc, #12]	@ (8014d78 <LoRaMacConfirmQueueAdd+0x70>)
 8014d6c:	6093      	str	r3, [r2, #8]

    return true;
 8014d6e:	2301      	movs	r3, #1
}
 8014d70:	4618      	mov	r0, r3
 8014d72:	3708      	adds	r7, #8
 8014d74:	46bd      	mov	sp, r7
 8014d76:	bd80      	pop	{r7, pc}
 8014d78:	20001f74 	.word	0x20001f74

08014d7c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8014d7c:	b580      	push	{r7, lr}
 8014d7e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014d80:	4b0e      	ldr	r3, [pc, #56]	@ (8014dbc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014d82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014d86:	4618      	mov	r0, r3
 8014d88:	f7ff ff4a 	bl	8014c20 <IsListEmpty>
 8014d8c:	4603      	mov	r3, r0
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d001      	beq.n	8014d96 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8014d92:	2300      	movs	r3, #0
 8014d94:	e010      	b.n	8014db8 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8014d96:	4b09      	ldr	r3, [pc, #36]	@ (8014dbc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014d98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014d9c:	3b01      	subs	r3, #1
 8014d9e:	b2da      	uxtb	r2, r3
 8014da0:	4b06      	ldr	r3, [pc, #24]	@ (8014dbc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014da2:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8014da6:	4b05      	ldr	r3, [pc, #20]	@ (8014dbc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014da8:	685b      	ldr	r3, [r3, #4]
 8014daa:	4618      	mov	r0, r3
 8014dac:	f7ff ff20 	bl	8014bf0 <IncreaseBufferPointer>
 8014db0:	4603      	mov	r3, r0
 8014db2:	4a02      	ldr	r2, [pc, #8]	@ (8014dbc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014db4:	6053      	str	r3, [r2, #4]

    return true;
 8014db6:	2301      	movs	r3, #1
}
 8014db8:	4618      	mov	r0, r3
 8014dba:	bd80      	pop	{r7, pc}
 8014dbc:	20001f74 	.word	0x20001f74

08014dc0 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8014dc0:	b580      	push	{r7, lr}
 8014dc2:	b084      	sub	sp, #16
 8014dc4:	af00      	add	r7, sp, #0
 8014dc6:	4603      	mov	r3, r0
 8014dc8:	460a      	mov	r2, r1
 8014dca:	71fb      	strb	r3, [r7, #7]
 8014dcc:	4613      	mov	r3, r2
 8014dce:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8014dd0:	2300      	movs	r3, #0
 8014dd2:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014dd4:	4b10      	ldr	r3, [pc, #64]	@ (8014e18 <LoRaMacConfirmQueueSetStatus+0x58>)
 8014dd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014dda:	4618      	mov	r0, r3
 8014ddc:	f7ff ff20 	bl	8014c20 <IsListEmpty>
 8014de0:	4603      	mov	r3, r0
 8014de2:	f083 0301 	eor.w	r3, r3, #1
 8014de6:	b2db      	uxtb	r3, r3
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d011      	beq.n	8014e10 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014dec:	4b0a      	ldr	r3, [pc, #40]	@ (8014e18 <LoRaMacConfirmQueueSetStatus+0x58>)
 8014dee:	6859      	ldr	r1, [r3, #4]
 8014df0:	4b09      	ldr	r3, [pc, #36]	@ (8014e18 <LoRaMacConfirmQueueSetStatus+0x58>)
 8014df2:	689a      	ldr	r2, [r3, #8]
 8014df4:	79bb      	ldrb	r3, [r7, #6]
 8014df6:	4618      	mov	r0, r3
 8014df8:	f7ff ff32 	bl	8014c60 <GetElement>
 8014dfc:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014dfe:	68fb      	ldr	r3, [r7, #12]
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	d005      	beq.n	8014e10 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8014e04:	68fb      	ldr	r3, [r7, #12]
 8014e06:	79fa      	ldrb	r2, [r7, #7]
 8014e08:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	2201      	movs	r2, #1
 8014e0e:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8014e10:	bf00      	nop
 8014e12:	3710      	adds	r7, #16
 8014e14:	46bd      	mov	sp, r7
 8014e16:	bd80      	pop	{r7, pc}
 8014e18:	20001f74 	.word	0x20001f74

08014e1c <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8014e1c:	b580      	push	{r7, lr}
 8014e1e:	b084      	sub	sp, #16
 8014e20:	af00      	add	r7, sp, #0
 8014e22:	4603      	mov	r3, r0
 8014e24:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8014e26:	2300      	movs	r3, #0
 8014e28:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014e2a:	4b10      	ldr	r3, [pc, #64]	@ (8014e6c <LoRaMacConfirmQueueGetStatus+0x50>)
 8014e2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014e30:	4618      	mov	r0, r3
 8014e32:	f7ff fef5 	bl	8014c20 <IsListEmpty>
 8014e36:	4603      	mov	r3, r0
 8014e38:	f083 0301 	eor.w	r3, r3, #1
 8014e3c:	b2db      	uxtb	r3, r3
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d00e      	beq.n	8014e60 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014e42:	4b0a      	ldr	r3, [pc, #40]	@ (8014e6c <LoRaMacConfirmQueueGetStatus+0x50>)
 8014e44:	6859      	ldr	r1, [r3, #4]
 8014e46:	4b09      	ldr	r3, [pc, #36]	@ (8014e6c <LoRaMacConfirmQueueGetStatus+0x50>)
 8014e48:	689a      	ldr	r2, [r3, #8]
 8014e4a:	79fb      	ldrb	r3, [r7, #7]
 8014e4c:	4618      	mov	r0, r3
 8014e4e:	f7ff ff07 	bl	8014c60 <GetElement>
 8014e52:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014e54:	68fb      	ldr	r3, [r7, #12]
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d002      	beq.n	8014e60 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	785b      	ldrb	r3, [r3, #1]
 8014e5e:	e000      	b.n	8014e62 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014e60:	2301      	movs	r3, #1
}
 8014e62:	4618      	mov	r0, r3
 8014e64:	3710      	adds	r7, #16
 8014e66:	46bd      	mov	sp, r7
 8014e68:	bd80      	pop	{r7, pc}
 8014e6a:	bf00      	nop
 8014e6c:	20001f74 	.word	0x20001f74

08014e70 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8014e70:	b580      	push	{r7, lr}
 8014e72:	b084      	sub	sp, #16
 8014e74:	af00      	add	r7, sp, #0
 8014e76:	4603      	mov	r3, r0
 8014e78:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8014e7a:	4b16      	ldr	r3, [pc, #88]	@ (8014ed4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014e7c:	685b      	ldr	r3, [r3, #4]
 8014e7e:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8014e80:	4a14      	ldr	r2, [pc, #80]	@ (8014ed4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014e82:	79fb      	ldrb	r3, [r7, #7]
 8014e84:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014e88:	4b12      	ldr	r3, [pc, #72]	@ (8014ed4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014e8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014e8e:	4618      	mov	r0, r3
 8014e90:	f7ff fec6 	bl	8014c20 <IsListEmpty>
 8014e94:	4603      	mov	r3, r0
 8014e96:	f083 0301 	eor.w	r3, r3, #1
 8014e9a:	b2db      	uxtb	r3, r3
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d015      	beq.n	8014ecc <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8014ea0:	68fb      	ldr	r3, [r7, #12]
 8014ea2:	79fa      	ldrb	r2, [r7, #7]
 8014ea4:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8014ea6:	68fb      	ldr	r3, [r7, #12]
 8014ea8:	78db      	ldrb	r3, [r3, #3]
 8014eaa:	f083 0301 	eor.w	r3, r3, #1
 8014eae:	b2db      	uxtb	r3, r3
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d002      	beq.n	8014eba <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	2201      	movs	r2, #1
 8014eb8:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8014eba:	68f8      	ldr	r0, [r7, #12]
 8014ebc:	f7ff fe98 	bl	8014bf0 <IncreaseBufferPointer>
 8014ec0:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8014ec2:	4b04      	ldr	r3, [pc, #16]	@ (8014ed4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014ec4:	689b      	ldr	r3, [r3, #8]
 8014ec6:	68fa      	ldr	r2, [r7, #12]
 8014ec8:	429a      	cmp	r2, r3
 8014eca:	d1e9      	bne.n	8014ea0 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8014ecc:	bf00      	nop
 8014ece:	3710      	adds	r7, #16
 8014ed0:	46bd      	mov	sp, r7
 8014ed2:	bd80      	pop	{r7, pc}
 8014ed4:	20001f74 	.word	0x20001f74

08014ed8 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8014ed8:	b580      	push	{r7, lr}
 8014eda:	b082      	sub	sp, #8
 8014edc:	af00      	add	r7, sp, #0
 8014ede:	4603      	mov	r3, r0
 8014ee0:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8014ee2:	4b09      	ldr	r3, [pc, #36]	@ (8014f08 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014ee4:	6859      	ldr	r1, [r3, #4]
 8014ee6:	4b08      	ldr	r3, [pc, #32]	@ (8014f08 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014ee8:	689a      	ldr	r2, [r3, #8]
 8014eea:	79fb      	ldrb	r3, [r7, #7]
 8014eec:	4618      	mov	r0, r3
 8014eee:	f7ff feb7 	bl	8014c60 <GetElement>
 8014ef2:	4603      	mov	r3, r0
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d001      	beq.n	8014efc <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8014ef8:	2301      	movs	r3, #1
 8014efa:	e000      	b.n	8014efe <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8014efc:	2300      	movs	r3, #0
}
 8014efe:	4618      	mov	r0, r3
 8014f00:	3708      	adds	r7, #8
 8014f02:	46bd      	mov	sp, r7
 8014f04:	bd80      	pop	{r7, pc}
 8014f06:	bf00      	nop
 8014f08:	20001f74 	.word	0x20001f74

08014f0c <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b084      	sub	sp, #16
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014f14:	4b25      	ldr	r3, [pc, #148]	@ (8014fac <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014f16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014f1a:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8014f1c:	2300      	movs	r3, #0
 8014f1e:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8014f20:	f107 0308 	add.w	r3, r7, #8
 8014f24:	2204      	movs	r2, #4
 8014f26:	2100      	movs	r1, #0
 8014f28:	4618      	mov	r0, r3
 8014f2a:	f003 fda3 	bl	8018a74 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 8014f2e:	2300      	movs	r3, #0
 8014f30:	73fb      	strb	r3, [r7, #15]
 8014f32:	e032      	b.n	8014f9a <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8014f34:	4b1d      	ldr	r3, [pc, #116]	@ (8014fac <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014f36:	685b      	ldr	r3, [r3, #4]
 8014f38:	781a      	ldrb	r2, [r3, #0]
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8014f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8014fac <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014f40:	685b      	ldr	r3, [r3, #4]
 8014f42:	785a      	ldrb	r2, [r3, #1]
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8014f48:	4b18      	ldr	r3, [pc, #96]	@ (8014fac <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014f4a:	685b      	ldr	r3, [r3, #4]
 8014f4c:	789b      	ldrb	r3, [r3, #2]
 8014f4e:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8014f50:	7b7b      	ldrb	r3, [r7, #13]
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d005      	beq.n	8014f62 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8014f56:	4b15      	ldr	r3, [pc, #84]	@ (8014fac <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014f58:	681b      	ldr	r3, [r3, #0]
 8014f5a:	689b      	ldr	r3, [r3, #8]
 8014f5c:	6878      	ldr	r0, [r7, #4]
 8014f5e:	4798      	blx	r3
 8014f60:	e00b      	b.n	8014f7a <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8014f62:	4b12      	ldr	r3, [pc, #72]	@ (8014fac <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014f64:	685b      	ldr	r3, [r3, #4]
 8014f66:	781b      	ldrb	r3, [r3, #0]
 8014f68:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8014f6a:	4b10      	ldr	r3, [pc, #64]	@ (8014fac <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014f6c:	685b      	ldr	r3, [r3, #4]
 8014f6e:	785b      	ldrb	r3, [r3, #1]
 8014f70:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8014f72:	4b0e      	ldr	r3, [pc, #56]	@ (8014fac <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014f74:	685b      	ldr	r3, [r3, #4]
 8014f76:	78db      	ldrb	r3, [r3, #3]
 8014f78:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8014f7a:	f7ff feff 	bl	8014d7c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8014f7e:	7b7b      	ldrb	r3, [r7, #13]
 8014f80:	f083 0301 	eor.w	r3, r3, #1
 8014f84:	b2db      	uxtb	r3, r3
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d004      	beq.n	8014f94 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8014f8a:	f107 0308 	add.w	r3, r7, #8
 8014f8e:	4618      	mov	r0, r3
 8014f90:	f7ff feba 	bl	8014d08 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8014f94:	7bfb      	ldrb	r3, [r7, #15]
 8014f96:	3301      	adds	r3, #1
 8014f98:	73fb      	strb	r3, [r7, #15]
 8014f9a:	7bfa      	ldrb	r2, [r7, #15]
 8014f9c:	7bbb      	ldrb	r3, [r7, #14]
 8014f9e:	429a      	cmp	r2, r3
 8014fa0:	d3c8      	bcc.n	8014f34 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 8014fa2:	bf00      	nop
 8014fa4:	bf00      	nop
 8014fa6:	3710      	adds	r7, #16
 8014fa8:	46bd      	mov	sp, r7
 8014faa:	bd80      	pop	{r7, pc}
 8014fac:	20001f74 	.word	0x20001f74

08014fb0 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8014fb0:	b480      	push	{r7}
 8014fb2:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014fb4:	4b03      	ldr	r3, [pc, #12]	@ (8014fc4 <LoRaMacConfirmQueueGetCnt+0x14>)
 8014fb6:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8014fba:	4618      	mov	r0, r3
 8014fbc:	46bd      	mov	sp, r7
 8014fbe:	bc80      	pop	{r7}
 8014fc0:	4770      	bx	lr
 8014fc2:	bf00      	nop
 8014fc4:	20001f74 	.word	0x20001f74

08014fc8 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8014fc8:	b580      	push	{r7, lr}
 8014fca:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014fcc:	4b06      	ldr	r3, [pc, #24]	@ (8014fe8 <LoRaMacConfirmQueueIsFull+0x20>)
 8014fce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014fd2:	4618      	mov	r0, r3
 8014fd4:	f7ff fe34 	bl	8014c40 <IsListFull>
 8014fd8:	4603      	mov	r3, r0
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	d001      	beq.n	8014fe2 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8014fde:	2301      	movs	r3, #1
 8014fe0:	e000      	b.n	8014fe4 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8014fe2:	2300      	movs	r3, #0
    }
}
 8014fe4:	4618      	mov	r0, r3
 8014fe6:	bd80      	pop	{r7, pc}
 8014fe8:	20001f74 	.word	0x20001f74

08014fec <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8014fec:	b580      	push	{r7, lr}
 8014fee:	b08e      	sub	sp, #56	@ 0x38
 8014ff0:	af00      	add	r7, sp, #0
 8014ff2:	60f8      	str	r0, [r7, #12]
 8014ff4:	607b      	str	r3, [r7, #4]
 8014ff6:	460b      	mov	r3, r1
 8014ff8:	817b      	strh	r3, [r7, #10]
 8014ffa:	4613      	mov	r3, r2
 8014ffc:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8014ffe:	68fb      	ldr	r3, [r7, #12]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d101      	bne.n	8015008 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015004:	2309      	movs	r3, #9
 8015006:	e084      	b.n	8015112 <PayloadEncrypt+0x126>
    }

    uint8_t bufferIndex = 0;
 8015008:	2300      	movs	r3, #0
 801500a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 801500e:	2301      	movs	r3, #1
 8015010:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 8015012:	f107 0320 	add.w	r3, r7, #32
 8015016:	2200      	movs	r2, #0
 8015018:	601a      	str	r2, [r3, #0]
 801501a:	605a      	str	r2, [r3, #4]
 801501c:	609a      	str	r2, [r3, #8]
 801501e:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 8015020:	f107 0310 	add.w	r3, r7, #16
 8015024:	2200      	movs	r2, #0
 8015026:	601a      	str	r2, [r3, #0]
 8015028:	605a      	str	r2, [r3, #4]
 801502a:	609a      	str	r2, [r3, #8]
 801502c:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 801502e:	2301      	movs	r3, #1
 8015030:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8015032:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8015036:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8015038:	687b      	ldr	r3, [r7, #4]
 801503a:	b2db      	uxtb	r3, r3
 801503c:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	0a1b      	lsrs	r3, r3, #8
 8015042:	b2db      	uxtb	r3, r3
 8015044:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	0c1b      	lsrs	r3, r3, #16
 801504a:	b2db      	uxtb	r3, r3
 801504c:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	0e1b      	lsrs	r3, r3, #24
 8015052:	b2db      	uxtb	r3, r3
 8015054:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8015056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015058:	b2db      	uxtb	r3, r3
 801505a:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 801505c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801505e:	0a1b      	lsrs	r3, r3, #8
 8015060:	b2db      	uxtb	r3, r3
 8015062:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8015064:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015066:	0c1b      	lsrs	r3, r3, #16
 8015068:	b2db      	uxtb	r3, r3
 801506a:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 801506c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801506e:	0e1b      	lsrs	r3, r3, #24
 8015070:	b2db      	uxtb	r3, r3
 8015072:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8015074:	e048      	b.n	8015108 <PayloadEncrypt+0x11c>
    {
        aBlock[15] = ctr & 0xFF;
 8015076:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8015078:	b2db      	uxtb	r3, r3
 801507a:	77fb      	strb	r3, [r7, #31]
        ctr++;
 801507c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801507e:	3301      	adds	r3, #1
 8015080:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8015082:	f107 0320 	add.w	r3, r7, #32
 8015086:	7a7a      	ldrb	r2, [r7, #9]
 8015088:	f107 0010 	add.w	r0, r7, #16
 801508c:	2110      	movs	r1, #16
 801508e:	f7f8 f9cd 	bl	800d42c <SecureElementAesEncrypt>
 8015092:	4603      	mov	r3, r0
 8015094:	2b00      	cmp	r3, #0
 8015096:	d001      	beq.n	801509c <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015098:	230e      	movs	r3, #14
 801509a:	e03a      	b.n	8015112 <PayloadEncrypt+0x126>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 801509c:	2300      	movs	r3, #0
 801509e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80150a2:	e01e      	b.n	80150e2 <PayloadEncrypt+0xf6>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80150a4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80150a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80150ac:	4413      	add	r3, r2
 80150ae:	461a      	mov	r2, r3
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	4413      	add	r3, r2
 80150b4:	7819      	ldrb	r1, [r3, #0]
 80150b6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80150ba:	3338      	adds	r3, #56	@ 0x38
 80150bc:	443b      	add	r3, r7
 80150be:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80150c2:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80150c6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80150ca:	4403      	add	r3, r0
 80150cc:	4618      	mov	r0, r3
 80150ce:	68fb      	ldr	r3, [r7, #12]
 80150d0:	4403      	add	r3, r0
 80150d2:	404a      	eors	r2, r1
 80150d4:	b2d2      	uxtb	r2, r2
 80150d6:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80150d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80150dc:	3301      	adds	r3, #1
 80150de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80150e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80150e6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80150ea:	2a10      	cmp	r2, #16
 80150ec:	bfa8      	it	ge
 80150ee:	2210      	movge	r2, #16
 80150f0:	b212      	sxth	r2, r2
 80150f2:	4293      	cmp	r3, r2
 80150f4:	dbd6      	blt.n	80150a4 <PayloadEncrypt+0xb8>
        }
        size -= 16;
 80150f6:	897b      	ldrh	r3, [r7, #10]
 80150f8:	3b10      	subs	r3, #16
 80150fa:	b29b      	uxth	r3, r3
 80150fc:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 80150fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015102:	3310      	adds	r3, #16
 8015104:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 8015108:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801510c:	2b00      	cmp	r3, #0
 801510e:	dcb2      	bgt.n	8015076 <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015110:	2300      	movs	r3, #0
}
 8015112:	4618      	mov	r0, r3
 8015114:	3738      	adds	r7, #56	@ 0x38
 8015116:	46bd      	mov	sp, r7
 8015118:	bd80      	pop	{r7, pc}

0801511a <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 801511a:	b490      	push	{r4, r7}
 801511c:	b082      	sub	sp, #8
 801511e:	af00      	add	r7, sp, #0
 8015120:	4604      	mov	r4, r0
 8015122:	4608      	mov	r0, r1
 8015124:	4611      	mov	r1, r2
 8015126:	461a      	mov	r2, r3
 8015128:	4623      	mov	r3, r4
 801512a:	80fb      	strh	r3, [r7, #6]
 801512c:	4603      	mov	r3, r0
 801512e:	717b      	strb	r3, [r7, #5]
 8015130:	460b      	mov	r3, r1
 8015132:	713b      	strb	r3, [r7, #4]
 8015134:	4613      	mov	r3, r2
 8015136:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8015138:	69bb      	ldr	r3, [r7, #24]
 801513a:	2b00      	cmp	r3, #0
 801513c:	d101      	bne.n	8015142 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801513e:	2309      	movs	r3, #9
 8015140:	e04e      	b.n	80151e0 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8015142:	69bb      	ldr	r3, [r7, #24]
 8015144:	2249      	movs	r2, #73	@ 0x49
 8015146:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 8015148:	69bb      	ldr	r3, [r7, #24]
 801514a:	3301      	adds	r3, #1
 801514c:	2200      	movs	r2, #0
 801514e:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8015150:	69bb      	ldr	r3, [r7, #24]
 8015152:	3302      	adds	r3, #2
 8015154:	2200      	movs	r2, #0
 8015156:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8015158:	69bb      	ldr	r3, [r7, #24]
 801515a:	3303      	adds	r3, #3
 801515c:	2200      	movs	r2, #0
 801515e:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8015160:	69bb      	ldr	r3, [r7, #24]
 8015162:	3304      	adds	r3, #4
 8015164:	2200      	movs	r2, #0
 8015166:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8015168:	69bb      	ldr	r3, [r7, #24]
 801516a:	3305      	adds	r3, #5
 801516c:	78fa      	ldrb	r2, [r7, #3]
 801516e:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8015170:	69bb      	ldr	r3, [r7, #24]
 8015172:	3306      	adds	r3, #6
 8015174:	693a      	ldr	r2, [r7, #16]
 8015176:	b2d2      	uxtb	r2, r2
 8015178:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 801517a:	693b      	ldr	r3, [r7, #16]
 801517c:	0a1a      	lsrs	r2, r3, #8
 801517e:	69bb      	ldr	r3, [r7, #24]
 8015180:	3307      	adds	r3, #7
 8015182:	b2d2      	uxtb	r2, r2
 8015184:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8015186:	693b      	ldr	r3, [r7, #16]
 8015188:	0c1a      	lsrs	r2, r3, #16
 801518a:	69bb      	ldr	r3, [r7, #24]
 801518c:	3308      	adds	r3, #8
 801518e:	b2d2      	uxtb	r2, r2
 8015190:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8015192:	693b      	ldr	r3, [r7, #16]
 8015194:	0e1a      	lsrs	r2, r3, #24
 8015196:	69bb      	ldr	r3, [r7, #24]
 8015198:	3309      	adds	r3, #9
 801519a:	b2d2      	uxtb	r2, r2
 801519c:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 801519e:	69bb      	ldr	r3, [r7, #24]
 80151a0:	330a      	adds	r3, #10
 80151a2:	697a      	ldr	r2, [r7, #20]
 80151a4:	b2d2      	uxtb	r2, r2
 80151a6:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80151a8:	697b      	ldr	r3, [r7, #20]
 80151aa:	0a1a      	lsrs	r2, r3, #8
 80151ac:	69bb      	ldr	r3, [r7, #24]
 80151ae:	330b      	adds	r3, #11
 80151b0:	b2d2      	uxtb	r2, r2
 80151b2:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80151b4:	697b      	ldr	r3, [r7, #20]
 80151b6:	0c1a      	lsrs	r2, r3, #16
 80151b8:	69bb      	ldr	r3, [r7, #24]
 80151ba:	330c      	adds	r3, #12
 80151bc:	b2d2      	uxtb	r2, r2
 80151be:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80151c0:	697b      	ldr	r3, [r7, #20]
 80151c2:	0e1a      	lsrs	r2, r3, #24
 80151c4:	69bb      	ldr	r3, [r7, #24]
 80151c6:	330d      	adds	r3, #13
 80151c8:	b2d2      	uxtb	r2, r2
 80151ca:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80151cc:	69bb      	ldr	r3, [r7, #24]
 80151ce:	330e      	adds	r3, #14
 80151d0:	2200      	movs	r2, #0
 80151d2:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80151d4:	69bb      	ldr	r3, [r7, #24]
 80151d6:	330f      	adds	r3, #15
 80151d8:	88fa      	ldrh	r2, [r7, #6]
 80151da:	b2d2      	uxtb	r2, r2
 80151dc:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80151de:	2300      	movs	r3, #0
}
 80151e0:	4618      	mov	r0, r3
 80151e2:	3708      	adds	r7, #8
 80151e4:	46bd      	mov	sp, r7
 80151e6:	bc90      	pop	{r4, r7}
 80151e8:	4770      	bx	lr

080151ea <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80151ea:	b590      	push	{r4, r7, lr}
 80151ec:	b08b      	sub	sp, #44	@ 0x2c
 80151ee:	af04      	add	r7, sp, #16
 80151f0:	6078      	str	r0, [r7, #4]
 80151f2:	4608      	mov	r0, r1
 80151f4:	4611      	mov	r1, r2
 80151f6:	461a      	mov	r2, r3
 80151f8:	4603      	mov	r3, r0
 80151fa:	807b      	strh	r3, [r7, #2]
 80151fc:	460b      	mov	r3, r1
 80151fe:	707b      	strb	r3, [r7, #1]
 8015200:	4613      	mov	r3, r2
 8015202:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	2b00      	cmp	r3, #0
 8015208:	d002      	beq.n	8015210 <ComputeCmacB0+0x26>
 801520a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801520c:	2b00      	cmp	r3, #0
 801520e:	d101      	bne.n	8015214 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015210:	2309      	movs	r3, #9
 8015212:	e024      	b.n	801525e <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8015214:	887b      	ldrh	r3, [r7, #2]
 8015216:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801521a:	d901      	bls.n	8015220 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 801521c:	230d      	movs	r3, #13
 801521e:	e01e      	b.n	801525e <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8015220:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8015224:	783a      	ldrb	r2, [r7, #0]
 8015226:	7879      	ldrb	r1, [r7, #1]
 8015228:	8878      	ldrh	r0, [r7, #2]
 801522a:	f107 0308 	add.w	r3, r7, #8
 801522e:	9302      	str	r3, [sp, #8]
 8015230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015232:	9301      	str	r3, [sp, #4]
 8015234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015236:	9300      	str	r3, [sp, #0]
 8015238:	4623      	mov	r3, r4
 801523a:	f7ff ff6e 	bl	801511a <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 801523e:	887a      	ldrh	r2, [r7, #2]
 8015240:	7879      	ldrb	r1, [r7, #1]
 8015242:	f107 0008 	add.w	r0, r7, #8
 8015246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015248:	9300      	str	r3, [sp, #0]
 801524a:	460b      	mov	r3, r1
 801524c:	6879      	ldr	r1, [r7, #4]
 801524e:	f7f8 f8a7 	bl	800d3a0 <SecureElementComputeAesCmac>
 8015252:	4603      	mov	r3, r0
 8015254:	2b00      	cmp	r3, #0
 8015256:	d001      	beq.n	801525c <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015258:	230e      	movs	r3, #14
 801525a:	e000      	b.n	801525e <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801525c:	2300      	movs	r3, #0
}
 801525e:	4618      	mov	r0, r3
 8015260:	371c      	adds	r7, #28
 8015262:	46bd      	mov	sp, r7
 8015264:	bd90      	pop	{r4, r7, pc}

08015266 <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8015266:	b590      	push	{r4, r7, lr}
 8015268:	b0cd      	sub	sp, #308	@ 0x134
 801526a:	af04      	add	r7, sp, #16
 801526c:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8015270:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8015274:	6020      	str	r0, [r4, #0]
 8015276:	460c      	mov	r4, r1
 8015278:	4610      	mov	r0, r2
 801527a:	4619      	mov	r1, r3
 801527c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015280:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015284:	4622      	mov	r2, r4
 8015286:	801a      	strh	r2, [r3, #0]
 8015288:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801528c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8015290:	4602      	mov	r2, r0
 8015292:	701a      	strb	r2, [r3, #0]
 8015294:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015298:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 801529c:	460a      	mov	r2, r1
 801529e:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80152a0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80152a4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80152a8:	681b      	ldr	r3, [r3, #0]
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d101      	bne.n	80152b2 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80152ae:	2309      	movs	r3, #9
 80152b0:	e063      	b.n	801537a <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80152b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80152b6:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80152ba:	881b      	ldrh	r3, [r3, #0]
 80152bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80152c0:	d901      	bls.n	80152c6 <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80152c2:	230d      	movs	r3, #13
 80152c4:	e059      	b.n	801537a <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80152c6:	f107 030c 	add.w	r3, r7, #12
 80152ca:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80152ce:	2100      	movs	r1, #0
 80152d0:	4618      	mov	r0, r3
 80152d2:	f003 fbcf 	bl	8018a74 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80152d6:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 80152da:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80152de:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80152e2:	781a      	ldrb	r2, [r3, #0]
 80152e4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80152e8:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80152ec:	7819      	ldrb	r1, [r3, #0]
 80152ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80152f2:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80152f6:	8818      	ldrh	r0, [r3, #0]
 80152f8:	f107 030c 	add.w	r3, r7, #12
 80152fc:	9302      	str	r3, [sp, #8]
 80152fe:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8015302:	9301      	str	r3, [sp, #4]
 8015304:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015308:	9300      	str	r3, [sp, #0]
 801530a:	4623      	mov	r3, r4
 801530c:	f7ff ff05 	bl	801511a <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8015310:	f107 030c 	add.w	r3, r7, #12
 8015314:	3310      	adds	r3, #16
 8015316:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 801531a:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 801531e:	8812      	ldrh	r2, [r2, #0]
 8015320:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8015324:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8015328:	6809      	ldr	r1, [r1, #0]
 801532a:	4618      	mov	r0, r3
 801532c:	f003 fb67 	bl	80189fe <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015330:	2306      	movs	r3, #6
 8015332:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8015336:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801533a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801533e:	881b      	ldrh	r3, [r3, #0]
 8015340:	3310      	adds	r3, #16
 8015342:	4619      	mov	r1, r3
 8015344:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015348:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 801534c:	781b      	ldrb	r3, [r3, #0]
 801534e:	f107 000c 	add.w	r0, r7, #12
 8015352:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8015356:	f7f8 f83d 	bl	800d3d4 <SecureElementVerifyAesCmac>
 801535a:	4603      	mov	r3, r0
 801535c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8015360:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015364:	2b00      	cmp	r3, #0
 8015366:	d101      	bne.n	801536c <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8015368:	2300      	movs	r3, #0
 801536a:	e006      	b.n	801537a <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 801536c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015370:	2b01      	cmp	r3, #1
 8015372:	d101      	bne.n	8015378 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8015374:	2301      	movs	r3, #1
 8015376:	e000      	b.n	801537a <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015378:	230e      	movs	r3, #14
}
 801537a:	4618      	mov	r0, r3
 801537c:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8015380:	46bd      	mov	sp, r7
 8015382:	bd90      	pop	{r4, r7, pc}

08015384 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8015384:	b480      	push	{r7}
 8015386:	b085      	sub	sp, #20
 8015388:	af00      	add	r7, sp, #0
 801538a:	4603      	mov	r3, r0
 801538c:	6039      	str	r1, [r7, #0]
 801538e:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8015390:	2300      	movs	r3, #0
 8015392:	73fb      	strb	r3, [r7, #15]
 8015394:	e011      	b.n	80153ba <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8015396:	7bfb      	ldrb	r3, [r7, #15]
 8015398:	4a0c      	ldr	r2, [pc, #48]	@ (80153cc <GetKeyAddrItem+0x48>)
 801539a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 801539e:	79fa      	ldrb	r2, [r7, #7]
 80153a0:	429a      	cmp	r2, r3
 80153a2:	d107      	bne.n	80153b4 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80153a4:	7bfb      	ldrb	r3, [r7, #15]
 80153a6:	009b      	lsls	r3, r3, #2
 80153a8:	4a08      	ldr	r2, [pc, #32]	@ (80153cc <GetKeyAddrItem+0x48>)
 80153aa:	441a      	add	r2, r3
 80153ac:	683b      	ldr	r3, [r7, #0]
 80153ae:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80153b0:	2300      	movs	r3, #0
 80153b2:	e006      	b.n	80153c2 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80153b4:	7bfb      	ldrb	r3, [r7, #15]
 80153b6:	3301      	adds	r3, #1
 80153b8:	73fb      	strb	r3, [r7, #15]
 80153ba:	7bfb      	ldrb	r3, [r7, #15]
 80153bc:	2b01      	cmp	r3, #1
 80153be:	d9ea      	bls.n	8015396 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80153c0:	230b      	movs	r3, #11
}
 80153c2:	4618      	mov	r0, r3
 80153c4:	3714      	adds	r7, #20
 80153c6:	46bd      	mov	sp, r7
 80153c8:	bc80      	pop	{r7}
 80153ca:	4770      	bx	lr
 80153cc:	20000124 	.word	0x20000124

080153d0 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80153d0:	b580      	push	{r7, lr}
 80153d2:	b088      	sub	sp, #32
 80153d4:	af00      	add	r7, sp, #0
 80153d6:	60b9      	str	r1, [r7, #8]
 80153d8:	607a      	str	r2, [r7, #4]
 80153da:	461a      	mov	r2, r3
 80153dc:	4603      	mov	r3, r0
 80153de:	73fb      	strb	r3, [r7, #15]
 80153e0:	4613      	mov	r3, r2
 80153e2:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 80153e4:	f107 0310 	add.w	r3, r7, #16
 80153e8:	2200      	movs	r2, #0
 80153ea:	601a      	str	r2, [r3, #0]
 80153ec:	605a      	str	r2, [r3, #4]
 80153ee:	609a      	str	r2, [r3, #8]
 80153f0:	60da      	str	r2, [r3, #12]

    switch( keyID )
 80153f2:	7bfb      	ldrb	r3, [r7, #15]
 80153f4:	2b08      	cmp	r3, #8
 80153f6:	d002      	beq.n	80153fe <DeriveSessionKey10x+0x2e>
 80153f8:	2b09      	cmp	r3, #9
 80153fa:	d003      	beq.n	8015404 <DeriveSessionKey10x+0x34>
 80153fc:	e005      	b.n	801540a <DeriveSessionKey10x+0x3a>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 80153fe:	2301      	movs	r3, #1
 8015400:	743b      	strb	r3, [r7, #16]
            break;
 8015402:	e004      	b.n	801540e <DeriveSessionKey10x+0x3e>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8015404:	2302      	movs	r3, #2
 8015406:	743b      	strb	r3, [r7, #16]
            break;
 8015408:	e001      	b.n	801540e <DeriveSessionKey10x+0x3e>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801540a:	230a      	movs	r3, #10
 801540c:	e02a      	b.n	8015464 <DeriveSessionKey10x+0x94>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 801540e:	68bb      	ldr	r3, [r7, #8]
 8015410:	b2db      	uxtb	r3, r3
 8015412:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8015414:	68bb      	ldr	r3, [r7, #8]
 8015416:	0a1b      	lsrs	r3, r3, #8
 8015418:	b2db      	uxtb	r3, r3
 801541a:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 801541c:	68bb      	ldr	r3, [r7, #8]
 801541e:	0c1b      	lsrs	r3, r3, #16
 8015420:	b2db      	uxtb	r3, r3
 8015422:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	b2db      	uxtb	r3, r3
 8015428:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	0a1b      	lsrs	r3, r3, #8
 801542e:	b2db      	uxtb	r3, r3
 8015430:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	0c1b      	lsrs	r3, r3, #16
 8015436:	b2db      	uxtb	r3, r3
 8015438:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 801543a:	89bb      	ldrh	r3, [r7, #12]
 801543c:	b2db      	uxtb	r3, r3
 801543e:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8015440:	89bb      	ldrh	r3, [r7, #12]
 8015442:	0a1b      	lsrs	r3, r3, #8
 8015444:	b29b      	uxth	r3, r3
 8015446:	b2db      	uxtb	r3, r3
 8015448:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 801544a:	7bfa      	ldrb	r2, [r7, #15]
 801544c:	f107 0310 	add.w	r3, r7, #16
 8015450:	2101      	movs	r1, #1
 8015452:	4618      	mov	r0, r3
 8015454:	f7f8 f86a 	bl	800d52c <SecureElementDeriveAndStoreKey>
 8015458:	4603      	mov	r3, r0
 801545a:	2b00      	cmp	r3, #0
 801545c:	d001      	beq.n	8015462 <DeriveSessionKey10x+0x92>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801545e:	230e      	movs	r3, #14
 8015460:	e000      	b.n	8015464 <DeriveSessionKey10x+0x94>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015462:	2300      	movs	r3, #0
}
 8015464:	4618      	mov	r0, r3
 8015466:	3720      	adds	r7, #32
 8015468:	46bd      	mov	sp, r7
 801546a:	bd80      	pop	{r7, pc}

0801546c <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 801546c:	b480      	push	{r7}
 801546e:	b083      	sub	sp, #12
 8015470:	af00      	add	r7, sp, #0
 8015472:	4603      	mov	r3, r0
 8015474:	6039      	str	r1, [r7, #0]
 8015476:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8015478:	683b      	ldr	r3, [r7, #0]
 801547a:	2b00      	cmp	r3, #0
 801547c:	d101      	bne.n	8015482 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801547e:	2309      	movs	r3, #9
 8015480:	e029      	b.n	80154d6 <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 8015482:	79fb      	ldrb	r3, [r7, #7]
 8015484:	3b01      	subs	r3, #1
 8015486:	2b03      	cmp	r3, #3
 8015488:	d822      	bhi.n	80154d0 <GetLastFcntDown+0x64>
 801548a:	a201      	add	r2, pc, #4	@ (adr r2, 8015490 <GetLastFcntDown+0x24>)
 801548c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015490:	080154a1 	.word	0x080154a1
 8015494:	080154ad 	.word	0x080154ad
 8015498:	080154b9 	.word	0x080154b9
 801549c:	080154c5 	.word	0x080154c5
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 80154a0:	4b0f      	ldr	r3, [pc, #60]	@ (80154e0 <GetLastFcntDown+0x74>)
 80154a2:	681b      	ldr	r3, [r3, #0]
 80154a4:	691a      	ldr	r2, [r3, #16]
 80154a6:	683b      	ldr	r3, [r7, #0]
 80154a8:	601a      	str	r2, [r3, #0]
            break;
 80154aa:	e013      	b.n	80154d4 <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80154ac:	4b0c      	ldr	r3, [pc, #48]	@ (80154e0 <GetLastFcntDown+0x74>)
 80154ae:	681b      	ldr	r3, [r3, #0]
 80154b0:	695a      	ldr	r2, [r3, #20]
 80154b2:	683b      	ldr	r3, [r7, #0]
 80154b4:	601a      	str	r2, [r3, #0]
            break;
 80154b6:	e00d      	b.n	80154d4 <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 80154b8:	4b09      	ldr	r3, [pc, #36]	@ (80154e0 <GetLastFcntDown+0x74>)
 80154ba:	681b      	ldr	r3, [r3, #0]
 80154bc:	699a      	ldr	r2, [r3, #24]
 80154be:	683b      	ldr	r3, [r7, #0]
 80154c0:	601a      	str	r2, [r3, #0]
            break;
 80154c2:	e007      	b.n	80154d4 <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 80154c4:	4b06      	ldr	r3, [pc, #24]	@ (80154e0 <GetLastFcntDown+0x74>)
 80154c6:	681b      	ldr	r3, [r3, #0]
 80154c8:	69da      	ldr	r2, [r3, #28]
 80154ca:	683b      	ldr	r3, [r7, #0]
 80154cc:	601a      	str	r2, [r3, #0]
            break;
 80154ce:	e001      	b.n	80154d4 <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80154d0:	2305      	movs	r3, #5
 80154d2:	e000      	b.n	80154d6 <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80154d4:	2300      	movs	r3, #0
}
 80154d6:	4618      	mov	r0, r3
 80154d8:	370c      	adds	r7, #12
 80154da:	46bd      	mov	sp, r7
 80154dc:	bc80      	pop	{r7}
 80154de:	4770      	bx	lr
 80154e0:	20001f98 	.word	0x20001f98

080154e4 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80154e4:	b580      	push	{r7, lr}
 80154e6:	b084      	sub	sp, #16
 80154e8:	af00      	add	r7, sp, #0
 80154ea:	4603      	mov	r3, r0
 80154ec:	6039      	str	r1, [r7, #0]
 80154ee:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 80154f0:	2300      	movs	r3, #0
 80154f2:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 80154f4:	f107 020c 	add.w	r2, r7, #12
 80154f8:	79fb      	ldrb	r3, [r7, #7]
 80154fa:	4611      	mov	r1, r2
 80154fc:	4618      	mov	r0, r3
 80154fe:	f7ff ffb5 	bl	801546c <GetLastFcntDown>
 8015502:	4603      	mov	r3, r0
 8015504:	2b00      	cmp	r3, #0
 8015506:	d001      	beq.n	801550c <CheckFCntDown+0x28>
    {
        return false;
 8015508:	2300      	movs	r3, #0
 801550a:	e00a      	b.n	8015522 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	683a      	ldr	r2, [r7, #0]
 8015510:	429a      	cmp	r2, r3
 8015512:	d803      	bhi.n	801551c <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 8015514:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8015516:	f1b3 3fff 	cmp.w	r3, #4294967295
 801551a:	d101      	bne.n	8015520 <CheckFCntDown+0x3c>
    {
        return true;
 801551c:	2301      	movs	r3, #1
 801551e:	e000      	b.n	8015522 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8015520:	2300      	movs	r3, #0
    }
}
 8015522:	4618      	mov	r0, r3
 8015524:	3710      	adds	r7, #16
 8015526:	46bd      	mov	sp, r7
 8015528:	bd80      	pop	{r7, pc}
	...

0801552c <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801552c:	b480      	push	{r7}
 801552e:	b083      	sub	sp, #12
 8015530:	af00      	add	r7, sp, #0
 8015532:	4603      	mov	r3, r0
 8015534:	6039      	str	r1, [r7, #0]
 8015536:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8015538:	79fb      	ldrb	r3, [r7, #7]
 801553a:	3b01      	subs	r3, #1
 801553c:	2b03      	cmp	r3, #3
 801553e:	d82b      	bhi.n	8015598 <UpdateFCntDown+0x6c>
 8015540:	a201      	add	r2, pc, #4	@ (adr r2, 8015548 <UpdateFCntDown+0x1c>)
 8015542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015546:	bf00      	nop
 8015548:	08015559 	.word	0x08015559
 801554c:	0801556b 	.word	0x0801556b
 8015550:	0801557d 	.word	0x0801557d
 8015554:	0801558f 	.word	0x0801558f
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8015558:	4b12      	ldr	r3, [pc, #72]	@ (80155a4 <UpdateFCntDown+0x78>)
 801555a:	681b      	ldr	r3, [r3, #0]
 801555c:	683a      	ldr	r2, [r7, #0]
 801555e:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8015560:	4b10      	ldr	r3, [pc, #64]	@ (80155a4 <UpdateFCntDown+0x78>)
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	683a      	ldr	r2, [r7, #0]
 8015566:	621a      	str	r2, [r3, #32]
            break;
 8015568:	e017      	b.n	801559a <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 801556a:	4b0e      	ldr	r3, [pc, #56]	@ (80155a4 <UpdateFCntDown+0x78>)
 801556c:	681b      	ldr	r3, [r3, #0]
 801556e:	683a      	ldr	r2, [r7, #0]
 8015570:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 8015572:	4b0c      	ldr	r3, [pc, #48]	@ (80155a4 <UpdateFCntDown+0x78>)
 8015574:	681b      	ldr	r3, [r3, #0]
 8015576:	683a      	ldr	r2, [r7, #0]
 8015578:	621a      	str	r2, [r3, #32]
            break;
 801557a:	e00e      	b.n	801559a <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 801557c:	4b09      	ldr	r3, [pc, #36]	@ (80155a4 <UpdateFCntDown+0x78>)
 801557e:	681b      	ldr	r3, [r3, #0]
 8015580:	683a      	ldr	r2, [r7, #0]
 8015582:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 8015584:	4b07      	ldr	r3, [pc, #28]	@ (80155a4 <UpdateFCntDown+0x78>)
 8015586:	681b      	ldr	r3, [r3, #0]
 8015588:	683a      	ldr	r2, [r7, #0]
 801558a:	621a      	str	r2, [r3, #32]
            break;
 801558c:	e005      	b.n	801559a <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 801558e:	4b05      	ldr	r3, [pc, #20]	@ (80155a4 <UpdateFCntDown+0x78>)
 8015590:	681b      	ldr	r3, [r3, #0]
 8015592:	683a      	ldr	r2, [r7, #0]
 8015594:	61da      	str	r2, [r3, #28]
            break;
 8015596:	e000      	b.n	801559a <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8015598:	bf00      	nop
    }
}
 801559a:	bf00      	nop
 801559c:	370c      	adds	r7, #12
 801559e:	46bd      	mov	sp, r7
 80155a0:	bc80      	pop	{r7}
 80155a2:	4770      	bx	lr
 80155a4:	20001f98 	.word	0x20001f98

080155a8 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80155a8:	b480      	push	{r7}
 80155aa:	b083      	sub	sp, #12
 80155ac:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 80155ae:	4b18      	ldr	r3, [pc, #96]	@ (8015610 <ResetFCnts+0x68>)
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	2200      	movs	r2, #0
 80155b4:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80155b6:	4b16      	ldr	r3, [pc, #88]	@ (8015610 <ResetFCnts+0x68>)
 80155b8:	681b      	ldr	r3, [r3, #0]
 80155ba:	f04f 32ff 	mov.w	r2, #4294967295
 80155be:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80155c0:	4b13      	ldr	r3, [pc, #76]	@ (8015610 <ResetFCnts+0x68>)
 80155c2:	681b      	ldr	r3, [r3, #0]
 80155c4:	f04f 32ff 	mov.w	r2, #4294967295
 80155c8:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 80155ca:	4b11      	ldr	r3, [pc, #68]	@ (8015610 <ResetFCnts+0x68>)
 80155cc:	681b      	ldr	r3, [r3, #0]
 80155ce:	f04f 32ff 	mov.w	r2, #4294967295
 80155d2:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80155d4:	4b0e      	ldr	r3, [pc, #56]	@ (8015610 <ResetFCnts+0x68>)
 80155d6:	681a      	ldr	r2, [r3, #0]
 80155d8:	4b0d      	ldr	r3, [pc, #52]	@ (8015610 <ResetFCnts+0x68>)
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	6992      	ldr	r2, [r2, #24]
 80155de:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80155e0:	2300      	movs	r3, #0
 80155e2:	607b      	str	r3, [r7, #4]
 80155e4:	e00b      	b.n	80155fe <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 80155e6:	4b0a      	ldr	r3, [pc, #40]	@ (8015610 <ResetFCnts+0x68>)
 80155e8:	681a      	ldr	r2, [r3, #0]
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	3306      	adds	r3, #6
 80155ee:	009b      	lsls	r3, r3, #2
 80155f0:	4413      	add	r3, r2
 80155f2:	f04f 32ff 	mov.w	r2, #4294967295
 80155f6:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	3301      	adds	r3, #1
 80155fc:	607b      	str	r3, [r7, #4]
 80155fe:	687b      	ldr	r3, [r7, #4]
 8015600:	2b00      	cmp	r3, #0
 8015602:	ddf0      	ble.n	80155e6 <ResetFCnts+0x3e>
    }
}
 8015604:	bf00      	nop
 8015606:	bf00      	nop
 8015608:	370c      	adds	r7, #12
 801560a:	46bd      	mov	sp, r7
 801560c:	bc80      	pop	{r7}
 801560e:	4770      	bx	lr
 8015610:	20001f98 	.word	0x20001f98

08015614 <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 8015614:	b480      	push	{r7}
 8015616:	b083      	sub	sp, #12
 8015618:	af00      	add	r7, sp, #0
 801561a:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 801561c:	4b06      	ldr	r3, [pc, #24]	@ (8015638 <IsJoinNonce10xOk+0x24>)
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	689b      	ldr	r3, [r3, #8]
 8015622:	687a      	ldr	r2, [r7, #4]
 8015624:	429a      	cmp	r2, r3
 8015626:	bf8c      	ite	hi
 8015628:	2301      	movhi	r3, #1
 801562a:	2300      	movls	r3, #0
 801562c:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 801562e:	4618      	mov	r0, r3
 8015630:	370c      	adds	r7, #12
 8015632:	46bd      	mov	sp, r7
 8015634:	bc80      	pop	{r7}
 8015636:	4770      	bx	lr
 8015638:	20001f98 	.word	0x20001f98

0801563c <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 801563c:	b580      	push	{r7, lr}
 801563e:	b082      	sub	sp, #8
 8015640:	af00      	add	r7, sp, #0
 8015642:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8015644:	687b      	ldr	r3, [r7, #4]
 8015646:	2b00      	cmp	r3, #0
 8015648:	d101      	bne.n	801564e <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 801564a:	2308      	movs	r3, #8
 801564c:	e01c      	b.n	8015688 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 801564e:	4a10      	ldr	r2, [pc, #64]	@ (8015690 <LoRaMacCryptoInit+0x54>)
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8015654:	4b0e      	ldr	r3, [pc, #56]	@ (8015690 <LoRaMacCryptoInit+0x54>)
 8015656:	681b      	ldr	r3, [r3, #0]
 8015658:	2228      	movs	r2, #40	@ 0x28
 801565a:	2100      	movs	r1, #0
 801565c:	4618      	mov	r0, r3
 801565e:	f003 fa09 	bl	8018a74 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8015662:	4b0b      	ldr	r3, [pc, #44]	@ (8015690 <LoRaMacCryptoInit+0x54>)
 8015664:	681b      	ldr	r3, [r3, #0]
 8015666:	2201      	movs	r2, #1
 8015668:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 801566a:	4b09      	ldr	r3, [pc, #36]	@ (8015690 <LoRaMacCryptoInit+0x54>)
 801566c:	681b      	ldr	r3, [r3, #0]
 801566e:	2201      	movs	r2, #1
 8015670:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8015672:	4b07      	ldr	r3, [pc, #28]	@ (8015690 <LoRaMacCryptoInit+0x54>)
 8015674:	681b      	ldr	r3, [r3, #0]
 8015676:	2201      	movs	r2, #1
 8015678:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 801567a:	4b05      	ldr	r3, [pc, #20]	@ (8015690 <LoRaMacCryptoInit+0x54>)
 801567c:	681b      	ldr	r3, [r3, #0]
 801567e:	2200      	movs	r2, #0
 8015680:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8015682:	f7ff ff91 	bl	80155a8 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8015686:	2300      	movs	r3, #0
}
 8015688:	4618      	mov	r0, r3
 801568a:	3708      	adds	r7, #8
 801568c:	46bd      	mov	sp, r7
 801568e:	bd80      	pop	{r7, pc}
 8015690:	20001f98 	.word	0x20001f98

08015694 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8015694:	b480      	push	{r7}
 8015696:	b083      	sub	sp, #12
 8015698:	af00      	add	r7, sp, #0
 801569a:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 801569c:	4b04      	ldr	r3, [pc, #16]	@ (80156b0 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 801569e:	681b      	ldr	r3, [r3, #0]
 80156a0:	687a      	ldr	r2, [r7, #4]
 80156a2:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 80156a4:	2300      	movs	r3, #0
}
 80156a6:	4618      	mov	r0, r3
 80156a8:	370c      	adds	r7, #12
 80156aa:	46bd      	mov	sp, r7
 80156ac:	bc80      	pop	{r7}
 80156ae:	4770      	bx	lr
 80156b0:	20001f98 	.word	0x20001f98

080156b4 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 80156b4:	b480      	push	{r7}
 80156b6:	b083      	sub	sp, #12
 80156b8:	af00      	add	r7, sp, #0
 80156ba:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d101      	bne.n	80156c6 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80156c2:	2309      	movs	r3, #9
 80156c4:	e006      	b.n	80156d4 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 80156c6:	4b06      	ldr	r3, [pc, #24]	@ (80156e0 <LoRaMacCryptoGetFCntUp+0x2c>)
 80156c8:	681b      	ldr	r3, [r3, #0]
 80156ca:	68db      	ldr	r3, [r3, #12]
 80156cc:	1c5a      	adds	r2, r3, #1
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80156d2:	2300      	movs	r3, #0
}
 80156d4:	4618      	mov	r0, r3
 80156d6:	370c      	adds	r7, #12
 80156d8:	46bd      	mov	sp, r7
 80156da:	bc80      	pop	{r7}
 80156dc:	4770      	bx	lr
 80156de:	bf00      	nop
 80156e0:	20001f98 	.word	0x20001f98

080156e4 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 80156e4:	b580      	push	{r7, lr}
 80156e6:	b088      	sub	sp, #32
 80156e8:	af00      	add	r7, sp, #0
 80156ea:	4603      	mov	r3, r0
 80156ec:	60b9      	str	r1, [r7, #8]
 80156ee:	607a      	str	r2, [r7, #4]
 80156f0:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 80156f2:	2300      	movs	r3, #0
 80156f4:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 80156f6:	2300      	movs	r3, #0
 80156f8:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 80156fa:	2312      	movs	r3, #18
 80156fc:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 80156fe:	687b      	ldr	r3, [r7, #4]
 8015700:	2b00      	cmp	r3, #0
 8015702:	d101      	bne.n	8015708 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015704:	2309      	movs	r3, #9
 8015706:	e035      	b.n	8015774 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8015708:	f107 0214 	add.w	r2, r7, #20
 801570c:	7bfb      	ldrb	r3, [r7, #15]
 801570e:	4611      	mov	r1, r2
 8015710:	4618      	mov	r0, r3
 8015712:	f7ff feab 	bl	801546c <GetLastFcntDown>
 8015716:	4603      	mov	r3, r0
 8015718:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801571a:	7efb      	ldrb	r3, [r7, #27]
 801571c:	2b00      	cmp	r3, #0
 801571e:	d001      	beq.n	8015724 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8015720:	7efb      	ldrb	r3, [r7, #27]
 8015722:	e027      	b.n	8015774 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 8015724:	697b      	ldr	r3, [r7, #20]
 8015726:	f1b3 3fff 	cmp.w	r3, #4294967295
 801572a:	d103      	bne.n	8015734 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	68ba      	ldr	r2, [r7, #8]
 8015730:	601a      	str	r2, [r3, #0]
 8015732:	e01e      	b.n	8015772 <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8015734:	697b      	ldr	r3, [r7, #20]
 8015736:	b29b      	uxth	r3, r3
 8015738:	68ba      	ldr	r2, [r7, #8]
 801573a:	1ad3      	subs	r3, r2, r3
 801573c:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 801573e:	69fb      	ldr	r3, [r7, #28]
 8015740:	2b00      	cmp	r3, #0
 8015742:	dd05      	ble.n	8015750 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8015744:	697a      	ldr	r2, [r7, #20]
 8015746:	69fb      	ldr	r3, [r7, #28]
 8015748:	441a      	add	r2, r3
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	601a      	str	r2, [r3, #0]
 801574e:	e010      	b.n	8015772 <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8015750:	69fb      	ldr	r3, [r7, #28]
 8015752:	2b00      	cmp	r3, #0
 8015754:	d104      	bne.n	8015760 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8015756:	697a      	ldr	r2, [r7, #20]
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 801575c:	2307      	movs	r3, #7
 801575e:	e009      	b.n	8015774 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8015760:	697b      	ldr	r3, [r7, #20]
 8015762:	0c1b      	lsrs	r3, r3, #16
 8015764:	041b      	lsls	r3, r3, #16
 8015766:	68ba      	ldr	r2, [r7, #8]
 8015768:	4413      	add	r3, r2
 801576a:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015772:	2300      	movs	r3, #0
}
 8015774:	4618      	mov	r0, r3
 8015776:	3720      	adds	r7, #32
 8015778:	46bd      	mov	sp, r7
 801577a:	bd80      	pop	{r7, pc}

0801577c <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 801577c:	b480      	push	{r7}
 801577e:	b085      	sub	sp, #20
 8015780:	af00      	add	r7, sp, #0
 8015782:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	2b00      	cmp	r3, #0
 8015788:	d101      	bne.n	801578e <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801578a:	2309      	movs	r3, #9
 801578c:	e019      	b.n	80157c2 <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801578e:	2300      	movs	r3, #0
 8015790:	60fb      	str	r3, [r7, #12]
 8015792:	e012      	b.n	80157ba <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8015794:	4b0d      	ldr	r3, [pc, #52]	@ (80157cc <LoRaMacCryptoSetMulticastReference+0x50>)
 8015796:	6819      	ldr	r1, [r3, #0]
 8015798:	68fa      	ldr	r2, [r7, #12]
 801579a:	4613      	mov	r3, r2
 801579c:	005b      	lsls	r3, r3, #1
 801579e:	4413      	add	r3, r2
 80157a0:	011b      	lsls	r3, r3, #4
 80157a2:	461a      	mov	r2, r3
 80157a4:	687b      	ldr	r3, [r7, #4]
 80157a6:	4413      	add	r3, r2
 80157a8:	68fa      	ldr	r2, [r7, #12]
 80157aa:	3206      	adds	r2, #6
 80157ac:	0092      	lsls	r2, r2, #2
 80157ae:	440a      	add	r2, r1
 80157b0:	3204      	adds	r2, #4
 80157b2:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	3301      	adds	r3, #1
 80157b8:	60fb      	str	r3, [r7, #12]
 80157ba:	68fb      	ldr	r3, [r7, #12]
 80157bc:	2b00      	cmp	r3, #0
 80157be:	dde9      	ble.n	8015794 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80157c0:	2300      	movs	r3, #0
}
 80157c2:	4618      	mov	r0, r3
 80157c4:	3714      	adds	r7, #20
 80157c6:	46bd      	mov	sp, r7
 80157c8:	bc80      	pop	{r7}
 80157ca:	4770      	bx	lr
 80157cc:	20001f98 	.word	0x20001f98

080157d0 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 80157d0:	b580      	push	{r7, lr}
 80157d2:	b082      	sub	sp, #8
 80157d4:	af00      	add	r7, sp, #0
 80157d6:	4603      	mov	r3, r0
 80157d8:	6039      	str	r1, [r7, #0]
 80157da:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 80157dc:	79fb      	ldrb	r3, [r7, #7]
 80157de:	6839      	ldr	r1, [r7, #0]
 80157e0:	4618      	mov	r0, r3
 80157e2:	f7f7 fd7f 	bl	800d2e4 <SecureElementSetKey>
 80157e6:	4603      	mov	r3, r0
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d001      	beq.n	80157f0 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80157ec:	230e      	movs	r3, #14
 80157ee:	e021      	b.n	8015834 <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 80157f0:	79fb      	ldrb	r3, [r7, #7]
 80157f2:	2b00      	cmp	r3, #0
 80157f4:	d11d      	bne.n	8015832 <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80157f6:	4b11      	ldr	r3, [pc, #68]	@ (801583c <LoRaMacCryptoSetKey+0x6c>)
 80157f8:	681b      	ldr	r3, [r3, #0]
 80157fa:	789b      	ldrb	r3, [r3, #2]
 80157fc:	210b      	movs	r1, #11
 80157fe:	4618      	mov	r0, r3
 8015800:	f000 fa54 	bl	8015cac <LoRaMacCryptoDeriveLifeTimeKey>
 8015804:	4603      	mov	r3, r0
 8015806:	2b00      	cmp	r3, #0
 8015808:	d001      	beq.n	801580e <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801580a:	230e      	movs	r3, #14
 801580c:	e012      	b.n	8015834 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801580e:	210c      	movs	r1, #12
 8015810:	2000      	movs	r0, #0
 8015812:	f000 fa4b 	bl	8015cac <LoRaMacCryptoDeriveLifeTimeKey>
 8015816:	4603      	mov	r3, r0
 8015818:	2b00      	cmp	r3, #0
 801581a:	d001      	beq.n	8015820 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801581c:	230e      	movs	r3, #14
 801581e:	e009      	b.n	8015834 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8015820:	210a      	movs	r1, #10
 8015822:	2000      	movs	r0, #0
 8015824:	f000 fa42 	bl	8015cac <LoRaMacCryptoDeriveLifeTimeKey>
 8015828:	4603      	mov	r3, r0
 801582a:	2b00      	cmp	r3, #0
 801582c:	d001      	beq.n	8015832 <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801582e:	230e      	movs	r3, #14
 8015830:	e000      	b.n	8015834 <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015832:	2300      	movs	r3, #0
}
 8015834:	4618      	mov	r0, r3
 8015836:	3708      	adds	r7, #8
 8015838:	46bd      	mov	sp, r7
 801583a:	bd80      	pop	{r7, pc}
 801583c:	20001f98 	.word	0x20001f98

08015840 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8015840:	b580      	push	{r7, lr}
 8015842:	b086      	sub	sp, #24
 8015844:	af02      	add	r7, sp, #8
 8015846:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	2b00      	cmp	r3, #0
 801584c:	d101      	bne.n	8015852 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801584e:	2309      	movs	r3, #9
 8015850:	e02d      	b.n	80158ae <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8015852:	2301      	movs	r3, #1
 8015854:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8015856:	4b18      	ldr	r3, [pc, #96]	@ (80158b8 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8015858:	681b      	ldr	r3, [r3, #0]
 801585a:	889a      	ldrh	r2, [r3, #4]
 801585c:	3201      	adds	r2, #1
 801585e:	b292      	uxth	r2, r2
 8015860:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8015862:	4b15      	ldr	r3, [pc, #84]	@ (80158b8 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8015864:	681b      	ldr	r3, [r3, #0]
 8015866:	889a      	ldrh	r2, [r3, #4]
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801586c:	6878      	ldr	r0, [r7, #4]
 801586e:	f000 fc14 	bl	801609a <LoRaMacSerializerJoinRequest>
 8015872:	4603      	mov	r3, r0
 8015874:	2b00      	cmp	r3, #0
 8015876:	d001      	beq.n	801587c <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015878:	2310      	movs	r3, #16
 801587a:	e018      	b.n	80158ae <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	6819      	ldr	r1, [r3, #0]
 8015880:	687b      	ldr	r3, [r7, #4]
 8015882:	3318      	adds	r3, #24
 8015884:	7bfa      	ldrb	r2, [r7, #15]
 8015886:	9300      	str	r3, [sp, #0]
 8015888:	4613      	mov	r3, r2
 801588a:	2213      	movs	r2, #19
 801588c:	2000      	movs	r0, #0
 801588e:	f7f7 fd87 	bl	800d3a0 <SecureElementComputeAesCmac>
 8015892:	4603      	mov	r3, r0
 8015894:	2b00      	cmp	r3, #0
 8015896:	d001      	beq.n	801589c <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015898:	230e      	movs	r3, #14
 801589a:	e008      	b.n	80158ae <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801589c:	6878      	ldr	r0, [r7, #4]
 801589e:	f000 fbfc 	bl	801609a <LoRaMacSerializerJoinRequest>
 80158a2:	4603      	mov	r3, r0
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	d001      	beq.n	80158ac <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80158a8:	2310      	movs	r3, #16
 80158aa:	e000      	b.n	80158ae <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80158ac:	2300      	movs	r3, #0
}
 80158ae:	4618      	mov	r0, r3
 80158b0:	3710      	adds	r7, #16
 80158b2:	46bd      	mov	sp, r7
 80158b4:	bd80      	pop	{r7, pc}
 80158b6:	bf00      	nop
 80158b8:	20001f98 	.word	0x20001f98

080158bc <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 80158bc:	b590      	push	{r4, r7, lr}
 80158be:	b097      	sub	sp, #92	@ 0x5c
 80158c0:	af04      	add	r7, sp, #16
 80158c2:	4603      	mov	r3, r0
 80158c4:	60b9      	str	r1, [r7, #8]
 80158c6:	607a      	str	r2, [r7, #4]
 80158c8:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d002      	beq.n	80158d6 <LoRaMacCryptoHandleJoinAccept+0x1a>
 80158d0:	68bb      	ldr	r3, [r7, #8]
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d101      	bne.n	80158da <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80158d6:	2309      	movs	r3, #9
 80158d8:	e0d1      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80158da:	2312      	movs	r3, #18
 80158dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 80158e0:	f107 0314 	add.w	r3, r7, #20
 80158e4:	2221      	movs	r2, #33	@ 0x21
 80158e6:	2100      	movs	r1, #0
 80158e8:	4618      	mov	r0, r3
 80158ea:	f008 fdee 	bl	801e4ca <memset>
    uint8_t versionMinor         = 0;
 80158ee:	2300      	movs	r3, #0
 80158f0:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 80158f2:	4b65      	ldr	r3, [pc, #404]	@ (8015a88 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	889b      	ldrh	r3, [r3, #4]
 80158f8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	681c      	ldr	r4, [r3, #0]
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	791b      	ldrb	r3, [r3, #4]
 8015904:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8015908:	7bf8      	ldrb	r0, [r7, #15]
 801590a:	f107 0213 	add.w	r2, r7, #19
 801590e:	9202      	str	r2, [sp, #8]
 8015910:	f107 0214 	add.w	r2, r7, #20
 8015914:	9201      	str	r2, [sp, #4]
 8015916:	9300      	str	r3, [sp, #0]
 8015918:	4623      	mov	r3, r4
 801591a:	460a      	mov	r2, r1
 801591c:	68b9      	ldr	r1, [r7, #8]
 801591e:	f7f7 fe44 	bl	800d5aa <SecureElementProcessJoinAccept>
 8015922:	4603      	mov	r3, r0
 8015924:	2b00      	cmp	r3, #0
 8015926:	d001      	beq.n	801592c <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015928:	230e      	movs	r3, #14
 801592a:	e0a8      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	6818      	ldr	r0, [r3, #0]
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	791b      	ldrb	r3, [r3, #4]
 8015934:	461a      	mov	r2, r3
 8015936:	f107 0314 	add.w	r3, r7, #20
 801593a:	4619      	mov	r1, r3
 801593c:	f003 f85f 	bl	80189fe <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8015940:	6878      	ldr	r0, [r7, #4]
 8015942:	f000 f9ed 	bl	8015d20 <LoRaMacParserJoinAccept>
 8015946:	4603      	mov	r3, r0
 8015948:	2b00      	cmp	r3, #0
 801594a:	d001      	beq.n	8015950 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 801594c:	230f      	movs	r3, #15
 801594e:	e096      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 8015950:	2300      	movs	r3, #0
 8015952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	799b      	ldrb	r3, [r3, #6]
 801595a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	79db      	ldrb	r3, [r3, #7]
 8015960:	021b      	lsls	r3, r3, #8
 8015962:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015964:	4313      	orrs	r3, r2
 8015966:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8015968:	687b      	ldr	r3, [r7, #4]
 801596a:	7a1b      	ldrb	r3, [r3, #8]
 801596c:	041b      	lsls	r3, r3, #16
 801596e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015970:	4313      	orrs	r3, r2
 8015972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 8015974:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8015976:	f7ff fe4d 	bl	8015614 <IsJoinNonce10xOk>
 801597a:	4603      	mov	r3, r0
 801597c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 8015980:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8015984:	2b00      	cmp	r3, #0
 8015986:	d010      	beq.n	80159aa <LoRaMacCryptoHandleJoinAccept+0xee>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8015988:	4b3f      	ldr	r3, [pc, #252]	@ (8015a88 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 801598a:	681b      	ldr	r3, [r3, #0]
 801598c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801598e:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 8015990:	7cfb      	ldrb	r3, [r7, #19]
 8015992:	210b      	movs	r1, #11
 8015994:	4618      	mov	r0, r3
 8015996:	f000 f989 	bl	8015cac <LoRaMacCryptoDeriveLifeTimeKey>
 801599a:	4603      	mov	r3, r0
 801599c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80159a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d005      	beq.n	80159b4 <LoRaMacCryptoHandleJoinAccept+0xf8>
 80159a8:	e001      	b.n	80159ae <LoRaMacCryptoHandleJoinAccept+0xf2>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 80159aa:	2303      	movs	r3, #3
 80159ac:	e067      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        return retval;
 80159ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80159b2:	e064      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 80159b4:	210c      	movs	r1, #12
 80159b6:	2000      	movs	r0, #0
 80159b8:	f000 f978 	bl	8015cac <LoRaMacCryptoDeriveLifeTimeKey>
 80159bc:	4603      	mov	r3, r0
 80159be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80159c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d002      	beq.n	80159d0 <LoRaMacCryptoHandleJoinAccept+0x114>
    {
        return retval;
 80159ca:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80159ce:	e056      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 80159d0:	210a      	movs	r1, #10
 80159d2:	2000      	movs	r0, #0
 80159d4:	f000 f96a 	bl	8015cac <LoRaMacCryptoDeriveLifeTimeKey>
 80159d8:	4603      	mov	r3, r0
 80159da:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80159de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d002      	beq.n	80159ec <LoRaMacCryptoHandleJoinAccept+0x130>
    {
        return retval;
 80159e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80159ea:	e048      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	7a5b      	ldrb	r3, [r3, #9]
 80159f0:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	7a9b      	ldrb	r3, [r3, #10]
 80159f6:	021b      	lsls	r3, r3, #8
 80159f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80159fa:	4313      	orrs	r3, r2
 80159fc:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	7adb      	ldrb	r3, [r3, #11]
 8015a02:	041b      	lsls	r3, r3, #16
 8015a04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015a06:	4313      	orrs	r3, r2
 8015a08:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8015a0a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015a0e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015a10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015a12:	2009      	movs	r0, #9
 8015a14:	f7ff fcdc 	bl	80153d0 <DeriveSessionKey10x>
 8015a18:	4603      	mov	r3, r0
 8015a1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015a1e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d002      	beq.n	8015a2c <LoRaMacCryptoHandleJoinAccept+0x170>
        {
            return retval;
 8015a26:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a2a:	e028      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8015a2c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015a30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015a32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015a34:	2008      	movs	r0, #8
 8015a36:	f7ff fccb 	bl	80153d0 <DeriveSessionKey10x>
 8015a3a:	4603      	mov	r3, r0
 8015a3c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015a40:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d002      	beq.n	8015a4e <LoRaMacCryptoHandleJoinAccept+0x192>
        {
            return retval;
 8015a48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a4c:	e017      	b.n	8015a7e <LoRaMacCryptoHandleJoinAccept+0x1c2>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8015a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8015a88 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015a50:	681b      	ldr	r3, [r3, #0]
 8015a52:	7cfa      	ldrb	r2, [r7, #19]
 8015a54:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 8015a56:	4b0c      	ldr	r3, [pc, #48]	@ (8015a88 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015a58:	681b      	ldr	r3, [r3, #0]
 8015a5a:	2200      	movs	r2, #0
 8015a5c:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8015a88 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015a60:	681b      	ldr	r3, [r3, #0]
 8015a62:	f04f 32ff 	mov.w	r2, #4294967295
 8015a66:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015a68:	4b07      	ldr	r3, [pc, #28]	@ (8015a88 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8015a70:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015a72:	4b05      	ldr	r3, [pc, #20]	@ (8015a88 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	f04f 32ff 	mov.w	r2, #4294967295
 8015a7a:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8015a7c:	2300      	movs	r3, #0
}
 8015a7e:	4618      	mov	r0, r3
 8015a80:	374c      	adds	r7, #76	@ 0x4c
 8015a82:	46bd      	mov	sp, r7
 8015a84:	bd90      	pop	{r4, r7, pc}
 8015a86:	bf00      	nop
 8015a88:	20001f98 	.word	0x20001f98

08015a8c <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8015a8c:	b590      	push	{r4, r7, lr}
 8015a8e:	b08b      	sub	sp, #44	@ 0x2c
 8015a90:	af04      	add	r7, sp, #16
 8015a92:	60f8      	str	r0, [r7, #12]
 8015a94:	607b      	str	r3, [r7, #4]
 8015a96:	460b      	mov	r3, r1
 8015a98:	72fb      	strb	r3, [r7, #11]
 8015a9a:	4613      	mov	r3, r2
 8015a9c:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015a9e:	2312      	movs	r3, #18
 8015aa0:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8015aa2:	2309      	movs	r3, #9
 8015aa4:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d101      	bne.n	8015ab0 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015aac:	2309      	movs	r3, #9
 8015aae:	e05e      	b.n	8015b6e <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8015ab0:	4b31      	ldr	r3, [pc, #196]	@ (8015b78 <LoRaMacCryptoSecureMessage+0xec>)
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	68db      	ldr	r3, [r3, #12]
 8015ab6:	68fa      	ldr	r2, [r7, #12]
 8015ab8:	429a      	cmp	r2, r3
 8015aba:	d201      	bcs.n	8015ac0 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8015abc:	2306      	movs	r3, #6
 8015abe:	e056      	b.n	8015b6e <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d101      	bne.n	8015ace <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015aca:	2308      	movs	r3, #8
 8015acc:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8015ace:	4b2a      	ldr	r3, [pc, #168]	@ (8015b78 <LoRaMacCryptoSecureMessage+0xec>)
 8015ad0:	681b      	ldr	r3, [r3, #0]
 8015ad2:	68db      	ldr	r3, [r3, #12]
 8015ad4:	68fa      	ldr	r2, [r7, #12]
 8015ad6:	429a      	cmp	r2, r3
 8015ad8:	d916      	bls.n	8015b08 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015ade:	687b      	ldr	r3, [r7, #4]
 8015ae0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015ae4:	b219      	sxth	r1, r3
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	689c      	ldr	r4, [r3, #8]
 8015aea:	7dfa      	ldrb	r2, [r7, #23]
 8015aec:	68fb      	ldr	r3, [r7, #12]
 8015aee:	9301      	str	r3, [sp, #4]
 8015af0:	2300      	movs	r3, #0
 8015af2:	9300      	str	r3, [sp, #0]
 8015af4:	4623      	mov	r3, r4
 8015af6:	f7ff fa79 	bl	8014fec <PayloadEncrypt>
 8015afa:	4603      	mov	r3, r0
 8015afc:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015afe:	7dbb      	ldrb	r3, [r7, #22]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d001      	beq.n	8015b08 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8015b04:	7dbb      	ldrb	r3, [r7, #22]
 8015b06:	e032      	b.n	8015b6e <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015b08:	6878      	ldr	r0, [r7, #4]
 8015b0a:	f000 fb48 	bl	801619e <LoRaMacSerializerData>
 8015b0e:	4603      	mov	r3, r0
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d001      	beq.n	8015b18 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015b14:	2310      	movs	r3, #16
 8015b16:	e02a      	b.n	8015b6e <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015b18:	2308      	movs	r3, #8
 8015b1a:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	6818      	ldr	r0, [r3, #0]
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	791b      	ldrb	r3, [r3, #4]
 8015b24:	3b04      	subs	r3, #4
 8015b26:	b299      	uxth	r1, r3
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	689b      	ldr	r3, [r3, #8]
 8015b2c:	687a      	ldr	r2, [r7, #4]
 8015b2e:	322c      	adds	r2, #44	@ 0x2c
 8015b30:	7dfc      	ldrb	r4, [r7, #23]
 8015b32:	9203      	str	r2, [sp, #12]
 8015b34:	68fa      	ldr	r2, [r7, #12]
 8015b36:	9202      	str	r2, [sp, #8]
 8015b38:	9301      	str	r3, [sp, #4]
 8015b3a:	2300      	movs	r3, #0
 8015b3c:	9300      	str	r3, [sp, #0]
 8015b3e:	2300      	movs	r3, #0
 8015b40:	4622      	mov	r2, r4
 8015b42:	f7ff fb52 	bl	80151ea <ComputeCmacB0>
 8015b46:	4603      	mov	r3, r0
 8015b48:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015b4a:	7dbb      	ldrb	r3, [r7, #22]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d001      	beq.n	8015b54 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 8015b50:	7dbb      	ldrb	r3, [r7, #22]
 8015b52:	e00c      	b.n	8015b6e <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015b54:	6878      	ldr	r0, [r7, #4]
 8015b56:	f000 fb22 	bl	801619e <LoRaMacSerializerData>
 8015b5a:	4603      	mov	r3, r0
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d001      	beq.n	8015b64 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015b60:	2310      	movs	r3, #16
 8015b62:	e004      	b.n	8015b6e <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8015b64:	4b04      	ldr	r3, [pc, #16]	@ (8015b78 <LoRaMacCryptoSecureMessage+0xec>)
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	68fa      	ldr	r2, [r7, #12]
 8015b6a:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8015b6c:	2300      	movs	r3, #0
}
 8015b6e:	4618      	mov	r0, r3
 8015b70:	371c      	adds	r7, #28
 8015b72:	46bd      	mov	sp, r7
 8015b74:	bd90      	pop	{r4, r7, pc}
 8015b76:	bf00      	nop
 8015b78:	20001f98 	.word	0x20001f98

08015b7c <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8015b7c:	b590      	push	{r4, r7, lr}
 8015b7e:	b08b      	sub	sp, #44	@ 0x2c
 8015b80:	af04      	add	r7, sp, #16
 8015b82:	60b9      	str	r1, [r7, #8]
 8015b84:	607b      	str	r3, [r7, #4]
 8015b86:	4603      	mov	r3, r0
 8015b88:	73fb      	strb	r3, [r7, #15]
 8015b8a:	4613      	mov	r3, r2
 8015b8c:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8015b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d101      	bne.n	8015b98 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015b94:	2309      	movs	r3, #9
 8015b96:	e083      	b.n	8015ca0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8015b98:	7bbb      	ldrb	r3, [r7, #14]
 8015b9a:	6879      	ldr	r1, [r7, #4]
 8015b9c:	4618      	mov	r0, r3
 8015b9e:	f7ff fca1 	bl	80154e4 <CheckFCntDown>
 8015ba2:	4603      	mov	r3, r0
 8015ba4:	f083 0301 	eor.w	r3, r3, #1
 8015ba8:	b2db      	uxtb	r3, r3
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	d001      	beq.n	8015bb2 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8015bae:	2306      	movs	r3, #6
 8015bb0:	e076      	b.n	8015ca0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015bb2:	2312      	movs	r3, #18
 8015bb4:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8015bb6:	2309      	movs	r3, #9
 8015bb8:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8015bba:	2308      	movs	r3, #8
 8015bbc:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8015bbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bc0:	f000 f979 	bl	8015eb6 <LoRaMacParserData>
 8015bc4:	4603      	mov	r3, r0
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d001      	beq.n	8015bce <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8015bca:	230f      	movs	r3, #15
 8015bcc:	e068      	b.n	8015ca0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8015bce:	f107 0210 	add.w	r2, r7, #16
 8015bd2:	7bfb      	ldrb	r3, [r7, #15]
 8015bd4:	4611      	mov	r1, r2
 8015bd6:	4618      	mov	r0, r3
 8015bd8:	f7ff fbd4 	bl	8015384 <GetKeyAddrItem>
 8015bdc:	4603      	mov	r3, r0
 8015bde:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015be0:	7d7b      	ldrb	r3, [r7, #21]
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d001      	beq.n	8015bea <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8015be6:	7d7b      	ldrb	r3, [r7, #21]
 8015be8:	e05a      	b.n	8015ca0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8015bea:	693b      	ldr	r3, [r7, #16]
 8015bec:	785b      	ldrb	r3, [r3, #1]
 8015bee:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8015bf0:	693b      	ldr	r3, [r7, #16]
 8015bf2:	789b      	ldrb	r3, [r3, #2]
 8015bf4:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8015bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bf8:	689b      	ldr	r3, [r3, #8]
 8015bfa:	68ba      	ldr	r2, [r7, #8]
 8015bfc:	429a      	cmp	r2, r3
 8015bfe:	d001      	beq.n	8015c04 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8015c00:	2302      	movs	r3, #2
 8015c02:	e04d      	b.n	8015ca0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8015c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c06:	7b1b      	ldrb	r3, [r3, #12]
 8015c08:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8015c0c:	b2db      	uxtb	r3, r3
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	bf14      	ite	ne
 8015c12:	2301      	movne	r3, #1
 8015c14:	2300      	moveq	r3, #0
 8015c16:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8015c18:	4b23      	ldr	r3, [pc, #140]	@ (8015ca8 <LoRaMacCryptoUnsecureMessage+0x12c>)
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	789b      	ldrb	r3, [r3, #2]
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d101      	bne.n	8015c26 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8015c22:	2300      	movs	r3, #0
 8015c24:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8015c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c28:	6818      	ldr	r0, [r3, #0]
 8015c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c2c:	791b      	ldrb	r3, [r3, #4]
 8015c2e:	3b04      	subs	r3, #4
 8015c30:	b299      	uxth	r1, r3
 8015c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c36:	7dbc      	ldrb	r4, [r7, #22]
 8015c38:	7d3a      	ldrb	r2, [r7, #20]
 8015c3a:	9303      	str	r3, [sp, #12]
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	9302      	str	r3, [sp, #8]
 8015c40:	68bb      	ldr	r3, [r7, #8]
 8015c42:	9301      	str	r3, [sp, #4]
 8015c44:	2301      	movs	r3, #1
 8015c46:	9300      	str	r3, [sp, #0]
 8015c48:	4623      	mov	r3, r4
 8015c4a:	f7ff fb0c 	bl	8015266 <VerifyCmacB0>
 8015c4e:	4603      	mov	r3, r0
 8015c50:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015c52:	7d7b      	ldrb	r3, [r7, #21]
 8015c54:	2b00      	cmp	r3, #0
 8015c56:	d001      	beq.n	8015c5c <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 8015c58:	7d7b      	ldrb	r3, [r7, #21]
 8015c5a:	e021      	b.n	8015ca0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8015c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015c62:	2b00      	cmp	r3, #0
 8015c64:	d101      	bne.n	8015c6a <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015c66:	2308      	movs	r3, #8
 8015c68:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8015c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c6c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015c74:	b219      	sxth	r1, r3
 8015c76:	7dfa      	ldrb	r2, [r7, #23]
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	9301      	str	r3, [sp, #4]
 8015c7c:	2301      	movs	r3, #1
 8015c7e:	9300      	str	r3, [sp, #0]
 8015c80:	68bb      	ldr	r3, [r7, #8]
 8015c82:	f7ff f9b3 	bl	8014fec <PayloadEncrypt>
 8015c86:	4603      	mov	r3, r0
 8015c88:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015c8a:	7d7b      	ldrb	r3, [r7, #21]
 8015c8c:	2b00      	cmp	r3, #0
 8015c8e:	d001      	beq.n	8015c94 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 8015c90:	7d7b      	ldrb	r3, [r7, #21]
 8015c92:	e005      	b.n	8015ca0 <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8015c94:	7bbb      	ldrb	r3, [r7, #14]
 8015c96:	6879      	ldr	r1, [r7, #4]
 8015c98:	4618      	mov	r0, r3
 8015c9a:	f7ff fc47 	bl	801552c <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8015c9e:	2300      	movs	r3, #0
}
 8015ca0:	4618      	mov	r0, r3
 8015ca2:	371c      	adds	r7, #28
 8015ca4:	46bd      	mov	sp, r7
 8015ca6:	bd90      	pop	{r4, r7, pc}
 8015ca8:	20001f98 	.word	0x20001f98

08015cac <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8015cac:	b580      	push	{r7, lr}
 8015cae:	b088      	sub	sp, #32
 8015cb0:	af00      	add	r7, sp, #0
 8015cb2:	4603      	mov	r3, r0
 8015cb4:	460a      	mov	r2, r1
 8015cb6:	71fb      	strb	r3, [r7, #7]
 8015cb8:	4613      	mov	r3, r2
 8015cba:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8015cbc:	f107 030c 	add.w	r3, r7, #12
 8015cc0:	2200      	movs	r2, #0
 8015cc2:	601a      	str	r2, [r3, #0]
 8015cc4:	605a      	str	r2, [r3, #4]
 8015cc6:	609a      	str	r2, [r3, #8]
 8015cc8:	60da      	str	r2, [r3, #12]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8015cca:	2300      	movs	r3, #0
 8015ccc:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 8015cce:	79bb      	ldrb	r3, [r7, #6]
 8015cd0:	2b0c      	cmp	r3, #12
 8015cd2:	d00b      	beq.n	8015cec <LoRaMacCryptoDeriveLifeTimeKey+0x40>
 8015cd4:	2b0c      	cmp	r3, #12
 8015cd6:	dc0f      	bgt.n	8015cf8 <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
 8015cd8:	2b0a      	cmp	r3, #10
 8015cda:	d00a      	beq.n	8015cf2 <LoRaMacCryptoDeriveLifeTimeKey+0x46>
 8015cdc:	2b0b      	cmp	r3, #11
 8015cde:	d10b      	bne.n	8015cf8 <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 8015ce0:	79fb      	ldrb	r3, [r7, #7]
 8015ce2:	2b01      	cmp	r3, #1
 8015ce4:	d10a      	bne.n	8015cfc <LoRaMacCryptoDeriveLifeTimeKey+0x50>
            {
                compBase[0] = 0x20;
 8015ce6:	2320      	movs	r3, #32
 8015ce8:	733b      	strb	r3, [r7, #12]
            }
            break;
 8015cea:	e007      	b.n	8015cfc <LoRaMacCryptoDeriveLifeTimeKey+0x50>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 8015cec:	230b      	movs	r3, #11
 8015cee:	77fb      	strb	r3, [r7, #31]
            break;
 8015cf0:	e005      	b.n	8015cfe <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8015cf2:	2330      	movs	r3, #48	@ 0x30
 8015cf4:	733b      	strb	r3, [r7, #12]
            break;
 8015cf6:	e002      	b.n	8015cfe <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8015cf8:	230a      	movs	r3, #10
 8015cfa:	e00d      	b.n	8015d18 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
            break;
 8015cfc:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 8015cfe:	79ba      	ldrb	r2, [r7, #6]
 8015d00:	7ff9      	ldrb	r1, [r7, #31]
 8015d02:	f107 030c 	add.w	r3, r7, #12
 8015d06:	4618      	mov	r0, r3
 8015d08:	f7f7 fc10 	bl	800d52c <SecureElementDeriveAndStoreKey>
 8015d0c:	4603      	mov	r3, r0
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d001      	beq.n	8015d16 <LoRaMacCryptoDeriveLifeTimeKey+0x6a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015d12:	230e      	movs	r3, #14
 8015d14:	e000      	b.n	8015d18 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015d16:	2300      	movs	r3, #0
}
 8015d18:	4618      	mov	r0, r3
 8015d1a:	3720      	adds	r7, #32
 8015d1c:	46bd      	mov	sp, r7
 8015d1e:	bd80      	pop	{r7, pc}

08015d20 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8015d20:	b580      	push	{r7, lr}
 8015d22:	b084      	sub	sp, #16
 8015d24:	af00      	add	r7, sp, #0
 8015d26:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d003      	beq.n	8015d36 <LoRaMacParserJoinAccept+0x16>
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	2b00      	cmp	r3, #0
 8015d34:	d101      	bne.n	8015d3a <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8015d36:	2302      	movs	r3, #2
 8015d38:	e0b9      	b.n	8015eae <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8015d3a:	2300      	movs	r3, #0
 8015d3c:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	681a      	ldr	r2, [r3, #0]
 8015d42:	89fb      	ldrh	r3, [r7, #14]
 8015d44:	1c59      	adds	r1, r3, #1
 8015d46:	81f9      	strh	r1, [r7, #14]
 8015d48:	4413      	add	r3, r2
 8015d4a:	781a      	ldrb	r2, [r3, #0]
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	1d98      	adds	r0, r3, #6
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	681a      	ldr	r2, [r3, #0]
 8015d58:	89fb      	ldrh	r3, [r7, #14]
 8015d5a:	4413      	add	r3, r2
 8015d5c:	2203      	movs	r2, #3
 8015d5e:	4619      	mov	r1, r3
 8015d60:	f002 fe4d 	bl	80189fe <memcpy1>
    bufItr = bufItr + 3;
 8015d64:	89fb      	ldrh	r3, [r7, #14]
 8015d66:	3303      	adds	r3, #3
 8015d68:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8015d6a:	687b      	ldr	r3, [r7, #4]
 8015d6c:	f103 0009 	add.w	r0, r3, #9
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	681a      	ldr	r2, [r3, #0]
 8015d74:	89fb      	ldrh	r3, [r7, #14]
 8015d76:	4413      	add	r3, r2
 8015d78:	2203      	movs	r2, #3
 8015d7a:	4619      	mov	r1, r3
 8015d7c:	f002 fe3f 	bl	80189fe <memcpy1>
    bufItr = bufItr + 3;
 8015d80:	89fb      	ldrh	r3, [r7, #14]
 8015d82:	3303      	adds	r3, #3
 8015d84:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	681a      	ldr	r2, [r3, #0]
 8015d8a:	89fb      	ldrh	r3, [r7, #14]
 8015d8c:	1c59      	adds	r1, r3, #1
 8015d8e:	81f9      	strh	r1, [r7, #14]
 8015d90:	4413      	add	r3, r2
 8015d92:	781b      	ldrb	r3, [r3, #0]
 8015d94:	461a      	mov	r2, r3
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	681a      	ldr	r2, [r3, #0]
 8015d9e:	89fb      	ldrh	r3, [r7, #14]
 8015da0:	1c59      	adds	r1, r3, #1
 8015da2:	81f9      	strh	r1, [r7, #14]
 8015da4:	4413      	add	r3, r2
 8015da6:	781b      	ldrb	r3, [r3, #0]
 8015da8:	021a      	lsls	r2, r3, #8
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	68db      	ldr	r3, [r3, #12]
 8015dae:	431a      	orrs	r2, r3
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	681a      	ldr	r2, [r3, #0]
 8015db8:	89fb      	ldrh	r3, [r7, #14]
 8015dba:	1c59      	adds	r1, r3, #1
 8015dbc:	81f9      	strh	r1, [r7, #14]
 8015dbe:	4413      	add	r3, r2
 8015dc0:	781b      	ldrb	r3, [r3, #0]
 8015dc2:	041a      	lsls	r2, r3, #16
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	68db      	ldr	r3, [r3, #12]
 8015dc8:	431a      	orrs	r2, r3
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	681a      	ldr	r2, [r3, #0]
 8015dd2:	89fb      	ldrh	r3, [r7, #14]
 8015dd4:	1c59      	adds	r1, r3, #1
 8015dd6:	81f9      	strh	r1, [r7, #14]
 8015dd8:	4413      	add	r3, r2
 8015dda:	781b      	ldrb	r3, [r3, #0]
 8015ddc:	061a      	lsls	r2, r3, #24
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	68db      	ldr	r3, [r3, #12]
 8015de2:	431a      	orrs	r2, r3
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	681a      	ldr	r2, [r3, #0]
 8015dec:	89fb      	ldrh	r3, [r7, #14]
 8015dee:	1c59      	adds	r1, r3, #1
 8015df0:	81f9      	strh	r1, [r7, #14]
 8015df2:	4413      	add	r3, r2
 8015df4:	781a      	ldrb	r2, [r3, #0]
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	681a      	ldr	r2, [r3, #0]
 8015dfe:	89fb      	ldrh	r3, [r7, #14]
 8015e00:	1c59      	adds	r1, r3, #1
 8015e02:	81f9      	strh	r1, [r7, #14]
 8015e04:	4413      	add	r3, r2
 8015e06:	781a      	ldrb	r2, [r3, #0]
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	791b      	ldrb	r3, [r3, #4]
 8015e10:	1f1a      	subs	r2, r3, #4
 8015e12:	89fb      	ldrh	r3, [r7, #14]
 8015e14:	1ad3      	subs	r3, r2, r3
 8015e16:	2b10      	cmp	r3, #16
 8015e18:	d10e      	bne.n	8015e38 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	f103 0012 	add.w	r0, r3, #18
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	681a      	ldr	r2, [r3, #0]
 8015e24:	89fb      	ldrh	r3, [r7, #14]
 8015e26:	4413      	add	r3, r2
 8015e28:	2210      	movs	r2, #16
 8015e2a:	4619      	mov	r1, r3
 8015e2c:	f002 fde7 	bl	80189fe <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8015e30:	89fb      	ldrh	r3, [r7, #14]
 8015e32:	3310      	adds	r3, #16
 8015e34:	81fb      	strh	r3, [r7, #14]
 8015e36:	e008      	b.n	8015e4a <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8015e38:	687b      	ldr	r3, [r7, #4]
 8015e3a:	791b      	ldrb	r3, [r3, #4]
 8015e3c:	1f1a      	subs	r2, r3, #4
 8015e3e:	89fb      	ldrh	r3, [r7, #14]
 8015e40:	1ad3      	subs	r3, r2, r3
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	dd01      	ble.n	8015e4a <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8015e46:	2301      	movs	r3, #1
 8015e48:	e031      	b.n	8015eae <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	681a      	ldr	r2, [r3, #0]
 8015e4e:	89fb      	ldrh	r3, [r7, #14]
 8015e50:	1c59      	adds	r1, r3, #1
 8015e52:	81f9      	strh	r1, [r7, #14]
 8015e54:	4413      	add	r3, r2
 8015e56:	781b      	ldrb	r3, [r3, #0]
 8015e58:	461a      	mov	r2, r3
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	681a      	ldr	r2, [r3, #0]
 8015e62:	89fb      	ldrh	r3, [r7, #14]
 8015e64:	1c59      	adds	r1, r3, #1
 8015e66:	81f9      	strh	r1, [r7, #14]
 8015e68:	4413      	add	r3, r2
 8015e6a:	781b      	ldrb	r3, [r3, #0]
 8015e6c:	021a      	lsls	r2, r3, #8
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015e72:	431a      	orrs	r2, r3
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	681a      	ldr	r2, [r3, #0]
 8015e7c:	89fb      	ldrh	r3, [r7, #14]
 8015e7e:	1c59      	adds	r1, r3, #1
 8015e80:	81f9      	strh	r1, [r7, #14]
 8015e82:	4413      	add	r3, r2
 8015e84:	781b      	ldrb	r3, [r3, #0]
 8015e86:	041a      	lsls	r2, r3, #16
 8015e88:	687b      	ldr	r3, [r7, #4]
 8015e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015e8c:	431a      	orrs	r2, r3
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	681a      	ldr	r2, [r3, #0]
 8015e96:	89fb      	ldrh	r3, [r7, #14]
 8015e98:	1c59      	adds	r1, r3, #1
 8015e9a:	81f9      	strh	r1, [r7, #14]
 8015e9c:	4413      	add	r3, r2
 8015e9e:	781b      	ldrb	r3, [r3, #0]
 8015ea0:	061a      	lsls	r2, r3, #24
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ea6:	431a      	orrs	r2, r3
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 8015eac:	2300      	movs	r3, #0
}
 8015eae:	4618      	mov	r0, r3
 8015eb0:	3710      	adds	r7, #16
 8015eb2:	46bd      	mov	sp, r7
 8015eb4:	bd80      	pop	{r7, pc}

08015eb6 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8015eb6:	b580      	push	{r7, lr}
 8015eb8:	b084      	sub	sp, #16
 8015eba:	af00      	add	r7, sp, #0
 8015ebc:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d003      	beq.n	8015ecc <LoRaMacParserData+0x16>
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	681b      	ldr	r3, [r3, #0]
 8015ec8:	2b00      	cmp	r3, #0
 8015eca:	d101      	bne.n	8015ed0 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8015ecc:	2302      	movs	r3, #2
 8015ece:	e0e0      	b.n	8016092 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8015ed0:	2300      	movs	r3, #0
 8015ed2:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	681a      	ldr	r2, [r3, #0]
 8015ed8:	89fb      	ldrh	r3, [r7, #14]
 8015eda:	1c59      	adds	r1, r3, #1
 8015edc:	81f9      	strh	r1, [r7, #14]
 8015ede:	4413      	add	r3, r2
 8015ee0:	781a      	ldrb	r2, [r3, #0]
 8015ee2:	687b      	ldr	r3, [r7, #4]
 8015ee4:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	681a      	ldr	r2, [r3, #0]
 8015eea:	89fb      	ldrh	r3, [r7, #14]
 8015eec:	1c59      	adds	r1, r3, #1
 8015eee:	81f9      	strh	r1, [r7, #14]
 8015ef0:	4413      	add	r3, r2
 8015ef2:	781b      	ldrb	r3, [r3, #0]
 8015ef4:	461a      	mov	r2, r3
 8015ef6:	687b      	ldr	r3, [r7, #4]
 8015ef8:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	681a      	ldr	r2, [r3, #0]
 8015efe:	89fb      	ldrh	r3, [r7, #14]
 8015f00:	1c59      	adds	r1, r3, #1
 8015f02:	81f9      	strh	r1, [r7, #14]
 8015f04:	4413      	add	r3, r2
 8015f06:	781b      	ldrb	r3, [r3, #0]
 8015f08:	021a      	lsls	r2, r3, #8
 8015f0a:	687b      	ldr	r3, [r7, #4]
 8015f0c:	689b      	ldr	r3, [r3, #8]
 8015f0e:	431a      	orrs	r2, r3
 8015f10:	687b      	ldr	r3, [r7, #4]
 8015f12:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	681a      	ldr	r2, [r3, #0]
 8015f18:	89fb      	ldrh	r3, [r7, #14]
 8015f1a:	1c59      	adds	r1, r3, #1
 8015f1c:	81f9      	strh	r1, [r7, #14]
 8015f1e:	4413      	add	r3, r2
 8015f20:	781b      	ldrb	r3, [r3, #0]
 8015f22:	041a      	lsls	r2, r3, #16
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	689b      	ldr	r3, [r3, #8]
 8015f28:	431a      	orrs	r2, r3
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	681a      	ldr	r2, [r3, #0]
 8015f32:	89fb      	ldrh	r3, [r7, #14]
 8015f34:	1c59      	adds	r1, r3, #1
 8015f36:	81f9      	strh	r1, [r7, #14]
 8015f38:	4413      	add	r3, r2
 8015f3a:	781b      	ldrb	r3, [r3, #0]
 8015f3c:	061a      	lsls	r2, r3, #24
 8015f3e:	687b      	ldr	r3, [r7, #4]
 8015f40:	689b      	ldr	r3, [r3, #8]
 8015f42:	431a      	orrs	r2, r3
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	681a      	ldr	r2, [r3, #0]
 8015f4c:	89fb      	ldrh	r3, [r7, #14]
 8015f4e:	1c59      	adds	r1, r3, #1
 8015f50:	81f9      	strh	r1, [r7, #14]
 8015f52:	4413      	add	r3, r2
 8015f54:	781a      	ldrb	r2, [r3, #0]
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	681a      	ldr	r2, [r3, #0]
 8015f5e:	89fb      	ldrh	r3, [r7, #14]
 8015f60:	1c59      	adds	r1, r3, #1
 8015f62:	81f9      	strh	r1, [r7, #14]
 8015f64:	4413      	add	r3, r2
 8015f66:	781b      	ldrb	r3, [r3, #0]
 8015f68:	461a      	mov	r2, r3
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8015f6e:	687b      	ldr	r3, [r7, #4]
 8015f70:	681a      	ldr	r2, [r3, #0]
 8015f72:	89fb      	ldrh	r3, [r7, #14]
 8015f74:	1c59      	adds	r1, r3, #1
 8015f76:	81f9      	strh	r1, [r7, #14]
 8015f78:	4413      	add	r3, r2
 8015f7a:	781b      	ldrb	r3, [r3, #0]
 8015f7c:	0219      	lsls	r1, r3, #8
 8015f7e:	687b      	ldr	r3, [r7, #4]
 8015f80:	89db      	ldrh	r3, [r3, #14]
 8015f82:	b21a      	sxth	r2, r3
 8015f84:	b20b      	sxth	r3, r1
 8015f86:	4313      	orrs	r3, r2
 8015f88:	b21b      	sxth	r3, r3
 8015f8a:	b29a      	uxth	r2, r3
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	f103 0010 	add.w	r0, r3, #16
 8015f96:	687b      	ldr	r3, [r7, #4]
 8015f98:	681a      	ldr	r2, [r3, #0]
 8015f9a:	89fb      	ldrh	r3, [r7, #14]
 8015f9c:	18d1      	adds	r1, r2, r3
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	7b1b      	ldrb	r3, [r3, #12]
 8015fa2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015fa6:	b2db      	uxtb	r3, r3
 8015fa8:	461a      	mov	r2, r3
 8015faa:	f002 fd28 	bl	80189fe <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	7b1b      	ldrb	r3, [r3, #12]
 8015fb2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015fb6:	b2db      	uxtb	r3, r3
 8015fb8:	461a      	mov	r2, r3
 8015fba:	89fb      	ldrh	r3, [r7, #14]
 8015fbc:	4413      	add	r3, r2
 8015fbe:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8015fc0:	687b      	ldr	r3, [r7, #4]
 8015fc2:	2200      	movs	r2, #0
 8015fc4:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	2200      	movs	r2, #0
 8015fcc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8015fd0:	687b      	ldr	r3, [r7, #4]
 8015fd2:	791b      	ldrb	r3, [r3, #4]
 8015fd4:	461a      	mov	r2, r3
 8015fd6:	89fb      	ldrh	r3, [r7, #14]
 8015fd8:	1ad3      	subs	r3, r2, r3
 8015fda:	2b04      	cmp	r3, #4
 8015fdc:	dd27      	ble.n	801602e <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	681a      	ldr	r2, [r3, #0]
 8015fe2:	89fb      	ldrh	r3, [r7, #14]
 8015fe4:	1c59      	adds	r1, r3, #1
 8015fe6:	81f9      	strh	r1, [r7, #14]
 8015fe8:	4413      	add	r3, r2
 8015fea:	781a      	ldrb	r2, [r3, #0]
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	791a      	ldrb	r2, [r3, #4]
 8015ff6:	89fb      	ldrh	r3, [r7, #14]
 8015ff8:	b2db      	uxtb	r3, r3
 8015ffa:	1ad3      	subs	r3, r2, r3
 8015ffc:	b2db      	uxtb	r3, r3
 8015ffe:	3b04      	subs	r3, #4
 8016000:	b2da      	uxtb	r2, r3
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	681a      	ldr	r2, [r3, #0]
 8016010:	89fb      	ldrh	r3, [r7, #14]
 8016012:	18d1      	adds	r1, r2, r3
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801601a:	461a      	mov	r2, r3
 801601c:	f002 fcef 	bl	80189fe <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016026:	461a      	mov	r2, r3
 8016028:	89fb      	ldrh	r3, [r7, #14]
 801602a:	4413      	add	r3, r2
 801602c:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	681a      	ldr	r2, [r3, #0]
 8016032:	687b      	ldr	r3, [r7, #4]
 8016034:	791b      	ldrb	r3, [r3, #4]
 8016036:	3b04      	subs	r3, #4
 8016038:	4413      	add	r3, r2
 801603a:	781b      	ldrb	r3, [r3, #0]
 801603c:	461a      	mov	r2, r3
 801603e:	687b      	ldr	r3, [r7, #4]
 8016040:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016046:	687b      	ldr	r3, [r7, #4]
 8016048:	6819      	ldr	r1, [r3, #0]
 801604a:	687b      	ldr	r3, [r7, #4]
 801604c:	791b      	ldrb	r3, [r3, #4]
 801604e:	3b03      	subs	r3, #3
 8016050:	440b      	add	r3, r1
 8016052:	781b      	ldrb	r3, [r3, #0]
 8016054:	021b      	lsls	r3, r3, #8
 8016056:	431a      	orrs	r2, r3
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	6819      	ldr	r1, [r3, #0]
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	791b      	ldrb	r3, [r3, #4]
 8016068:	3b02      	subs	r3, #2
 801606a:	440b      	add	r3, r1
 801606c:	781b      	ldrb	r3, [r3, #0]
 801606e:	041b      	lsls	r3, r3, #16
 8016070:	431a      	orrs	r2, r3
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	6819      	ldr	r1, [r3, #0]
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	791b      	ldrb	r3, [r3, #4]
 8016082:	3b01      	subs	r3, #1
 8016084:	440b      	add	r3, r1
 8016086:	781b      	ldrb	r3, [r3, #0]
 8016088:	061b      	lsls	r3, r3, #24
 801608a:	431a      	orrs	r2, r3
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8016090:	2300      	movs	r3, #0
}
 8016092:	4618      	mov	r0, r3
 8016094:	3710      	adds	r7, #16
 8016096:	46bd      	mov	sp, r7
 8016098:	bd80      	pop	{r7, pc}

0801609a <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 801609a:	b580      	push	{r7, lr}
 801609c:	b084      	sub	sp, #16
 801609e:	af00      	add	r7, sp, #0
 80160a0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d003      	beq.n	80160b0 <LoRaMacSerializerJoinRequest+0x16>
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	681b      	ldr	r3, [r3, #0]
 80160ac:	2b00      	cmp	r3, #0
 80160ae:	d101      	bne.n	80160b4 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80160b0:	2301      	movs	r3, #1
 80160b2:	e070      	b.n	8016196 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80160b4:	2300      	movs	r3, #0
 80160b6:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	791b      	ldrb	r3, [r3, #4]
 80160bc:	2b16      	cmp	r3, #22
 80160be:	d801      	bhi.n	80160c4 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80160c0:	2302      	movs	r3, #2
 80160c2:	e068      	b.n	8016196 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80160c4:	687b      	ldr	r3, [r7, #4]
 80160c6:	681a      	ldr	r2, [r3, #0]
 80160c8:	89fb      	ldrh	r3, [r7, #14]
 80160ca:	1c59      	adds	r1, r3, #1
 80160cc:	81f9      	strh	r1, [r7, #14]
 80160ce:	4413      	add	r3, r2
 80160d0:	687a      	ldr	r2, [r7, #4]
 80160d2:	7952      	ldrb	r2, [r2, #5]
 80160d4:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	681a      	ldr	r2, [r3, #0]
 80160da:	89fb      	ldrh	r3, [r7, #14]
 80160dc:	18d0      	adds	r0, r2, r3
 80160de:	687b      	ldr	r3, [r7, #4]
 80160e0:	3306      	adds	r3, #6
 80160e2:	2208      	movs	r2, #8
 80160e4:	4619      	mov	r1, r3
 80160e6:	f002 fca5 	bl	8018a34 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 80160ea:	89fb      	ldrh	r3, [r7, #14]
 80160ec:	3308      	adds	r3, #8
 80160ee:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	681a      	ldr	r2, [r3, #0]
 80160f4:	89fb      	ldrh	r3, [r7, #14]
 80160f6:	18d0      	adds	r0, r2, r3
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	330e      	adds	r3, #14
 80160fc:	2208      	movs	r2, #8
 80160fe:	4619      	mov	r1, r3
 8016100:	f002 fc98 	bl	8018a34 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8016104:	89fb      	ldrh	r3, [r7, #14]
 8016106:	3308      	adds	r3, #8
 8016108:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	8ad9      	ldrh	r1, [r3, #22]
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	681a      	ldr	r2, [r3, #0]
 8016112:	89fb      	ldrh	r3, [r7, #14]
 8016114:	1c58      	adds	r0, r3, #1
 8016116:	81f8      	strh	r0, [r7, #14]
 8016118:	4413      	add	r3, r2
 801611a:	b2ca      	uxtb	r2, r1
 801611c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	8adb      	ldrh	r3, [r3, #22]
 8016122:	0a1b      	lsrs	r3, r3, #8
 8016124:	b299      	uxth	r1, r3
 8016126:	687b      	ldr	r3, [r7, #4]
 8016128:	681a      	ldr	r2, [r3, #0]
 801612a:	89fb      	ldrh	r3, [r7, #14]
 801612c:	1c58      	adds	r0, r3, #1
 801612e:	81f8      	strh	r0, [r7, #14]
 8016130:	4413      	add	r3, r2
 8016132:	b2ca      	uxtb	r2, r1
 8016134:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	6999      	ldr	r1, [r3, #24]
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	681a      	ldr	r2, [r3, #0]
 801613e:	89fb      	ldrh	r3, [r7, #14]
 8016140:	1c58      	adds	r0, r3, #1
 8016142:	81f8      	strh	r0, [r7, #14]
 8016144:	4413      	add	r3, r2
 8016146:	b2ca      	uxtb	r2, r1
 8016148:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	699b      	ldr	r3, [r3, #24]
 801614e:	0a19      	lsrs	r1, r3, #8
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	681a      	ldr	r2, [r3, #0]
 8016154:	89fb      	ldrh	r3, [r7, #14]
 8016156:	1c58      	adds	r0, r3, #1
 8016158:	81f8      	strh	r0, [r7, #14]
 801615a:	4413      	add	r3, r2
 801615c:	b2ca      	uxtb	r2, r1
 801615e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	699b      	ldr	r3, [r3, #24]
 8016164:	0c19      	lsrs	r1, r3, #16
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	681a      	ldr	r2, [r3, #0]
 801616a:	89fb      	ldrh	r3, [r7, #14]
 801616c:	1c58      	adds	r0, r3, #1
 801616e:	81f8      	strh	r0, [r7, #14]
 8016170:	4413      	add	r3, r2
 8016172:	b2ca      	uxtb	r2, r1
 8016174:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	699b      	ldr	r3, [r3, #24]
 801617a:	0e19      	lsrs	r1, r3, #24
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	681a      	ldr	r2, [r3, #0]
 8016180:	89fb      	ldrh	r3, [r7, #14]
 8016182:	1c58      	adds	r0, r3, #1
 8016184:	81f8      	strh	r0, [r7, #14]
 8016186:	4413      	add	r3, r2
 8016188:	b2ca      	uxtb	r2, r1
 801618a:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801618c:	89fb      	ldrh	r3, [r7, #14]
 801618e:	b2da      	uxtb	r2, r3
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8016194:	2300      	movs	r3, #0
}
 8016196:	4618      	mov	r0, r3
 8016198:	3710      	adds	r7, #16
 801619a:	46bd      	mov	sp, r7
 801619c:	bd80      	pop	{r7, pc}

0801619e <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801619e:	b580      	push	{r7, lr}
 80161a0:	b084      	sub	sp, #16
 80161a2:	af00      	add	r7, sp, #0
 80161a4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d003      	beq.n	80161b4 <LoRaMacSerializerData+0x16>
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	681b      	ldr	r3, [r3, #0]
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d101      	bne.n	80161b8 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80161b4:	2301      	movs	r3, #1
 80161b6:	e0e3      	b.n	8016380 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 80161b8:	2300      	movs	r3, #0
 80161ba:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80161bc:	2308      	movs	r3, #8
 80161be:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	7b1b      	ldrb	r3, [r3, #12]
 80161c4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80161c8:	b2db      	uxtb	r3, r3
 80161ca:	461a      	mov	r2, r3
 80161cc:	89bb      	ldrh	r3, [r7, #12]
 80161ce:	4413      	add	r3, r2
 80161d0:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d002      	beq.n	80161e2 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 80161dc:	89bb      	ldrh	r3, [r7, #12]
 80161de:	3301      	adds	r3, #1
 80161e0:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 80161e2:	687b      	ldr	r3, [r7, #4]
 80161e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80161e8:	461a      	mov	r2, r3
 80161ea:	89bb      	ldrh	r3, [r7, #12]
 80161ec:	4413      	add	r3, r2
 80161ee:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 80161f0:	89bb      	ldrh	r3, [r7, #12]
 80161f2:	3304      	adds	r3, #4
 80161f4:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	791b      	ldrb	r3, [r3, #4]
 80161fa:	461a      	mov	r2, r3
 80161fc:	89bb      	ldrh	r3, [r7, #12]
 80161fe:	4293      	cmp	r3, r2
 8016200:	d901      	bls.n	8016206 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8016202:	2302      	movs	r3, #2
 8016204:	e0bc      	b.n	8016380 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	681a      	ldr	r2, [r3, #0]
 801620a:	89fb      	ldrh	r3, [r7, #14]
 801620c:	1c59      	adds	r1, r3, #1
 801620e:	81f9      	strh	r1, [r7, #14]
 8016210:	4413      	add	r3, r2
 8016212:	687a      	ldr	r2, [r7, #4]
 8016214:	7952      	ldrb	r2, [r2, #5]
 8016216:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	6899      	ldr	r1, [r3, #8]
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	681a      	ldr	r2, [r3, #0]
 8016220:	89fb      	ldrh	r3, [r7, #14]
 8016222:	1c58      	adds	r0, r3, #1
 8016224:	81f8      	strh	r0, [r7, #14]
 8016226:	4413      	add	r3, r2
 8016228:	b2ca      	uxtb	r2, r1
 801622a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	689b      	ldr	r3, [r3, #8]
 8016230:	0a19      	lsrs	r1, r3, #8
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	681a      	ldr	r2, [r3, #0]
 8016236:	89fb      	ldrh	r3, [r7, #14]
 8016238:	1c58      	adds	r0, r3, #1
 801623a:	81f8      	strh	r0, [r7, #14]
 801623c:	4413      	add	r3, r2
 801623e:	b2ca      	uxtb	r2, r1
 8016240:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	689b      	ldr	r3, [r3, #8]
 8016246:	0c19      	lsrs	r1, r3, #16
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	681a      	ldr	r2, [r3, #0]
 801624c:	89fb      	ldrh	r3, [r7, #14]
 801624e:	1c58      	adds	r0, r3, #1
 8016250:	81f8      	strh	r0, [r7, #14]
 8016252:	4413      	add	r3, r2
 8016254:	b2ca      	uxtb	r2, r1
 8016256:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	689b      	ldr	r3, [r3, #8]
 801625c:	0e19      	lsrs	r1, r3, #24
 801625e:	687b      	ldr	r3, [r7, #4]
 8016260:	681a      	ldr	r2, [r3, #0]
 8016262:	89fb      	ldrh	r3, [r7, #14]
 8016264:	1c58      	adds	r0, r3, #1
 8016266:	81f8      	strh	r0, [r7, #14]
 8016268:	4413      	add	r3, r2
 801626a:	b2ca      	uxtb	r2, r1
 801626c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	681a      	ldr	r2, [r3, #0]
 8016272:	89fb      	ldrh	r3, [r7, #14]
 8016274:	1c59      	adds	r1, r3, #1
 8016276:	81f9      	strh	r1, [r7, #14]
 8016278:	4413      	add	r3, r2
 801627a:	687a      	ldr	r2, [r7, #4]
 801627c:	7b12      	ldrb	r2, [r2, #12]
 801627e:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	89d9      	ldrh	r1, [r3, #14]
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	681a      	ldr	r2, [r3, #0]
 8016288:	89fb      	ldrh	r3, [r7, #14]
 801628a:	1c58      	adds	r0, r3, #1
 801628c:	81f8      	strh	r0, [r7, #14]
 801628e:	4413      	add	r3, r2
 8016290:	b2ca      	uxtb	r2, r1
 8016292:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	89db      	ldrh	r3, [r3, #14]
 8016298:	0a1b      	lsrs	r3, r3, #8
 801629a:	b299      	uxth	r1, r3
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	681a      	ldr	r2, [r3, #0]
 80162a0:	89fb      	ldrh	r3, [r7, #14]
 80162a2:	1c58      	adds	r0, r3, #1
 80162a4:	81f8      	strh	r0, [r7, #14]
 80162a6:	4413      	add	r3, r2
 80162a8:	b2ca      	uxtb	r2, r1
 80162aa:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	681a      	ldr	r2, [r3, #0]
 80162b0:	89fb      	ldrh	r3, [r7, #14]
 80162b2:	18d0      	adds	r0, r2, r3
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	f103 0110 	add.w	r1, r3, #16
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	7b1b      	ldrb	r3, [r3, #12]
 80162be:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80162c2:	b2db      	uxtb	r3, r3
 80162c4:	461a      	mov	r2, r3
 80162c6:	f002 fb9a 	bl	80189fe <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	7b1b      	ldrb	r3, [r3, #12]
 80162ce:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80162d2:	b2db      	uxtb	r3, r3
 80162d4:	461a      	mov	r2, r3
 80162d6:	89fb      	ldrh	r3, [r7, #14]
 80162d8:	4413      	add	r3, r2
 80162da:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d009      	beq.n	80162fa <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	681a      	ldr	r2, [r3, #0]
 80162ea:	89fb      	ldrh	r3, [r7, #14]
 80162ec:	1c59      	adds	r1, r3, #1
 80162ee:	81f9      	strh	r1, [r7, #14]
 80162f0:	4413      	add	r3, r2
 80162f2:	687a      	ldr	r2, [r7, #4]
 80162f4:	f892 2020 	ldrb.w	r2, [r2, #32]
 80162f8:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	681a      	ldr	r2, [r3, #0]
 80162fe:	89fb      	ldrh	r3, [r7, #14]
 8016300:	18d0      	adds	r0, r2, r3
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801630c:	461a      	mov	r2, r3
 801630e:	f002 fb76 	bl	80189fe <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016318:	461a      	mov	r2, r3
 801631a:	89fb      	ldrh	r3, [r7, #14]
 801631c:	4413      	add	r3, r2
 801631e:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	681a      	ldr	r2, [r3, #0]
 8016328:	89fb      	ldrh	r3, [r7, #14]
 801632a:	1c58      	adds	r0, r3, #1
 801632c:	81f8      	strh	r0, [r7, #14]
 801632e:	4413      	add	r3, r2
 8016330:	b2ca      	uxtb	r2, r1
 8016332:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016338:	0a19      	lsrs	r1, r3, #8
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	681a      	ldr	r2, [r3, #0]
 801633e:	89fb      	ldrh	r3, [r7, #14]
 8016340:	1c58      	adds	r0, r3, #1
 8016342:	81f8      	strh	r0, [r7, #14]
 8016344:	4413      	add	r3, r2
 8016346:	b2ca      	uxtb	r2, r1
 8016348:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801634e:	0c19      	lsrs	r1, r3, #16
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	681a      	ldr	r2, [r3, #0]
 8016354:	89fb      	ldrh	r3, [r7, #14]
 8016356:	1c58      	adds	r0, r3, #1
 8016358:	81f8      	strh	r0, [r7, #14]
 801635a:	4413      	add	r3, r2
 801635c:	b2ca      	uxtb	r2, r1
 801635e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016364:	0e19      	lsrs	r1, r3, #24
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	681a      	ldr	r2, [r3, #0]
 801636a:	89fb      	ldrh	r3, [r7, #14]
 801636c:	1c58      	adds	r0, r3, #1
 801636e:	81f8      	strh	r0, [r7, #14]
 8016370:	4413      	add	r3, r2
 8016372:	b2ca      	uxtb	r2, r1
 8016374:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8016376:	89fb      	ldrh	r3, [r7, #14]
 8016378:	b2da      	uxtb	r2, r3
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801637e:	2300      	movs	r3, #0
}
 8016380:	4618      	mov	r0, r3
 8016382:	3710      	adds	r7, #16
 8016384:	46bd      	mov	sp, r7
 8016386:	bd80      	pop	{r7, pc}

08016388 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8016388:	b480      	push	{r7}
 801638a:	b083      	sub	sp, #12
 801638c:	af00      	add	r7, sp, #0
 801638e:	4603      	mov	r3, r0
 8016390:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016392:	79fb      	ldrb	r3, [r7, #7]
 8016394:	2b01      	cmp	r3, #1
 8016396:	d101      	bne.n	801639c <RegionIsActive+0x14>
    {
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
 8016398:	2301      	movs	r3, #1
 801639a:	e000      	b.n	801639e <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 801639c:	2300      	movs	r3, #0
        }
    }
}
 801639e:	4618      	mov	r0, r3
 80163a0:	370c      	adds	r7, #12
 80163a2:	46bd      	mov	sp, r7
 80163a4:	bc80      	pop	{r7}
 80163a6:	4770      	bx	lr

080163a8 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80163a8:	b580      	push	{r7, lr}
 80163aa:	b084      	sub	sp, #16
 80163ac:	af00      	add	r7, sp, #0
 80163ae:	4603      	mov	r3, r0
 80163b0:	6039      	str	r1, [r7, #0]
 80163b2:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80163b4:	2300      	movs	r3, #0
 80163b6:	60bb      	str	r3, [r7, #8]
    switch( region )
 80163b8:	79fb      	ldrb	r3, [r7, #7]
 80163ba:	2b01      	cmp	r3, #1
 80163bc:	d105      	bne.n	80163ca <RegionGetPhyParam+0x22>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 80163be:	6838      	ldr	r0, [r7, #0]
 80163c0:	f000 f9ec 	bl	801679c <RegionAU915GetPhyParam>
 80163c4:	4603      	mov	r3, r0
 80163c6:	60fb      	str	r3, [r7, #12]
 80163c8:	e001      	b.n	80163ce <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 80163ca:	68bb      	ldr	r3, [r7, #8]
 80163cc:	60fb      	str	r3, [r7, #12]
        }
    }
}
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	4618      	mov	r0, r3
 80163d2:	3710      	adds	r7, #16
 80163d4:	46bd      	mov	sp, r7
 80163d6:	bd80      	pop	{r7, pc}

080163d8 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 80163d8:	b580      	push	{r7, lr}
 80163da:	b082      	sub	sp, #8
 80163dc:	af00      	add	r7, sp, #0
 80163de:	4603      	mov	r3, r0
 80163e0:	6039      	str	r1, [r7, #0]
 80163e2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80163e4:	79fb      	ldrb	r3, [r7, #7]
 80163e6:	2b01      	cmp	r3, #1
 80163e8:	d103      	bne.n	80163f2 <RegionSetBandTxDone+0x1a>
    {
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
 80163ea:	6838      	ldr	r0, [r7, #0]
 80163ec:	f000 fb64 	bl	8016ab8 <RegionAU915SetBandTxDone>
 80163f0:	e000      	b.n	80163f4 <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 80163f2:	bf00      	nop
        }
    }
}
 80163f4:	3708      	adds	r7, #8
 80163f6:	46bd      	mov	sp, r7
 80163f8:	bd80      	pop	{r7, pc}

080163fa <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 80163fa:	b580      	push	{r7, lr}
 80163fc:	b082      	sub	sp, #8
 80163fe:	af00      	add	r7, sp, #0
 8016400:	4603      	mov	r3, r0
 8016402:	6039      	str	r1, [r7, #0]
 8016404:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016406:	79fb      	ldrb	r3, [r7, #7]
 8016408:	2b01      	cmp	r3, #1
 801640a:	d103      	bne.n	8016414 <RegionInitDefaults+0x1a>
    {
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
 801640c:	6838      	ldr	r0, [r7, #0]
 801640e:	f000 fb7f 	bl	8016b10 <RegionAU915InitDefaults>
 8016412:	e000      	b.n	8016416 <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8016414:	bf00      	nop
        }
    }
}
 8016416:	bf00      	nop
 8016418:	3708      	adds	r7, #8
 801641a:	46bd      	mov	sp, r7
 801641c:	bd80      	pop	{r7, pc}

0801641e <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801641e:	b580      	push	{r7, lr}
 8016420:	b082      	sub	sp, #8
 8016422:	af00      	add	r7, sp, #0
 8016424:	4603      	mov	r3, r0
 8016426:	6039      	str	r1, [r7, #0]
 8016428:	71fb      	strb	r3, [r7, #7]
 801642a:	4613      	mov	r3, r2
 801642c:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801642e:	79fb      	ldrb	r3, [r7, #7]
 8016430:	2b01      	cmp	r3, #1
 8016432:	d106      	bne.n	8016442 <RegionVerify+0x24>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 8016434:	79bb      	ldrb	r3, [r7, #6]
 8016436:	4619      	mov	r1, r3
 8016438:	6838      	ldr	r0, [r7, #0]
 801643a:	f000 fc9b 	bl	8016d74 <RegionAU915Verify>
 801643e:	4603      	mov	r3, r0
 8016440:	e000      	b.n	8016444 <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 8016442:	2300      	movs	r3, #0
        }
    }
}
 8016444:	4618      	mov	r0, r3
 8016446:	3708      	adds	r7, #8
 8016448:	46bd      	mov	sp, r7
 801644a:	bd80      	pop	{r7, pc}

0801644c <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 801644c:	b580      	push	{r7, lr}
 801644e:	b082      	sub	sp, #8
 8016450:	af00      	add	r7, sp, #0
 8016452:	4603      	mov	r3, r0
 8016454:	6039      	str	r1, [r7, #0]
 8016456:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016458:	79fb      	ldrb	r3, [r7, #7]
 801645a:	2b01      	cmp	r3, #1
 801645c:	d103      	bne.n	8016466 <RegionApplyCFList+0x1a>
    {
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
 801645e:	6838      	ldr	r0, [r7, #0]
 8016460:	f000 fd16 	bl	8016e90 <RegionAU915ApplyCFList>
 8016464:	e000      	b.n	8016468 <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8016466:	bf00      	nop
        }
    }
}
 8016468:	bf00      	nop
 801646a:	3708      	adds	r7, #8
 801646c:	46bd      	mov	sp, r7
 801646e:	bd80      	pop	{r7, pc}

08016470 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8016470:	b580      	push	{r7, lr}
 8016472:	b082      	sub	sp, #8
 8016474:	af00      	add	r7, sp, #0
 8016476:	4603      	mov	r3, r0
 8016478:	6039      	str	r1, [r7, #0]
 801647a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801647c:	79fb      	ldrb	r3, [r7, #7]
 801647e:	2b01      	cmp	r3, #1
 8016480:	d104      	bne.n	801648c <RegionChanMaskSet+0x1c>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 8016482:	6838      	ldr	r0, [r7, #0]
 8016484:	f000 fd76 	bl	8016f74 <RegionAU915ChanMaskSet>
 8016488:	4603      	mov	r3, r0
 801648a:	e000      	b.n	801648e <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 801648c:	2300      	movs	r3, #0
        }
    }
}
 801648e:	4618      	mov	r0, r3
 8016490:	3708      	adds	r7, #8
 8016492:	46bd      	mov	sp, r7
 8016494:	bd80      	pop	{r7, pc}

08016496 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016496:	b580      	push	{r7, lr}
 8016498:	b082      	sub	sp, #8
 801649a:	af00      	add	r7, sp, #0
 801649c:	603b      	str	r3, [r7, #0]
 801649e:	4603      	mov	r3, r0
 80164a0:	71fb      	strb	r3, [r7, #7]
 80164a2:	460b      	mov	r3, r1
 80164a4:	71bb      	strb	r3, [r7, #6]
 80164a6:	4613      	mov	r3, r2
 80164a8:	717b      	strb	r3, [r7, #5]
    switch( region )
 80164aa:	79fb      	ldrb	r3, [r7, #7]
 80164ac:	2b01      	cmp	r3, #1
 80164ae:	d107      	bne.n	80164c0 <RegionComputeRxWindowParameters+0x2a>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80164b0:	7979      	ldrb	r1, [r7, #5]
 80164b2:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80164b6:	693b      	ldr	r3, [r7, #16]
 80164b8:	683a      	ldr	r2, [r7, #0]
 80164ba:	f000 fdb3 	bl	8017024 <RegionAU915ComputeRxWindowParameters>
 80164be:	e000      	b.n	80164c2 <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 80164c0:	bf00      	nop
        }
    }
}
 80164c2:	bf00      	nop
 80164c4:	3708      	adds	r7, #8
 80164c6:	46bd      	mov	sp, r7
 80164c8:	bd80      	pop	{r7, pc}

080164ca <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80164ca:	b580      	push	{r7, lr}
 80164cc:	b084      	sub	sp, #16
 80164ce:	af00      	add	r7, sp, #0
 80164d0:	4603      	mov	r3, r0
 80164d2:	60b9      	str	r1, [r7, #8]
 80164d4:	607a      	str	r2, [r7, #4]
 80164d6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80164d8:	7bfb      	ldrb	r3, [r7, #15]
 80164da:	2b01      	cmp	r3, #1
 80164dc:	d105      	bne.n	80164ea <RegionRxConfig+0x20>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 80164de:	6879      	ldr	r1, [r7, #4]
 80164e0:	68b8      	ldr	r0, [r7, #8]
 80164e2:	f000 fde9 	bl	80170b8 <RegionAU915RxConfig>
 80164e6:	4603      	mov	r3, r0
 80164e8:	e000      	b.n	80164ec <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 80164ea:	2300      	movs	r3, #0
        }
    }
}
 80164ec:	4618      	mov	r0, r3
 80164ee:	3710      	adds	r7, #16
 80164f0:	46bd      	mov	sp, r7
 80164f2:	bd80      	pop	{r7, pc}

080164f4 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80164f4:	b580      	push	{r7, lr}
 80164f6:	b084      	sub	sp, #16
 80164f8:	af00      	add	r7, sp, #0
 80164fa:	60b9      	str	r1, [r7, #8]
 80164fc:	607a      	str	r2, [r7, #4]
 80164fe:	603b      	str	r3, [r7, #0]
 8016500:	4603      	mov	r3, r0
 8016502:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016504:	7bfb      	ldrb	r3, [r7, #15]
 8016506:	2b01      	cmp	r3, #1
 8016508:	d106      	bne.n	8016518 <RegionTxConfig+0x24>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 801650a:	683a      	ldr	r2, [r7, #0]
 801650c:	6879      	ldr	r1, [r7, #4]
 801650e:	68b8      	ldr	r0, [r7, #8]
 8016510:	f000 fe56 	bl	80171c0 <RegionAU915TxConfig>
 8016514:	4603      	mov	r3, r0
 8016516:	e000      	b.n	801651a <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8016518:	2300      	movs	r3, #0
        }
    }
}
 801651a:	4618      	mov	r0, r3
 801651c:	3710      	adds	r7, #16
 801651e:	46bd      	mov	sp, r7
 8016520:	bd80      	pop	{r7, pc}

08016522 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8016522:	b580      	push	{r7, lr}
 8016524:	b086      	sub	sp, #24
 8016526:	af02      	add	r7, sp, #8
 8016528:	60b9      	str	r1, [r7, #8]
 801652a:	607a      	str	r2, [r7, #4]
 801652c:	603b      	str	r3, [r7, #0]
 801652e:	4603      	mov	r3, r0
 8016530:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016532:	7bfb      	ldrb	r3, [r7, #15]
 8016534:	2b01      	cmp	r3, #1
 8016536:	d109      	bne.n	801654c <RegionLinkAdrReq+0x2a>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 8016538:	69fb      	ldr	r3, [r7, #28]
 801653a:	9300      	str	r3, [sp, #0]
 801653c:	69bb      	ldr	r3, [r7, #24]
 801653e:	683a      	ldr	r2, [r7, #0]
 8016540:	6879      	ldr	r1, [r7, #4]
 8016542:	68b8      	ldr	r0, [r7, #8]
 8016544:	f000 fee0 	bl	8017308 <RegionAU915LinkAdrReq>
 8016548:	4603      	mov	r3, r0
 801654a:	e000      	b.n	801654e <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 801654c:	2300      	movs	r3, #0
        }
    }
}
 801654e:	4618      	mov	r0, r3
 8016550:	3710      	adds	r7, #16
 8016552:	46bd      	mov	sp, r7
 8016554:	bd80      	pop	{r7, pc}

08016556 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8016556:	b580      	push	{r7, lr}
 8016558:	b082      	sub	sp, #8
 801655a:	af00      	add	r7, sp, #0
 801655c:	4603      	mov	r3, r0
 801655e:	6039      	str	r1, [r7, #0]
 8016560:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016562:	79fb      	ldrb	r3, [r7, #7]
 8016564:	2b01      	cmp	r3, #1
 8016566:	d104      	bne.n	8016572 <RegionRxParamSetupReq+0x1c>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 8016568:	6838      	ldr	r0, [r7, #0]
 801656a:	f001 f8e7 	bl	801773c <RegionAU915RxParamSetupReq>
 801656e:	4603      	mov	r3, r0
 8016570:	e000      	b.n	8016574 <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8016572:	2300      	movs	r3, #0
        }
    }
}
 8016574:	4618      	mov	r0, r3
 8016576:	3708      	adds	r7, #8
 8016578:	46bd      	mov	sp, r7
 801657a:	bd80      	pop	{r7, pc}

0801657c <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 801657c:	b580      	push	{r7, lr}
 801657e:	b082      	sub	sp, #8
 8016580:	af00      	add	r7, sp, #0
 8016582:	4603      	mov	r3, r0
 8016584:	6039      	str	r1, [r7, #0]
 8016586:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016588:	79fb      	ldrb	r3, [r7, #7]
 801658a:	2b01      	cmp	r3, #1
 801658c:	d104      	bne.n	8016598 <RegionNewChannelReq+0x1c>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 801658e:	6838      	ldr	r0, [r7, #0]
 8016590:	f001 f91a 	bl	80177c8 <RegionAU915NewChannelReq>
 8016594:	4603      	mov	r3, r0
 8016596:	e000      	b.n	801659a <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8016598:	2300      	movs	r3, #0
        }
    }
}
 801659a:	4618      	mov	r0, r3
 801659c:	3708      	adds	r7, #8
 801659e:	46bd      	mov	sp, r7
 80165a0:	bd80      	pop	{r7, pc}

080165a2 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 80165a2:	b580      	push	{r7, lr}
 80165a4:	b082      	sub	sp, #8
 80165a6:	af00      	add	r7, sp, #0
 80165a8:	4603      	mov	r3, r0
 80165aa:	6039      	str	r1, [r7, #0]
 80165ac:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80165ae:	79fb      	ldrb	r3, [r7, #7]
 80165b0:	2b01      	cmp	r3, #1
 80165b2:	d104      	bne.n	80165be <RegionTxParamSetupReq+0x1c>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 80165b4:	6838      	ldr	r0, [r7, #0]
 80165b6:	f001 f912 	bl	80177de <RegionAU915TxParamSetupReq>
 80165ba:	4603      	mov	r3, r0
 80165bc:	e000      	b.n	80165c0 <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80165be:	2300      	movs	r3, #0
        }
    }
}
 80165c0:	4618      	mov	r0, r3
 80165c2:	3708      	adds	r7, #8
 80165c4:	46bd      	mov	sp, r7
 80165c6:	bd80      	pop	{r7, pc}

080165c8 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 80165c8:	b580      	push	{r7, lr}
 80165ca:	b082      	sub	sp, #8
 80165cc:	af00      	add	r7, sp, #0
 80165ce:	4603      	mov	r3, r0
 80165d0:	6039      	str	r1, [r7, #0]
 80165d2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80165d4:	79fb      	ldrb	r3, [r7, #7]
 80165d6:	2b01      	cmp	r3, #1
 80165d8:	d104      	bne.n	80165e4 <RegionDlChannelReq+0x1c>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 80165da:	6838      	ldr	r0, [r7, #0]
 80165dc:	f001 f909 	bl	80177f2 <RegionAU915DlChannelReq>
 80165e0:	4603      	mov	r3, r0
 80165e2:	e000      	b.n	80165e6 <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 80165e4:	2300      	movs	r3, #0
        }
    }
}
 80165e6:	4618      	mov	r0, r3
 80165e8:	3708      	adds	r7, #8
 80165ea:	46bd      	mov	sp, r7
 80165ec:	bd80      	pop	{r7, pc}

080165ee <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 80165ee:	b580      	push	{r7, lr}
 80165f0:	b082      	sub	sp, #8
 80165f2:	af00      	add	r7, sp, #0
 80165f4:	4603      	mov	r3, r0
 80165f6:	71fb      	strb	r3, [r7, #7]
 80165f8:	460b      	mov	r3, r1
 80165fa:	71bb      	strb	r3, [r7, #6]
 80165fc:	4613      	mov	r3, r2
 80165fe:	717b      	strb	r3, [r7, #5]
    switch( region )
 8016600:	79fb      	ldrb	r3, [r7, #7]
 8016602:	2b01      	cmp	r3, #1
 8016604:	d108      	bne.n	8016618 <RegionAlternateDr+0x2a>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 8016606:	797a      	ldrb	r2, [r7, #5]
 8016608:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801660c:	4611      	mov	r1, r2
 801660e:	4618      	mov	r0, r3
 8016610:	f001 f8fa 	bl	8017808 <RegionAU915AlternateDr>
 8016614:	4603      	mov	r3, r0
 8016616:	e000      	b.n	801661a <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8016618:	2300      	movs	r3, #0
        }
    }
}
 801661a:	4618      	mov	r0, r3
 801661c:	3708      	adds	r7, #8
 801661e:	46bd      	mov	sp, r7
 8016620:	bd80      	pop	{r7, pc}

08016622 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8016622:	b580      	push	{r7, lr}
 8016624:	b084      	sub	sp, #16
 8016626:	af00      	add	r7, sp, #0
 8016628:	60b9      	str	r1, [r7, #8]
 801662a:	607a      	str	r2, [r7, #4]
 801662c:	603b      	str	r3, [r7, #0]
 801662e:	4603      	mov	r3, r0
 8016630:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016632:	7bfb      	ldrb	r3, [r7, #15]
 8016634:	2b01      	cmp	r3, #1
 8016636:	d107      	bne.n	8016648 <RegionNextChannel+0x26>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 8016638:	69bb      	ldr	r3, [r7, #24]
 801663a:	683a      	ldr	r2, [r7, #0]
 801663c:	6879      	ldr	r1, [r7, #4]
 801663e:	68b8      	ldr	r0, [r7, #8]
 8016640:	f001 f918 	bl	8017874 <RegionAU915NextChannel>
 8016644:	4603      	mov	r3, r0
 8016646:	e000      	b.n	801664a <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8016648:	2309      	movs	r3, #9
        }
    }
}
 801664a:	4618      	mov	r0, r3
 801664c:	3710      	adds	r7, #16
 801664e:	46bd      	mov	sp, r7
 8016650:	bd80      	pop	{r7, pc}

08016652 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8016652:	b590      	push	{r4, r7, lr}
 8016654:	b083      	sub	sp, #12
 8016656:	af00      	add	r7, sp, #0
 8016658:	4604      	mov	r4, r0
 801665a:	4608      	mov	r0, r1
 801665c:	4611      	mov	r1, r2
 801665e:	461a      	mov	r2, r3
 8016660:	4623      	mov	r3, r4
 8016662:	71fb      	strb	r3, [r7, #7]
 8016664:	4603      	mov	r3, r0
 8016666:	71bb      	strb	r3, [r7, #6]
 8016668:	460b      	mov	r3, r1
 801666a:	717b      	strb	r3, [r7, #5]
 801666c:	4613      	mov	r3, r2
 801666e:	713b      	strb	r3, [r7, #4]
    switch( region )
 8016670:	79fb      	ldrb	r3, [r7, #7]
 8016672:	2b01      	cmp	r3, #1
 8016674:	d109      	bne.n	801668a <RegionApplyDrOffset+0x38>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 8016676:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801667a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801667e:	79bb      	ldrb	r3, [r7, #6]
 8016680:	4618      	mov	r0, r3
 8016682:	f001 f9e3 	bl	8017a4c <RegionAU915ApplyDrOffset>
 8016686:	4603      	mov	r3, r0
 8016688:	e000      	b.n	801668c <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 801668a:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 801668c:	4618      	mov	r0, r3
 801668e:	370c      	adds	r7, #12
 8016690:	46bd      	mov	sp, r7
 8016692:	bd90      	pop	{r4, r7, pc}

08016694 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8016694:	b480      	push	{r7}
 8016696:	b083      	sub	sp, #12
 8016698:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 801669a:	4b04      	ldr	r3, [pc, #16]	@ (80166ac <RegionGetVersion+0x18>)
 801669c:	607b      	str	r3, [r7, #4]

    return version;
 801669e:	687b      	ldr	r3, [r7, #4]
}
 80166a0:	4618      	mov	r0, r3
 80166a2:	370c      	adds	r7, #12
 80166a4:	46bd      	mov	sp, r7
 80166a6:	bc80      	pop	{r7}
 80166a8:	4770      	bx	lr
 80166aa:	bf00      	nop
 80166ac:	02010003 	.word	0x02010003

080166b0 <VerifyRfFreq>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static bool VerifyRfFreq( uint32_t freq )
{
 80166b0:	b580      	push	{r7, lr}
 80166b2:	b082      	sub	sp, #8
 80166b4:	af00      	add	r7, sp, #0
 80166b6:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80166b8:	4b18      	ldr	r3, [pc, #96]	@ (801671c <VerifyRfFreq+0x6c>)
 80166ba:	6a1b      	ldr	r3, [r3, #32]
 80166bc:	6878      	ldr	r0, [r7, #4]
 80166be:	4798      	blx	r3
 80166c0:	4603      	mov	r3, r0
 80166c2:	f083 0301 	eor.w	r3, r3, #1
 80166c6:	b2db      	uxtb	r3, r3
 80166c8:	2b00      	cmp	r3, #0
 80166ca:	d001      	beq.n	80166d0 <VerifyRfFreq+0x20>
    {
        return false;
 80166cc:	2300      	movs	r3, #0
 80166ce:	e021      	b.n	8016714 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	4a13      	ldr	r2, [pc, #76]	@ (8016720 <VerifyRfFreq+0x70>)
 80166d4:	4293      	cmp	r3, r2
 80166d6:	d910      	bls.n	80166fa <VerifyRfFreq+0x4a>
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	4a12      	ldr	r2, [pc, #72]	@ (8016724 <VerifyRfFreq+0x74>)
 80166dc:	4293      	cmp	r3, r2
 80166de:	d80c      	bhi.n	80166fa <VerifyRfFreq+0x4a>
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80166e0:	687a      	ldr	r2, [r7, #4]
 80166e2:	4b11      	ldr	r3, [pc, #68]	@ (8016728 <VerifyRfFreq+0x78>)
 80166e4:	4413      	add	r3, r2
 80166e6:	4a11      	ldr	r2, [pc, #68]	@ (801672c <VerifyRfFreq+0x7c>)
 80166e8:	fba2 1203 	umull	r1, r2, r2, r3
 80166ec:	0c92      	lsrs	r2, r2, #18
 80166ee:	4910      	ldr	r1, [pc, #64]	@ (8016730 <VerifyRfFreq+0x80>)
 80166f0:	fb01 f202 	mul.w	r2, r1, r2
 80166f4:	1a9a      	subs	r2, r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 80166f6:	2a00      	cmp	r2, #0
 80166f8:	d001      	beq.n	80166fe <VerifyRfFreq+0x4e>
    {
        return false;
 80166fa:	2300      	movs	r3, #0
 80166fc:	e00a      	b.n	8016714 <VerifyRfFreq+0x64>
    }

    // Tx frequencies for 125kHz
    // Also includes the range for 500kHz channels
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	4a0c      	ldr	r2, [pc, #48]	@ (8016734 <VerifyRfFreq+0x84>)
 8016702:	4293      	cmp	r3, r2
 8016704:	d903      	bls.n	801670e <VerifyRfFreq+0x5e>
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	4a0b      	ldr	r2, [pc, #44]	@ (8016738 <VerifyRfFreq+0x88>)
 801670a:	4293      	cmp	r3, r2
 801670c:	d901      	bls.n	8016712 <VerifyRfFreq+0x62>
    {
        return false;
 801670e:	2300      	movs	r3, #0
 8016710:	e000      	b.n	8016714 <VerifyRfFreq+0x64>
    }
    return true;
 8016712:	2301      	movs	r3, #1
}
 8016714:	4618      	mov	r0, r3
 8016716:	3708      	adds	r7, #8
 8016718:	46bd      	mov	sp, r7
 801671a:	bd80      	pop	{r7, pc}
 801671c:	080214dc 	.word	0x080214dc
 8016720:	3708709f 	.word	0x3708709f
 8016724:	374886e0 	.word	0x374886e0
 8016728:	c8f78f60 	.word	0xc8f78f60
 801672c:	6fd91d85 	.word	0x6fd91d85
 8016730:	000927c0 	.word	0x000927c0
 8016734:	368cd7ff 	.word	0x368cd7ff
 8016738:	374d1ac0 	.word	0x374d1ac0

0801673c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801673c:	b590      	push	{r4, r7, lr}
 801673e:	b089      	sub	sp, #36	@ 0x24
 8016740:	af04      	add	r7, sp, #16
 8016742:	4603      	mov	r3, r0
 8016744:	460a      	mov	r2, r1
 8016746:	71fb      	strb	r3, [r7, #7]
 8016748:	4613      	mov	r3, r2
 801674a:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAU915[datarate];
 801674c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016750:	4a0f      	ldr	r2, [pc, #60]	@ (8016790 <GetTimeOnAir+0x54>)
 8016752:	5cd3      	ldrb	r3, [r2, r3]
 8016754:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAU915 );
 8016756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801675a:	490e      	ldr	r1, [pc, #56]	@ (8016794 <GetTimeOnAir+0x58>)
 801675c:	4618      	mov	r0, r3
 801675e:	f002 f89f 	bl	80188a0 <RegionCommonGetBandwidth>
 8016762:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8016764:	4b0c      	ldr	r3, [pc, #48]	@ (8016798 <GetTimeOnAir+0x5c>)
 8016766:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8016768:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801676c:	88bb      	ldrh	r3, [r7, #4]
 801676e:	b2db      	uxtb	r3, r3
 8016770:	2101      	movs	r1, #1
 8016772:	9103      	str	r1, [sp, #12]
 8016774:	9302      	str	r3, [sp, #8]
 8016776:	2300      	movs	r3, #0
 8016778:	9301      	str	r3, [sp, #4]
 801677a:	2308      	movs	r3, #8
 801677c:	9300      	str	r3, [sp, #0]
 801677e:	2301      	movs	r3, #1
 8016780:	68b9      	ldr	r1, [r7, #8]
 8016782:	2001      	movs	r0, #1
 8016784:	47a0      	blx	r4
 8016786:	4603      	mov	r3, r0
}
 8016788:	4618      	mov	r0, r3
 801678a:	3714      	adds	r7, #20
 801678c:	46bd      	mov	sp, r7
 801678e:	bd90      	pop	{r4, r7, pc}
 8016790:	08021420 	.word	0x08021420
 8016794:	08021430 	.word	0x08021430
 8016798:	080214dc 	.word	0x080214dc

0801679c <RegionAU915GetPhyParam>:
#endif /* REGION_AU915 */

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 801679c:	b580      	push	{r7, lr}
 801679e:	b088      	sub	sp, #32
 80167a0:	af00      	add	r7, sp, #0
 80167a2:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 80167a4:	2300      	movs	r3, #0
 80167a6:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AU915 )
    switch( getPhy->Attribute )
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	781b      	ldrb	r3, [r3, #0]
 80167ac:	3b01      	subs	r3, #1
 80167ae:	2b37      	cmp	r3, #55	@ 0x37
 80167b0:	f200 8161 	bhi.w	8016a76 <RegionAU915GetPhyParam+0x2da>
 80167b4:	a201      	add	r2, pc, #4	@ (adr r2, 80167bc <RegionAU915GetPhyParam+0x20>)
 80167b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80167ba:	bf00      	nop
 80167bc:	0801689d 	.word	0x0801689d
 80167c0:	080168b1 	.word	0x080168b1
 80167c4:	08016a77 	.word	0x08016a77
 80167c8:	08016a77 	.word	0x08016a77
 80167cc:	08016a77 	.word	0x08016a77
 80167d0:	080168c5 	.word	0x080168c5
 80167d4:	08016a77 	.word	0x08016a77
 80167d8:	0801690b 	.word	0x0801690b
 80167dc:	08016a77 	.word	0x08016a77
 80167e0:	08016911 	.word	0x08016911
 80167e4:	08016917 	.word	0x08016917
 80167e8:	0801691d 	.word	0x0801691d
 80167ec:	08016923 	.word	0x08016923
 80167f0:	0801694b 	.word	0x0801694b
 80167f4:	08016973 	.word	0x08016973
 80167f8:	08016979 	.word	0x08016979
 80167fc:	08016981 	.word	0x08016981
 8016800:	08016989 	.word	0x08016989
 8016804:	08016991 	.word	0x08016991
 8016808:	08016999 	.word	0x08016999
 801680c:	080169a1 	.word	0x080169a1
 8016810:	080169b5 	.word	0x080169b5
 8016814:	080169bb 	.word	0x080169bb
 8016818:	080169c1 	.word	0x080169c1
 801681c:	080169c7 	.word	0x080169c7
 8016820:	080169d3 	.word	0x080169d3
 8016824:	080169df 	.word	0x080169df
 8016828:	080169e5 	.word	0x080169e5
 801682c:	080169ed 	.word	0x080169ed
 8016830:	080169f3 	.word	0x080169f3
 8016834:	080169f9 	.word	0x080169f9
 8016838:	080169ff 	.word	0x080169ff
 801683c:	080168cb 	.word	0x080168cb
 8016840:	08016a77 	.word	0x08016a77
 8016844:	08016a77 	.word	0x08016a77
 8016848:	08016a77 	.word	0x08016a77
 801684c:	08016a77 	.word	0x08016a77
 8016850:	08016a77 	.word	0x08016a77
 8016854:	08016a77 	.word	0x08016a77
 8016858:	08016a77 	.word	0x08016a77
 801685c:	08016a77 	.word	0x08016a77
 8016860:	08016a77 	.word	0x08016a77
 8016864:	08016a77 	.word	0x08016a77
 8016868:	08016a77 	.word	0x08016a77
 801686c:	08016a77 	.word	0x08016a77
 8016870:	08016a77 	.word	0x08016a77
 8016874:	08016a05 	.word	0x08016a05
 8016878:	08016a19 	.word	0x08016a19
 801687c:	08016a27 	.word	0x08016a27
 8016880:	08016a2d 	.word	0x08016a2d
 8016884:	08016a77 	.word	0x08016a77
 8016888:	08016a33 	.word	0x08016a33
 801688c:	08016a47 	.word	0x08016a47
 8016890:	08016a4d 	.word	0x08016a4d
 8016894:	08016a53 	.word	0x08016a53
 8016898:	08016a63 	.word	0x08016a63
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	78db      	ldrb	r3, [r3, #3]
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	d102      	bne.n	80168aa <RegionAU915GetPhyParam+0x10e>
            {
                phyParam.Value = AU915_RX_MIN_DATARATE;
 80168a4:	2308      	movs	r3, #8
 80168a6:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 80168a8:	e0e6      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 80168aa:	2302      	movs	r3, #2
 80168ac:	61bb      	str	r3, [r7, #24]
            break;
 80168ae:	e0e3      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0)
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	789b      	ldrb	r3, [r3, #2]
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d102      	bne.n	80168be <RegionAU915GetPhyParam+0x122>
            {
                phyParam.Value = AU915_TX_MIN_DATARATE;
 80168b8:	2300      	movs	r3, #0
 80168ba:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 80168bc:	e0dc      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 80168be:	2302      	movs	r3, #2
 80168c0:	61bb      	str	r3, [r7, #24]
            break;
 80168c2:	e0d9      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AU915_DEFAULT_DATARATE;
 80168c4:	2302      	movs	r3, #2
 80168c6:	61bb      	str	r3, [r7, #24]
            break;
 80168c8:	e0d6      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80168d0:	733b      	strb	r3, [r7, #12]
 80168d2:	230d      	movs	r3, #13
 80168d4:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AU915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AU915_TX_MIN_DATARATE : AU915_DWELL_LIMIT_DATARATE ),
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	789b      	ldrb	r3, [r3, #2]
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d101      	bne.n	80168e2 <RegionAU915GetPhyParam+0x146>
 80168de:	2300      	movs	r3, #0
 80168e0:	e000      	b.n	80168e4 <RegionAU915GetPhyParam+0x148>
 80168e2:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80168e4:	73bb      	strb	r3, [r7, #14]
 80168e6:	2348      	movs	r3, #72	@ 0x48
 80168e8:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AU915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80168ea:	4b67      	ldr	r3, [pc, #412]	@ (8016a88 <RegionAU915GetPhyParam+0x2ec>)
 80168ec:	681b      	ldr	r3, [r3, #0]
 80168ee:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80168f2:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 80168f4:	4b64      	ldr	r3, [pc, #400]	@ (8016a88 <RegionAU915GetPhyParam+0x2ec>)
 80168f6:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80168f8:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80168fa:	f107 030c 	add.w	r3, r7, #12
 80168fe:	4618      	mov	r0, r3
 8016900:	f001 ff7b 	bl	80187fa <RegionCommonGetNextLowerTxDr>
 8016904:	4603      	mov	r3, r0
 8016906:	61bb      	str	r3, [r7, #24]
            break;
 8016908:	e0b6      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AU915_MAX_TX_POWER;
 801690a:	2300      	movs	r3, #0
 801690c:	61bb      	str	r3, [r7, #24]
            break;
 801690e:	e0b3      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AU915_DEFAULT_TX_POWER;
 8016910:	2300      	movs	r3, #0
 8016912:	61bb      	str	r3, [r7, #24]
            break;
 8016914:	e0b0      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8016916:	2340      	movs	r3, #64	@ 0x40
 8016918:	61bb      	str	r3, [r7, #24]
            break;
 801691a:	e0ad      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 801691c:	2320      	movs	r3, #32
 801691e:	61bb      	str	r3, [r7, #24]
            break;
 8016920:	e0aa      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8016922:	687b      	ldr	r3, [r7, #4]
 8016924:	789b      	ldrb	r3, [r3, #2]
 8016926:	2b00      	cmp	r3, #0
 8016928:	d107      	bne.n	801693a <RegionAU915GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016930:	461a      	mov	r2, r3
 8016932:	4b56      	ldr	r3, [pc, #344]	@ (8016a8c <RegionAU915GetPhyParam+0x2f0>)
 8016934:	5c9b      	ldrb	r3, [r3, r2]
 8016936:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
            }
            break;
 8016938:	e09e      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 801693a:	687b      	ldr	r3, [r7, #4]
 801693c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016940:	461a      	mov	r2, r3
 8016942:	4b53      	ldr	r3, [pc, #332]	@ (8016a90 <RegionAU915GetPhyParam+0x2f4>)
 8016944:	5c9b      	ldrb	r3, [r3, r2]
 8016946:	61bb      	str	r3, [r7, #24]
            break;
 8016948:	e096      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0)
 801694a:	687b      	ldr	r3, [r7, #4]
 801694c:	789b      	ldrb	r3, [r3, #2]
 801694e:	2b00      	cmp	r3, #0
 8016950:	d107      	bne.n	8016962 <RegionAU915GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016958:	461a      	mov	r2, r3
 801695a:	4b4e      	ldr	r3, [pc, #312]	@ (8016a94 <RegionAU915GetPhyParam+0x2f8>)
 801695c:	5c9b      	ldrb	r3, [r3, r2]
 801695e:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
            }
            break;
 8016960:	e08a      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016968:	461a      	mov	r2, r3
 801696a:	4b4b      	ldr	r3, [pc, #300]	@ (8016a98 <RegionAU915GetPhyParam+0x2fc>)
 801696c:	5c9b      	ldrb	r3, [r3, r2]
 801696e:	61bb      	str	r3, [r7, #24]
            break;
 8016970:	e082      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AU915_DUTY_CYCLE_ENABLED;
 8016972:	2300      	movs	r3, #0
 8016974:	61bb      	str	r3, [r7, #24]
            break;
 8016976:	e07f      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AU915_MAX_RX_WINDOW;
 8016978:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 801697c:	61bb      	str	r3, [r7, #24]
            break;
 801697e:	e07b      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8016980:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016984:	61bb      	str	r3, [r7, #24]
            break;
 8016986:	e077      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8016988:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 801698c:	61bb      	str	r3, [r7, #24]
            break;
 801698e:	e073      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016990:	f241 3388 	movw	r3, #5000	@ 0x1388
 8016994:	61bb      	str	r3, [r7, #24]
            break;
 8016996:	e06f      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8016998:	f241 7370 	movw	r3, #6000	@ 0x1770
 801699c:	61bb      	str	r3, [r7, #24]
            break;
 801699e:	e06b      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 80169a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80169a4:	483d      	ldr	r0, [pc, #244]	@ (8016a9c <RegionAU915GetPhyParam+0x300>)
 80169a6:	f002 f813 	bl	80189d0 <randr>
 80169aa:	4603      	mov	r3, r0
 80169ac:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80169b0:	61bb      	str	r3, [r7, #24]
            break;
 80169b2:	e061      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 80169b4:	2300      	movs	r3, #0
 80169b6:	61bb      	str	r3, [r7, #24]
            break;
 80169b8:	e05e      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AU915_RX_WND_2_FREQ;
 80169ba:	4b39      	ldr	r3, [pc, #228]	@ (8016aa0 <RegionAU915GetPhyParam+0x304>)
 80169bc:	61bb      	str	r3, [r7, #24]
            break;
 80169be:	e05b      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 80169c0:	2308      	movs	r3, #8
 80169c2:	61bb      	str	r3, [r7, #24]
            break;
 80169c4:	e058      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80169c6:	4b30      	ldr	r3, [pc, #192]	@ (8016a88 <RegionAU915GetPhyParam+0x2ec>)
 80169c8:	681b      	ldr	r3, [r3, #0]
 80169ca:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80169ce:	61bb      	str	r3, [r7, #24]
            break;
 80169d0:	e052      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80169d2:	4b2d      	ldr	r3, [pc, #180]	@ (8016a88 <RegionAU915GetPhyParam+0x2ec>)
 80169d4:	681b      	ldr	r3, [r3, #0]
 80169d6:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80169da:	61bb      	str	r3, [r7, #24]
            break;
 80169dc:	e04c      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 80169de:	2348      	movs	r3, #72	@ 0x48
 80169e0:	61bb      	str	r3, [r7, #24]
            break;
 80169e2:	e049      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 80169e4:	4b28      	ldr	r3, [pc, #160]	@ (8016a88 <RegionAU915GetPhyParam+0x2ec>)
 80169e6:	681b      	ldr	r3, [r3, #0]
 80169e8:	61bb      	str	r3, [r7, #24]
            break;
 80169ea:	e045      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 80169ec:	2301      	movs	r3, #1
 80169ee:	61bb      	str	r3, [r7, #24]
            break;
 80169f0:	e042      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 80169f2:	2300      	movs	r3, #0
 80169f4:	61bb      	str	r3, [r7, #24]
            break;
 80169f6:	e03f      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 80169f8:	4b2a      	ldr	r3, [pc, #168]	@ (8016aa4 <RegionAU915GetPhyParam+0x308>)
 80169fa:	61bb      	str	r3, [r7, #24]
            break;
 80169fc:	e03c      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 80169fe:	4b2a      	ldr	r3, [pc, #168]	@ (8016aa8 <RegionAU915GetPhyParam+0x30c>)
 8016a00:	61bb      	str	r3, [r7, #24]
            break;
 8016a02:	e039      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	791b      	ldrb	r3, [r3, #4]
 8016a08:	4a28      	ldr	r2, [pc, #160]	@ (8016aac <RegionAU915GetPhyParam+0x310>)
 8016a0a:	4925      	ldr	r1, [pc, #148]	@ (8016aa0 <RegionAU915GetPhyParam+0x304>)
 8016a0c:	4618      	mov	r0, r3
 8016a0e:	f001 f8ef 	bl	8017bf0 <RegionBaseUSCalcDownlinkFrequency>
 8016a12:	4603      	mov	r3, r0
 8016a14:	61bb      	str	r3, [r7, #24]
                                                                AU915_BEACON_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016a16:	e02f      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 8016a18:	2317      	movs	r3, #23
 8016a1a:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 8016a1c:	2304      	movs	r3, #4
 8016a1e:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AU915_RFU2_SIZE;
 8016a20:	2303      	movs	r3, #3
 8016a22:	76bb      	strb	r3, [r7, #26]
            break;
 8016a24:	e028      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 8016a26:	2308      	movs	r3, #8
 8016a28:	61bb      	str	r3, [r7, #24]
            break;
 8016a2a:	e025      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016a2c:	2308      	movs	r3, #8
 8016a2e:	61bb      	str	r3, [r7, #24]
            break;
 8016a30:	e022      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016a32:	687b      	ldr	r3, [r7, #4]
 8016a34:	791b      	ldrb	r3, [r3, #4]
 8016a36:	4a1d      	ldr	r2, [pc, #116]	@ (8016aac <RegionAU915GetPhyParam+0x310>)
 8016a38:	4919      	ldr	r1, [pc, #100]	@ (8016aa0 <RegionAU915GetPhyParam+0x304>)
 8016a3a:	4618      	mov	r0, r3
 8016a3c:	f001 f8d8 	bl	8017bf0 <RegionBaseUSCalcDownlinkFrequency>
 8016a40:	4603      	mov	r3, r0
 8016a42:	61bb      	str	r3, [r7, #24]
                                                                AU915_PING_SLOT_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016a44:	e018      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AU915_PING_SLOT_CHANNEL_DR;
 8016a46:	2308      	movs	r3, #8
 8016a48:	61bb      	str	r3, [r7, #24]
            break;
 8016a4a:	e015      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016a4c:	2308      	movs	r3, #8
 8016a4e:	61bb      	str	r3, [r7, #24]
            break;
 8016a50:	e012      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAU915[getPhy->Datarate];
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016a58:	461a      	mov	r2, r3
 8016a5a:	4b15      	ldr	r3, [pc, #84]	@ (8016ab0 <RegionAU915GetPhyParam+0x314>)
 8016a5c:	5c9b      	ldrb	r3, [r3, r2]
 8016a5e:	61bb      	str	r3, [r7, #24]
            break;
 8016a60:	e00a      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAU915 );
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016a68:	4912      	ldr	r1, [pc, #72]	@ (8016ab4 <RegionAU915GetPhyParam+0x318>)
 8016a6a:	4618      	mov	r0, r3
 8016a6c:	f001 ff18 	bl	80188a0 <RegionCommonGetBandwidth>
 8016a70:	4603      	mov	r3, r0
 8016a72:	61bb      	str	r3, [r7, #24]
            break;
 8016a74:	e000      	b.n	8016a78 <RegionAU915GetPhyParam+0x2dc>
        }
        default:
        {
            break;
 8016a76:	bf00      	nop
        }
    }

#endif /* REGION_AU915 */
    return phyParam;
 8016a78:	69bb      	ldr	r3, [r7, #24]
 8016a7a:	61fb      	str	r3, [r7, #28]
 8016a7c:	69fb      	ldr	r3, [r7, #28]
}
 8016a7e:	4618      	mov	r0, r3
 8016a80:	3720      	adds	r7, #32
 8016a82:	46bd      	mov	sp, r7
 8016a84:	bd80      	pop	{r7, pc}
 8016a86:	bf00      	nop
 8016a88:	20001fa0 	.word	0x20001fa0
 8016a8c:	0802149c 	.word	0x0802149c
 8016a90:	080214bc 	.word	0x080214bc
 8016a94:	080214ac 	.word	0x080214ac
 8016a98:	080214cc 	.word	0x080214cc
 8016a9c:	fffffc18 	.word	0xfffffc18
 8016aa0:	370870a0 	.word	0x370870a0
 8016aa4:	41f00000 	.word	0x41f00000
 8016aa8:	4009999a 	.word	0x4009999a
 8016aac:	000927c0 	.word	0x000927c0
 8016ab0:	08021420 	.word	0x08021420
 8016ab4:	08021430 	.word	0x08021430

08016ab8 <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8016ab8:	b590      	push	{r4, r7, lr}
 8016aba:	b085      	sub	sp, #20
 8016abc:	af02      	add	r7, sp, #8
 8016abe:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceTxBackoffRefTime );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016ac0:	4b11      	ldr	r3, [pc, #68]	@ (8016b08 <RegionAU915SetBandTxDone+0x50>)
 8016ac2:	681a      	ldr	r2, [r3, #0]
 8016ac4:	4b11      	ldr	r3, [pc, #68]	@ (8016b0c <RegionAU915SetBandTxDone+0x54>)
 8016ac6:	6819      	ldr	r1, [r3, #0]
 8016ac8:	687b      	ldr	r3, [r7, #4]
 8016aca:	781b      	ldrb	r3, [r3, #0]
 8016acc:	4618      	mov	r0, r3
 8016ace:	4603      	mov	r3, r0
 8016ad0:	005b      	lsls	r3, r3, #1
 8016ad2:	4403      	add	r3, r0
 8016ad4:	009b      	lsls	r3, r3, #2
 8016ad6:	440b      	add	r3, r1
 8016ad8:	3309      	adds	r3, #9
 8016ada:	781b      	ldrb	r3, [r3, #0]
 8016adc:	4619      	mov	r1, r3
 8016ade:	460b      	mov	r3, r1
 8016ae0:	005b      	lsls	r3, r3, #1
 8016ae2:	440b      	add	r3, r1
 8016ae4:	00db      	lsls	r3, r3, #3
 8016ae6:	18d0      	adds	r0, r2, r3
 8016ae8:	687b      	ldr	r3, [r7, #4]
 8016aea:	6899      	ldr	r1, [r3, #8]
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	785c      	ldrb	r4, [r3, #1]
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	691a      	ldr	r2, [r3, #16]
 8016af4:	9200      	str	r2, [sp, #0]
 8016af6:	68db      	ldr	r3, [r3, #12]
 8016af8:	4622      	mov	r2, r4
 8016afa:	f001 fa8b 	bl	8018014 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceTxBackoffRefTime );
#endif /* REGION_VERSION */
#endif /* REGION_AU915 */
}
 8016afe:	bf00      	nop
 8016b00:	370c      	adds	r7, #12
 8016b02:	46bd      	mov	sp, r7
 8016b04:	bd90      	pop	{r4, r7, pc}
 8016b06:	bf00      	nop
 8016b08:	20001fa4 	.word	0x20001fa4
 8016b0c:	20001fa0 	.word	0x20001fa0

08016b10 <RegionAU915InitDefaults>:

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8016b10:	b580      	push	{r7, lr}
 8016b12:	b08a      	sub	sp, #40	@ 0x28
 8016b14:	af00      	add	r7, sp, #0
 8016b16:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    Band_t bands[AU915_MAX_NB_BANDS] =
 8016b18:	2301      	movs	r3, #1
 8016b1a:	81bb      	strh	r3, [r7, #12]
 8016b1c:	2300      	movs	r3, #0
 8016b1e:	73bb      	strb	r3, [r7, #14]
 8016b20:	2300      	movs	r3, #0
 8016b22:	613b      	str	r3, [r7, #16]
 8016b24:	2300      	movs	r3, #0
 8016b26:	617b      	str	r3, [r7, #20]
 8016b28:	2300      	movs	r3, #0
 8016b2a:	61bb      	str	r3, [r7, #24]
 8016b2c:	2300      	movs	r3, #0
 8016b2e:	61fb      	str	r3, [r7, #28]
 8016b30:	2300      	movs	r3, #0
 8016b32:	f887 3020 	strb.w	r3, [r7, #32]
    {
        AU915_BAND0
    };

    switch( params->Type )
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	7b1b      	ldrb	r3, [r3, #12]
 8016b3a:	2b00      	cmp	r3, #0
 8016b3c:	d007      	beq.n	8016b4e <RegionAU915InitDefaults+0x3e>
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	f2c0 8104 	blt.w	8016d4c <RegionAU915InitDefaults+0x23c>
 8016b44:	3b01      	subs	r3, #1
 8016b46:	2b01      	cmp	r3, #1
 8016b48:	f200 8100 	bhi.w	8016d4c <RegionAU915InitDefaults+0x23c>
 8016b4c:	e0ce      	b.n	8016cec <RegionAU915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	681b      	ldr	r3, [r3, #0]
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	f000 80fc 	beq.w	8016d50 <RegionAU915InitDefaults+0x240>
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	685b      	ldr	r3, [r3, #4]
 8016b5c:	2b00      	cmp	r3, #0
 8016b5e:	f000 80f7 	beq.w	8016d50 <RegionAU915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	681b      	ldr	r3, [r3, #0]
 8016b66:	4a7c      	ldr	r2, [pc, #496]	@ (8016d58 <RegionAU915InitDefaults+0x248>)
 8016b68:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	685b      	ldr	r3, [r3, #4]
 8016b6e:	4a7b      	ldr	r2, [pc, #492]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016b70:	6013      	str	r3, [r2, #0]
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	689b      	ldr	r3, [r3, #8]
 8016b76:	4a7a      	ldr	r2, [pc, #488]	@ (8016d60 <RegionAU915InitDefaults+0x250>)
 8016b78:	6013      	str	r3, [r2, #0]
#endif /* REGION_VERSION */

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8016b7a:	4b77      	ldr	r3, [pc, #476]	@ (8016d58 <RegionAU915InitDefaults+0x248>)
 8016b7c:	681b      	ldr	r3, [r3, #0]
 8016b7e:	2200      	movs	r2, #0
 8016b80:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8016b82:	4b75      	ldr	r3, [pc, #468]	@ (8016d58 <RegionAU915InitDefaults+0x248>)
 8016b84:	681b      	ldr	r3, [r3, #0]
 8016b86:	2200      	movs	r2, #0
 8016b88:	735a      	strb	r2, [r3, #13]

            // Default bands
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 8016b8a:	4b75      	ldr	r3, [pc, #468]	@ (8016d60 <RegionAU915InitDefaults+0x250>)
 8016b8c:	681b      	ldr	r3, [r3, #0]
 8016b8e:	f107 010c 	add.w	r1, r7, #12
 8016b92:	2218      	movs	r2, #24
 8016b94:	4618      	mov	r0, r3
 8016b96:	f001 ff32 	bl	80189fe <memcpy1>
#endif /* REGION_VERSION */

            // Channels
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016b9a:	2300      	movs	r3, #0
 8016b9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016ba0:	e02e      	b.n	8016c00 <RegionAU915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915200000 + i * 200000;
 8016ba2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016ba6:	4a6f      	ldr	r2, [pc, #444]	@ (8016d64 <RegionAU915InitDefaults+0x254>)
 8016ba8:	fb03 f202 	mul.w	r2, r3, r2
 8016bac:	4b6e      	ldr	r3, [pc, #440]	@ (8016d68 <RegionAU915InitDefaults+0x258>)
 8016bae:	4413      	add	r3, r2
 8016bb0:	4a6a      	ldr	r2, [pc, #424]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016bb2:	6811      	ldr	r1, [r2, #0]
 8016bb4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016bb8:	4618      	mov	r0, r3
 8016bba:	4613      	mov	r3, r2
 8016bbc:	005b      	lsls	r3, r3, #1
 8016bbe:	4413      	add	r3, r2
 8016bc0:	009b      	lsls	r3, r3, #2
 8016bc2:	440b      	add	r3, r1
 8016bc4:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8016bc6:	4b65      	ldr	r3, [pc, #404]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016bc8:	6819      	ldr	r1, [r3, #0]
 8016bca:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016bce:	4613      	mov	r3, r2
 8016bd0:	005b      	lsls	r3, r3, #1
 8016bd2:	4413      	add	r3, r2
 8016bd4:	009b      	lsls	r3, r3, #2
 8016bd6:	440b      	add	r3, r1
 8016bd8:	3308      	adds	r3, #8
 8016bda:	2250      	movs	r2, #80	@ 0x50
 8016bdc:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016bde:	4b5f      	ldr	r3, [pc, #380]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016be0:	6819      	ldr	r1, [r3, #0]
 8016be2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016be6:	4613      	mov	r3, r2
 8016be8:	005b      	lsls	r3, r3, #1
 8016bea:	4413      	add	r3, r2
 8016bec:	009b      	lsls	r3, r3, #2
 8016bee:	440b      	add	r3, r1
 8016bf0:	3309      	adds	r3, #9
 8016bf2:	2200      	movs	r2, #0
 8016bf4:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016bfa:	3301      	adds	r3, #1
 8016bfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016c00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016c04:	2b3f      	cmp	r3, #63	@ 0x3f
 8016c06:	d9cc      	bls.n	8016ba2 <RegionAU915InitDefaults+0x92>
            }
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016c08:	2340      	movs	r3, #64	@ 0x40
 8016c0a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016c0e:	e02f      	b.n	8016c70 <RegionAU915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8016c10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016c14:	3b40      	subs	r3, #64	@ 0x40
 8016c16:	4a55      	ldr	r2, [pc, #340]	@ (8016d6c <RegionAU915InitDefaults+0x25c>)
 8016c18:	fb03 f202 	mul.w	r2, r3, r2
 8016c1c:	4b54      	ldr	r3, [pc, #336]	@ (8016d70 <RegionAU915InitDefaults+0x260>)
 8016c1e:	4413      	add	r3, r2
 8016c20:	4a4e      	ldr	r2, [pc, #312]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016c22:	6811      	ldr	r1, [r2, #0]
 8016c24:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016c28:	4618      	mov	r0, r3
 8016c2a:	4613      	mov	r3, r2
 8016c2c:	005b      	lsls	r3, r3, #1
 8016c2e:	4413      	add	r3, r2
 8016c30:	009b      	lsls	r3, r3, #2
 8016c32:	440b      	add	r3, r1
 8016c34:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 8016c36:	4b49      	ldr	r3, [pc, #292]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016c38:	6819      	ldr	r1, [r3, #0]
 8016c3a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016c3e:	4613      	mov	r3, r2
 8016c40:	005b      	lsls	r3, r3, #1
 8016c42:	4413      	add	r3, r2
 8016c44:	009b      	lsls	r3, r3, #2
 8016c46:	440b      	add	r3, r1
 8016c48:	3308      	adds	r3, #8
 8016c4a:	2266      	movs	r2, #102	@ 0x66
 8016c4c:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016c4e:	4b43      	ldr	r3, [pc, #268]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016c50:	6819      	ldr	r1, [r3, #0]
 8016c52:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016c56:	4613      	mov	r3, r2
 8016c58:	005b      	lsls	r3, r3, #1
 8016c5a:	4413      	add	r3, r2
 8016c5c:	009b      	lsls	r3, r3, #2
 8016c5e:	440b      	add	r3, r1
 8016c60:	3309      	adds	r3, #9
 8016c62:	2200      	movs	r2, #0
 8016c64:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016c66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016c6a:	3301      	adds	r3, #1
 8016c6c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016c70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016c74:	2b47      	cmp	r3, #71	@ 0x47
 8016c76:	d9cb      	bls.n	8016c10 <RegionAU915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8016c78:	4b38      	ldr	r3, [pc, #224]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016c7a:	681b      	ldr	r3, [r3, #0]
 8016c7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016c80:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8016c84:	4b35      	ldr	r3, [pc, #212]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016c86:	681b      	ldr	r3, [r3, #0]
 8016c88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016c8c:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8016c90:	4b32      	ldr	r3, [pc, #200]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016c92:	681b      	ldr	r3, [r3, #0]
 8016c94:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016c98:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8016c9c:	4b2f      	ldr	r3, [pc, #188]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016c9e:	681b      	ldr	r3, [r3, #0]
 8016ca0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016ca4:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8016ca8:	4b2c      	ldr	r3, [pc, #176]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016caa:	681b      	ldr	r3, [r3, #0]
 8016cac:	22ff      	movs	r2, #255	@ 0xff
 8016cae:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016cb2:	4b2a      	ldr	r3, [pc, #168]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016cb4:	681b      	ldr	r3, [r3, #0]
 8016cb6:	2200      	movs	r2, #0
 8016cb8:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016cbc:	4b27      	ldr	r3, [pc, #156]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016cc4:	4b25      	ldr	r3, [pc, #148]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016cc6:	681b      	ldr	r3, [r3, #0]
 8016cc8:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016ccc:	2206      	movs	r2, #6
 8016cce:	4619      	mov	r1, r3
 8016cd0:	f001 f97a 	bl	8017fc8 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8016cd4:	4b20      	ldr	r3, [pc, #128]	@ (8016d58 <RegionAU915InitDefaults+0x248>)
 8016cd6:	681b      	ldr	r3, [r3, #0]
 8016cd8:	4618      	mov	r0, r3
 8016cda:	4b20      	ldr	r3, [pc, #128]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016cdc:	681b      	ldr	r3, [r3, #0]
 8016cde:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016ce2:	2206      	movs	r2, #6
 8016ce4:	4619      	mov	r1, r3
 8016ce6:	f001 f96f 	bl	8017fc8 <RegionCommonChanMaskCopy>
            break;
 8016cea:	e032      	b.n	8016d52 <RegionAU915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016cec:	4b1b      	ldr	r3, [pc, #108]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016cee:	681b      	ldr	r3, [r3, #0]
 8016cf0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016cf4:	4b19      	ldr	r3, [pc, #100]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016cfc:	2206      	movs	r2, #6
 8016cfe:	4619      	mov	r1, r3
 8016d00:	f001 f962 	bl	8017fc8 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016d04:	2300      	movs	r3, #0
 8016d06:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016d0a:	e01a      	b.n	8016d42 <RegionAU915InitDefaults+0x232>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8016d0c:	4b12      	ldr	r3, [pc, #72]	@ (8016d58 <RegionAU915InitDefaults+0x248>)
 8016d0e:	681b      	ldr	r3, [r3, #0]
 8016d10:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016d14:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016d18:	4b10      	ldr	r3, [pc, #64]	@ (8016d5c <RegionAU915InitDefaults+0x24c>)
 8016d1a:	681b      	ldr	r3, [r3, #0]
 8016d1c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016d20:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016d24:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016d28:	4b0b      	ldr	r3, [pc, #44]	@ (8016d58 <RegionAU915InitDefaults+0x248>)
 8016d2a:	681b      	ldr	r3, [r3, #0]
 8016d2c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016d30:	4001      	ands	r1, r0
 8016d32:	b289      	uxth	r1, r1
 8016d34:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016d38:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016d3c:	3301      	adds	r3, #1
 8016d3e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016d42:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016d46:	2b05      	cmp	r3, #5
 8016d48:	d9e0      	bls.n	8016d0c <RegionAU915InitDefaults+0x1fc>
            }
            break;
 8016d4a:	e002      	b.n	8016d52 <RegionAU915InitDefaults+0x242>
        }
        default:
        {
            break;
 8016d4c:	bf00      	nop
 8016d4e:	e000      	b.n	8016d52 <RegionAU915InitDefaults+0x242>
                return;
 8016d50:	bf00      	nop
        }
    }
#endif /* REGION_AU915 */
}
 8016d52:	3728      	adds	r7, #40	@ 0x28
 8016d54:	46bd      	mov	sp, r7
 8016d56:	bd80      	pop	{r7, pc}
 8016d58:	20001f9c 	.word	0x20001f9c
 8016d5c:	20001fa0 	.word	0x20001fa0
 8016d60:	20001fa4 	.word	0x20001fa4
 8016d64:	00030d40 	.word	0x00030d40
 8016d68:	368cd800 	.word	0x368cd800
 8016d6c:	00186a00 	.word	0x00186a00
 8016d70:	36978660 	.word	0x36978660

08016d74 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016d74:	b580      	push	{r7, lr}
 8016d76:	b082      	sub	sp, #8
 8016d78:	af00      	add	r7, sp, #0
 8016d7a:	6078      	str	r0, [r7, #4]
 8016d7c:	460b      	mov	r3, r1
 8016d7e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AU915 )
    switch( phyAttribute )
 8016d80:	78fb      	ldrb	r3, [r7, #3]
 8016d82:	2b0f      	cmp	r3, #15
 8016d84:	d87e      	bhi.n	8016e84 <RegionAU915Verify+0x110>
 8016d86:	a201      	add	r2, pc, #4	@ (adr r2, 8016d8c <RegionAU915Verify+0x18>)
 8016d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016d8c:	08016dcd 	.word	0x08016dcd
 8016d90:	08016e85 	.word	0x08016e85
 8016d94:	08016e85 	.word	0x08016e85
 8016d98:	08016e85 	.word	0x08016e85
 8016d9c:	08016e85 	.word	0x08016e85
 8016da0:	08016ddb 	.word	0x08016ddb
 8016da4:	08016ddb 	.word	0x08016ddb
 8016da8:	08016e1f 	.word	0x08016e1f
 8016dac:	08016e85 	.word	0x08016e85
 8016db0:	08016e63 	.word	0x08016e63
 8016db4:	08016e63 	.word	0x08016e63
 8016db8:	08016e85 	.word	0x08016e85
 8016dbc:	08016e85 	.word	0x08016e85
 8016dc0:	08016e85 	.word	0x08016e85
 8016dc4:	08016e85 	.word	0x08016e85
 8016dc8:	08016e81 	.word	0x08016e81
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	4618      	mov	r0, r3
 8016dd2:	f7ff fc6d 	bl	80166b0 <VerifyRfFreq>
 8016dd6:	4603      	mov	r3, r0
 8016dd8:	e055      	b.n	8016e86 <RegionAU915Verify+0x112>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	789b      	ldrb	r3, [r3, #2]
 8016dde:	2b00      	cmp	r3, #0
 8016de0:	d10e      	bne.n	8016e00 <RegionAU915Verify+0x8c>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	f993 3000 	ldrsb.w	r3, [r3]
 8016de8:	220d      	movs	r2, #13
 8016dea:	2100      	movs	r1, #0
 8016dec:	4618      	mov	r0, r3
 8016dee:	f001 f86e 	bl	8017ece <RegionCommonValueInRange>
 8016df2:	4603      	mov	r3, r0
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	bf14      	ite	ne
 8016df8:	2301      	movne	r3, #1
 8016dfa:	2300      	moveq	r3, #0
 8016dfc:	b2db      	uxtb	r3, r3
 8016dfe:	e042      	b.n	8016e86 <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_TX_MAX_DATARATE );
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	f993 3000 	ldrsb.w	r3, [r3]
 8016e06:	220d      	movs	r2, #13
 8016e08:	2102      	movs	r1, #2
 8016e0a:	4618      	mov	r0, r3
 8016e0c:	f001 f85f 	bl	8017ece <RegionCommonValueInRange>
 8016e10:	4603      	mov	r3, r0
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	bf14      	ite	ne
 8016e16:	2301      	movne	r3, #1
 8016e18:	2300      	moveq	r3, #0
 8016e1a:	b2db      	uxtb	r3, r3
 8016e1c:	e033      	b.n	8016e86 <RegionAU915Verify+0x112>
            }
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	789b      	ldrb	r3, [r3, #2]
 8016e22:	2b00      	cmp	r3, #0
 8016e24:	d10e      	bne.n	8016e44 <RegionAU915Verify+0xd0>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	f993 3000 	ldrsb.w	r3, [r3]
 8016e2c:	220d      	movs	r2, #13
 8016e2e:	2108      	movs	r1, #8
 8016e30:	4618      	mov	r0, r3
 8016e32:	f001 f84c 	bl	8017ece <RegionCommonValueInRange>
 8016e36:	4603      	mov	r3, r0
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	bf14      	ite	ne
 8016e3c:	2301      	movne	r3, #1
 8016e3e:	2300      	moveq	r3, #0
 8016e40:	b2db      	uxtb	r3, r3
 8016e42:	e020      	b.n	8016e86 <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	f993 3000 	ldrsb.w	r3, [r3]
 8016e4a:	220d      	movs	r2, #13
 8016e4c:	2102      	movs	r1, #2
 8016e4e:	4618      	mov	r0, r3
 8016e50:	f001 f83d 	bl	8017ece <RegionCommonValueInRange>
 8016e54:	4603      	mov	r3, r0
 8016e56:	2b00      	cmp	r3, #0
 8016e58:	bf14      	ite	ne
 8016e5a:	2301      	movne	r3, #1
 8016e5c:	2300      	moveq	r3, #0
 8016e5e:	b2db      	uxtb	r3, r3
 8016e60:	e011      	b.n	8016e86 <RegionAU915Verify+0x112>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	f993 3000 	ldrsb.w	r3, [r3]
 8016e68:	220e      	movs	r2, #14
 8016e6a:	2100      	movs	r1, #0
 8016e6c:	4618      	mov	r0, r3
 8016e6e:	f001 f82e 	bl	8017ece <RegionCommonValueInRange>
 8016e72:	4603      	mov	r3, r0
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	bf14      	ite	ne
 8016e78:	2301      	movne	r3, #1
 8016e7a:	2300      	moveq	r3, #0
 8016e7c:	b2db      	uxtb	r3, r3
 8016e7e:	e002      	b.n	8016e86 <RegionAU915Verify+0x112>
        }
        case PHY_DUTY_CYCLE:
        {
            return AU915_DUTY_CYCLE_ENABLED;
 8016e80:	2300      	movs	r3, #0
 8016e82:	e000      	b.n	8016e86 <RegionAU915Verify+0x112>
        }
        default:
            return false;
 8016e84:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AU915 */
}
 8016e86:	4618      	mov	r0, r3
 8016e88:	3708      	adds	r7, #8
 8016e8a:	46bd      	mov	sp, r7
 8016e8c:	bd80      	pop	{r7, pc}
 8016e8e:	bf00      	nop

08016e90 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016e90:	b480      	push	{r7}
 8016e92:	b085      	sub	sp, #20
 8016e94:	af00      	add	r7, sp, #0
 8016e96:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8016e98:	687b      	ldr	r3, [r7, #4]
 8016e9a:	7a1b      	ldrb	r3, [r3, #8]
 8016e9c:	2b10      	cmp	r3, #16
 8016e9e:	d15e      	bne.n	8016f5e <RegionAU915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8016ea0:	687b      	ldr	r3, [r7, #4]
 8016ea2:	685b      	ldr	r3, [r3, #4]
 8016ea4:	330f      	adds	r3, #15
 8016ea6:	781b      	ldrb	r3, [r3, #0]
 8016ea8:	2b01      	cmp	r3, #1
 8016eaa:	d15a      	bne.n	8016f62 <RegionAU915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016eac:	2300      	movs	r3, #0
 8016eae:	73fb      	strb	r3, [r7, #15]
 8016eb0:	2300      	movs	r3, #0
 8016eb2:	73bb      	strb	r3, [r7, #14]
 8016eb4:	e04f      	b.n	8016f56 <RegionAU915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	685a      	ldr	r2, [r3, #4]
 8016eba:	7bbb      	ldrb	r3, [r7, #14]
 8016ebc:	4413      	add	r3, r2
 8016ebe:	7819      	ldrb	r1, [r3, #0]
 8016ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8016f6c <RegionAU915ApplyCFList+0xdc>)
 8016ec2:	681b      	ldr	r3, [r3, #0]
 8016ec4:	7bfa      	ldrb	r2, [r7, #15]
 8016ec6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016eca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8016ece:	4b27      	ldr	r3, [pc, #156]	@ (8016f6c <RegionAU915ApplyCFList+0xdc>)
 8016ed0:	681b      	ldr	r3, [r3, #0]
 8016ed2:	7bfa      	ldrb	r2, [r7, #15]
 8016ed4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016ed8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	685a      	ldr	r2, [r3, #4]
 8016ee0:	7bbb      	ldrb	r3, [r7, #14]
 8016ee2:	3301      	adds	r3, #1
 8016ee4:	4413      	add	r3, r2
 8016ee6:	781b      	ldrb	r3, [r3, #0]
 8016ee8:	021b      	lsls	r3, r3, #8
 8016eea:	b299      	uxth	r1, r3
 8016eec:	4b1f      	ldr	r3, [pc, #124]	@ (8016f6c <RegionAU915ApplyCFList+0xdc>)
 8016eee:	681b      	ldr	r3, [r3, #0]
 8016ef0:	7bfa      	ldrb	r2, [r7, #15]
 8016ef2:	4301      	orrs	r1, r0
 8016ef4:	b289      	uxth	r1, r1
 8016ef6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016efa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 8016efe:	7bfb      	ldrb	r3, [r7, #15]
 8016f00:	2b04      	cmp	r3, #4
 8016f02:	d10f      	bne.n	8016f24 <RegionAU915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8016f04:	4b19      	ldr	r3, [pc, #100]	@ (8016f6c <RegionAU915ApplyCFList+0xdc>)
 8016f06:	681b      	ldr	r3, [r3, #0]
 8016f08:	7bfa      	ldrb	r2, [r7, #15]
 8016f0a:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016f0e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016f12:	4b16      	ldr	r3, [pc, #88]	@ (8016f6c <RegionAU915ApplyCFList+0xdc>)
 8016f14:	681b      	ldr	r3, [r3, #0]
 8016f16:	7bfa      	ldrb	r2, [r7, #15]
 8016f18:	b2c9      	uxtb	r1, r1
 8016f1a:	b289      	uxth	r1, r1
 8016f1c:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016f20:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8016f24:	4b12      	ldr	r3, [pc, #72]	@ (8016f70 <RegionAU915ApplyCFList+0xe0>)
 8016f26:	681b      	ldr	r3, [r3, #0]
 8016f28:	7bfa      	ldrb	r2, [r7, #15]
 8016f2a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8016f6c <RegionAU915ApplyCFList+0xdc>)
 8016f30:	681b      	ldr	r3, [r3, #0]
 8016f32:	7bfa      	ldrb	r2, [r7, #15]
 8016f34:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016f38:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8016f70 <RegionAU915ApplyCFList+0xe0>)
 8016f3e:	681b      	ldr	r3, [r3, #0]
 8016f40:	7bfa      	ldrb	r2, [r7, #15]
 8016f42:	4001      	ands	r1, r0
 8016f44:	b289      	uxth	r1, r1
 8016f46:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016f4a:	7bfb      	ldrb	r3, [r7, #15]
 8016f4c:	3301      	adds	r3, #1
 8016f4e:	73fb      	strb	r3, [r7, #15]
 8016f50:	7bbb      	ldrb	r3, [r7, #14]
 8016f52:	3302      	adds	r3, #2
 8016f54:	73bb      	strb	r3, [r7, #14]
 8016f56:	7bfb      	ldrb	r3, [r7, #15]
 8016f58:	2b04      	cmp	r3, #4
 8016f5a:	d9ac      	bls.n	8016eb6 <RegionAU915ApplyCFList+0x26>
 8016f5c:	e002      	b.n	8016f64 <RegionAU915ApplyCFList+0xd4>
        return;
 8016f5e:	bf00      	nop
 8016f60:	e000      	b.n	8016f64 <RegionAU915ApplyCFList+0xd4>
        return;
 8016f62:	bf00      	nop
    }
#endif /* REGION_AU915 */
}
 8016f64:	3714      	adds	r7, #20
 8016f66:	46bd      	mov	sp, r7
 8016f68:	bc80      	pop	{r7}
 8016f6a:	4770      	bx	lr
 8016f6c:	20001fa0 	.word	0x20001fa0
 8016f70:	20001f9c 	.word	0x20001f9c

08016f74 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8016f74:	b580      	push	{r7, lr}
 8016f76:	b084      	sub	sp, #16
 8016f78:	af00      	add	r7, sp, #0
 8016f7a:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    switch( chanMaskSet->ChannelsMaskType )
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	791b      	ldrb	r3, [r3, #4]
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	d002      	beq.n	8016f8a <RegionAU915ChanMaskSet+0x16>
 8016f84:	2b01      	cmp	r3, #1
 8016f86:	d036      	beq.n	8016ff6 <RegionAU915ChanMaskSet+0x82>
 8016f88:	e040      	b.n	801700c <RegionAU915ChanMaskSet+0x98>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016f8a:	4b24      	ldr	r3, [pc, #144]	@ (801701c <RegionAU915ChanMaskSet+0xa8>)
 8016f8c:	681b      	ldr	r3, [r3, #0]
 8016f8e:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016f92:	687b      	ldr	r3, [r7, #4]
 8016f94:	681b      	ldr	r3, [r3, #0]
 8016f96:	2206      	movs	r2, #6
 8016f98:	4619      	mov	r1, r3
 8016f9a:	f001 f815 	bl	8017fc8 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8016f9e:	4b1f      	ldr	r3, [pc, #124]	@ (801701c <RegionAU915ChanMaskSet+0xa8>)
 8016fa0:	681b      	ldr	r3, [r3, #0]
 8016fa2:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 8016fa6:	4b1d      	ldr	r3, [pc, #116]	@ (801701c <RegionAU915ChanMaskSet+0xa8>)
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	b2d2      	uxtb	r2, r2
 8016fac:	b292      	uxth	r2, r2
 8016fae:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016fb2:	4b1a      	ldr	r3, [pc, #104]	@ (801701c <RegionAU915ChanMaskSet+0xa8>)
 8016fb4:	681b      	ldr	r3, [r3, #0]
 8016fb6:	2200      	movs	r2, #0
 8016fb8:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < 6; i++ )
 8016fbc:	2300      	movs	r3, #0
 8016fbe:	73fb      	strb	r3, [r7, #15]
 8016fc0:	e015      	b.n	8016fee <RegionAU915ChanMaskSet+0x7a>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8016fc2:	4b17      	ldr	r3, [pc, #92]	@ (8017020 <RegionAU915ChanMaskSet+0xac>)
 8016fc4:	681b      	ldr	r3, [r3, #0]
 8016fc6:	7bfa      	ldrb	r2, [r7, #15]
 8016fc8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016fcc:	4b13      	ldr	r3, [pc, #76]	@ (801701c <RegionAU915ChanMaskSet+0xa8>)
 8016fce:	681b      	ldr	r3, [r3, #0]
 8016fd0:	7bfa      	ldrb	r2, [r7, #15]
 8016fd2:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016fd6:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016fda:	4b11      	ldr	r3, [pc, #68]	@ (8017020 <RegionAU915ChanMaskSet+0xac>)
 8016fdc:	681b      	ldr	r3, [r3, #0]
 8016fde:	7bfa      	ldrb	r2, [r7, #15]
 8016fe0:	4001      	ands	r1, r0
 8016fe2:	b289      	uxth	r1, r1
 8016fe4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8016fe8:	7bfb      	ldrb	r3, [r7, #15]
 8016fea:	3301      	adds	r3, #1
 8016fec:	73fb      	strb	r3, [r7, #15]
 8016fee:	7bfb      	ldrb	r3, [r7, #15]
 8016ff0:	2b05      	cmp	r3, #5
 8016ff2:	d9e6      	bls.n	8016fc2 <RegionAU915ChanMaskSet+0x4e>
            }
            break;
 8016ff4:	e00c      	b.n	8017010 <RegionAU915ChanMaskSet+0x9c>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016ff6:	4b09      	ldr	r3, [pc, #36]	@ (801701c <RegionAU915ChanMaskSet+0xa8>)
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8016ffe:	687b      	ldr	r3, [r7, #4]
 8017000:	681b      	ldr	r3, [r3, #0]
 8017002:	2206      	movs	r2, #6
 8017004:	4619      	mov	r1, r3
 8017006:	f000 ffdf 	bl	8017fc8 <RegionCommonChanMaskCopy>
            break;
 801700a:	e001      	b.n	8017010 <RegionAU915ChanMaskSet+0x9c>
        }
        default:
            return false;
 801700c:	2300      	movs	r3, #0
 801700e:	e000      	b.n	8017012 <RegionAU915ChanMaskSet+0x9e>
    }
    return true;
 8017010:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8017012:	4618      	mov	r0, r3
 8017014:	3710      	adds	r7, #16
 8017016:	46bd      	mov	sp, r7
 8017018:	bd80      	pop	{r7, pc}
 801701a:	bf00      	nop
 801701c:	20001fa0 	.word	0x20001fa0
 8017020:	20001f9c 	.word	0x20001f9c

08017024 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8017024:	b580      	push	{r7, lr}
 8017026:	b088      	sub	sp, #32
 8017028:	af02      	add	r7, sp, #8
 801702a:	60ba      	str	r2, [r7, #8]
 801702c:	607b      	str	r3, [r7, #4]
 801702e:	4603      	mov	r3, r0
 8017030:	73fb      	strb	r3, [r7, #15]
 8017032:	460b      	mov	r3, r1
 8017034:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AU915 )
    uint32_t tSymbolInUs = 0;
 8017036:	2300      	movs	r3, #0
 8017038:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 801703a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801703e:	2b0d      	cmp	r3, #13
 8017040:	bfa8      	it	ge
 8017042:	230d      	movge	r3, #13
 8017044:	b25a      	sxtb	r2, r3
 8017046:	687b      	ldr	r3, [r7, #4]
 8017048:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAU915 );
 801704a:	687b      	ldr	r3, [r7, #4]
 801704c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017050:	4916      	ldr	r1, [pc, #88]	@ (80170ac <RegionAU915ComputeRxWindowParameters+0x88>)
 8017052:	4618      	mov	r0, r3
 8017054:	f001 fc24 	bl	80188a0 <RegionCommonGetBandwidth>
 8017058:	4603      	mov	r3, r0
 801705a:	b2da      	uxtb	r2, r3
 801705c:	687b      	ldr	r3, [r7, #4]
 801705e:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8017060:	687b      	ldr	r3, [r7, #4]
 8017062:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017066:	461a      	mov	r2, r3
 8017068:	4b11      	ldr	r3, [pc, #68]	@ (80170b0 <RegionAU915ComputeRxWindowParameters+0x8c>)
 801706a:	5c9a      	ldrb	r2, [r3, r2]
 801706c:	687b      	ldr	r3, [r7, #4]
 801706e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017072:	4619      	mov	r1, r3
 8017074:	4b0d      	ldr	r3, [pc, #52]	@ (80170ac <RegionAU915ComputeRxWindowParameters+0x88>)
 8017076:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801707a:	4619      	mov	r1, r3
 801707c:	4610      	mov	r0, r2
 801707e:	f001 f99d 	bl	80183bc <RegionCommonComputeSymbolTimeLoRa>
 8017082:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8017084:	4b0b      	ldr	r3, [pc, #44]	@ (80170b4 <RegionAU915ComputeRxWindowParameters+0x90>)
 8017086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8017088:	4798      	blx	r3
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	3308      	adds	r3, #8
 801708e:	687a      	ldr	r2, [r7, #4]
 8017090:	320c      	adds	r2, #12
 8017092:	7bb9      	ldrb	r1, [r7, #14]
 8017094:	9201      	str	r2, [sp, #4]
 8017096:	9300      	str	r3, [sp, #0]
 8017098:	4603      	mov	r3, r0
 801709a:	68ba      	ldr	r2, [r7, #8]
 801709c:	6978      	ldr	r0, [r7, #20]
 801709e:	f001 f9a3 	bl	80183e8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AU915 */
}
 80170a2:	bf00      	nop
 80170a4:	3718      	adds	r7, #24
 80170a6:	46bd      	mov	sp, r7
 80170a8:	bd80      	pop	{r7, pc}
 80170aa:	bf00      	nop
 80170ac:	08021430 	.word	0x08021430
 80170b0:	08021420 	.word	0x08021420
 80170b4:	080214dc 	.word	0x080214dc

080170b8 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80170b8:	b590      	push	{r4, r7, lr}
 80170ba:	b091      	sub	sp, #68	@ 0x44
 80170bc:	af0a      	add	r7, sp, #40	@ 0x28
 80170be:	6078      	str	r0, [r7, #4]
 80170c0:	6039      	str	r1, [r7, #0]
#if defined( REGION_AU915 )
    int8_t dr = rxConfig->Datarate;
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	785b      	ldrb	r3, [r3, #1]
 80170c6:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80170c8:	2300      	movs	r3, #0
 80170ca:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 80170cc:	2300      	movs	r3, #0
 80170ce:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80170d0:	687b      	ldr	r3, [r7, #4]
 80170d2:	685b      	ldr	r3, [r3, #4]
 80170d4:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80170d6:	4b34      	ldr	r3, [pc, #208]	@ (80171a8 <RegionAU915RxConfig+0xf0>)
 80170d8:	685b      	ldr	r3, [r3, #4]
 80170da:	4798      	blx	r3
 80170dc:	4603      	mov	r3, r0
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d001      	beq.n	80170e6 <RegionAU915RxConfig+0x2e>
    {
        return false;
 80170e2:	2300      	movs	r3, #0
 80170e4:	e05c      	b.n	80171a0 <RegionAU915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80170e6:	687b      	ldr	r3, [r7, #4]
 80170e8:	7cdb      	ldrb	r3, [r3, #19]
 80170ea:	2b00      	cmp	r3, #0
 80170ec:	d109      	bne.n	8017102 <RegionAU915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 80170ee:	687b      	ldr	r3, [r7, #4]
 80170f0:	781b      	ldrb	r3, [r3, #0]
 80170f2:	f003 0307 	and.w	r3, r3, #7
 80170f6:	4a2d      	ldr	r2, [pc, #180]	@ (80171ac <RegionAU915RxConfig+0xf4>)
 80170f8:	fb03 f202 	mul.w	r2, r3, r2
 80170fc:	4b2c      	ldr	r3, [pc, #176]	@ (80171b0 <RegionAU915RxConfig+0xf8>)
 80170fe:	4413      	add	r3, r2
 8017100:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 8017102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017106:	4a2b      	ldr	r2, [pc, #172]	@ (80171b4 <RegionAU915RxConfig+0xfc>)
 8017108:	5cd3      	ldrb	r3, [r2, r3]
 801710a:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801710c:	4b26      	ldr	r3, [pc, #152]	@ (80171a8 <RegionAU915RxConfig+0xf0>)
 801710e:	68db      	ldr	r3, [r3, #12]
 8017110:	6938      	ldr	r0, [r7, #16]
 8017112:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8017114:	4b24      	ldr	r3, [pc, #144]	@ (80171a8 <RegionAU915RxConfig+0xf0>)
 8017116:	699c      	ldr	r4, [r3, #24]
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	789b      	ldrb	r3, [r3, #2]
 801711c:	4618      	mov	r0, r3
 801711e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8017122:	687b      	ldr	r3, [r7, #4]
 8017124:	689b      	ldr	r3, [r3, #8]
 8017126:	b29b      	uxth	r3, r3
 8017128:	687a      	ldr	r2, [r7, #4]
 801712a:	7c92      	ldrb	r2, [r2, #18]
 801712c:	9209      	str	r2, [sp, #36]	@ 0x24
 801712e:	2201      	movs	r2, #1
 8017130:	9208      	str	r2, [sp, #32]
 8017132:	2200      	movs	r2, #0
 8017134:	9207      	str	r2, [sp, #28]
 8017136:	2200      	movs	r2, #0
 8017138:	9206      	str	r2, [sp, #24]
 801713a:	2200      	movs	r2, #0
 801713c:	9205      	str	r2, [sp, #20]
 801713e:	2200      	movs	r2, #0
 8017140:	9204      	str	r2, [sp, #16]
 8017142:	2200      	movs	r2, #0
 8017144:	9203      	str	r2, [sp, #12]
 8017146:	9302      	str	r3, [sp, #8]
 8017148:	2308      	movs	r3, #8
 801714a:	9301      	str	r3, [sp, #4]
 801714c:	2300      	movs	r3, #0
 801714e:	9300      	str	r3, [sp, #0]
 8017150:	2301      	movs	r3, #1
 8017152:	460a      	mov	r2, r1
 8017154:	4601      	mov	r1, r0
 8017156:	2001      	movs	r0, #1
 8017158:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801715a:	687b      	ldr	r3, [r7, #4]
 801715c:	7c5b      	ldrb	r3, [r3, #17]
 801715e:	2b00      	cmp	r3, #0
 8017160:	d005      	beq.n	801716e <RegionAU915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 8017162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017166:	4a14      	ldr	r2, [pc, #80]	@ (80171b8 <RegionAU915RxConfig+0x100>)
 8017168:	5cd3      	ldrb	r3, [r2, r3]
 801716a:	75fb      	strb	r3, [r7, #23]
 801716c:	e004      	b.n	8017178 <RegionAU915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 801716e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017172:	4a12      	ldr	r2, [pc, #72]	@ (80171bc <RegionAU915RxConfig+0x104>)
 8017174:	5cd3      	ldrb	r3, [r2, r3]
 8017176:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8017178:	4b0b      	ldr	r3, [pc, #44]	@ (80171a8 <RegionAU915RxConfig+0xf0>)
 801717a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801717c:	7dfa      	ldrb	r2, [r7, #23]
 801717e:	320d      	adds	r2, #13
 8017180:	b2d2      	uxtb	r2, r2
 8017182:	4611      	mov	r1, r2
 8017184:	2001      	movs	r0, #1
 8017186:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	7cdb      	ldrb	r3, [r3, #19]
 801718c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017190:	6939      	ldr	r1, [r7, #16]
 8017192:	4618      	mov	r0, r3
 8017194:	f001 fba2 	bl	80188dc <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8017198:	683b      	ldr	r3, [r7, #0]
 801719a:	7bfa      	ldrb	r2, [r7, #15]
 801719c:	701a      	strb	r2, [r3, #0]
    return true;
 801719e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80171a0:	4618      	mov	r0, r3
 80171a2:	371c      	adds	r7, #28
 80171a4:	46bd      	mov	sp, r7
 80171a6:	bd90      	pop	{r4, r7, pc}
 80171a8:	080214dc 	.word	0x080214dc
 80171ac:	000927c0 	.word	0x000927c0
 80171b0:	370870a0 	.word	0x370870a0
 80171b4:	08021420 	.word	0x08021420
 80171b8:	080214ac 	.word	0x080214ac
 80171bc:	0802149c 	.word	0x0802149c

080171c0 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80171c0:	b590      	push	{r4, r7, lr}
 80171c2:	b093      	sub	sp, #76	@ 0x4c
 80171c4:	af0a      	add	r7, sp, #40	@ 0x28
 80171c6:	60f8      	str	r0, [r7, #12]
 80171c8:	60b9      	str	r1, [r7, #8]
 80171ca:	607a      	str	r2, [r7, #4]
#if defined( REGION_AU915 )
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 80171cc:	68fb      	ldr	r3, [r7, #12]
 80171ce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80171d2:	461a      	mov	r2, r3
 80171d4:	4b47      	ldr	r3, [pc, #284]	@ (80172f4 <RegionAU915TxConfig+0x134>)
 80171d6:	5c9b      	ldrb	r3, [r3, r2]
 80171d8:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 80171da:	68fb      	ldr	r3, [r7, #12]
 80171dc:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80171e0:	4b45      	ldr	r3, [pc, #276]	@ (80172f8 <RegionAU915TxConfig+0x138>)
 80171e2:	681a      	ldr	r2, [r3, #0]
 80171e4:	4b45      	ldr	r3, [pc, #276]	@ (80172fc <RegionAU915TxConfig+0x13c>)
 80171e6:	6819      	ldr	r1, [r3, #0]
 80171e8:	68fb      	ldr	r3, [r7, #12]
 80171ea:	781b      	ldrb	r3, [r3, #0]
 80171ec:	461c      	mov	r4, r3
 80171ee:	4623      	mov	r3, r4
 80171f0:	005b      	lsls	r3, r3, #1
 80171f2:	4423      	add	r3, r4
 80171f4:	009b      	lsls	r3, r3, #2
 80171f6:	440b      	add	r3, r1
 80171f8:	3309      	adds	r3, #9
 80171fa:	781b      	ldrb	r3, [r3, #0]
 80171fc:	4619      	mov	r1, r3
 80171fe:	460b      	mov	r3, r1
 8017200:	005b      	lsls	r3, r3, #1
 8017202:	440b      	add	r3, r1
 8017204:	00db      	lsls	r3, r3, #3
 8017206:	4413      	add	r3, r2
 8017208:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801720c:	4619      	mov	r1, r3
 801720e:	f001 fb32 	bl	8018876 <RegionCommonLimitTxPower>
 8017212:	4603      	mov	r3, r0
 8017214:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAU915 );
 8017216:	68fb      	ldr	r3, [r7, #12]
 8017218:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801721c:	4938      	ldr	r1, [pc, #224]	@ (8017300 <RegionAU915TxConfig+0x140>)
 801721e:	4618      	mov	r0, r3
 8017220:	f001 fb3e 	bl	80188a0 <RegionCommonGetBandwidth>
 8017224:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8017226:	2300      	movs	r3, #0
 8017228:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801722a:	68fb      	ldr	r3, [r7, #12]
 801722c:	6859      	ldr	r1, [r3, #4]
 801722e:	68fb      	ldr	r3, [r7, #12]
 8017230:	689a      	ldr	r2, [r3, #8]
 8017232:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8017236:	4618      	mov	r0, r3
 8017238:	f001 f98e 	bl	8018558 <RegionCommonComputeTxPower>
 801723c:	4603      	mov	r3, r0
 801723e:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8017240:	4b30      	ldr	r3, [pc, #192]	@ (8017304 <RegionAU915TxConfig+0x144>)
 8017242:	68da      	ldr	r2, [r3, #12]
 8017244:	4b2d      	ldr	r3, [pc, #180]	@ (80172fc <RegionAU915TxConfig+0x13c>)
 8017246:	6819      	ldr	r1, [r3, #0]
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	781b      	ldrb	r3, [r3, #0]
 801724c:	4618      	mov	r0, r3
 801724e:	4603      	mov	r3, r0
 8017250:	005b      	lsls	r3, r3, #1
 8017252:	4403      	add	r3, r0
 8017254:	009b      	lsls	r3, r3, #2
 8017256:	440b      	add	r3, r1
 8017258:	681b      	ldr	r3, [r3, #0]
 801725a:	4618      	mov	r0, r3
 801725c:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801725e:	4b29      	ldr	r3, [pc, #164]	@ (8017304 <RegionAU915TxConfig+0x144>)
 8017260:	69dc      	ldr	r4, [r3, #28]
 8017262:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8017266:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801726a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801726e:	9208      	str	r2, [sp, #32]
 8017270:	2200      	movs	r2, #0
 8017272:	9207      	str	r2, [sp, #28]
 8017274:	2200      	movs	r2, #0
 8017276:	9206      	str	r2, [sp, #24]
 8017278:	2200      	movs	r2, #0
 801727a:	9205      	str	r2, [sp, #20]
 801727c:	2201      	movs	r2, #1
 801727e:	9204      	str	r2, [sp, #16]
 8017280:	2200      	movs	r2, #0
 8017282:	9203      	str	r2, [sp, #12]
 8017284:	2208      	movs	r2, #8
 8017286:	9202      	str	r2, [sp, #8]
 8017288:	2201      	movs	r2, #1
 801728a:	9201      	str	r2, [sp, #4]
 801728c:	9300      	str	r3, [sp, #0]
 801728e:	69bb      	ldr	r3, [r7, #24]
 8017290:	2200      	movs	r2, #0
 8017292:	2001      	movs	r0, #1
 8017294:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8017296:	4b19      	ldr	r3, [pc, #100]	@ (80172fc <RegionAU915TxConfig+0x13c>)
 8017298:	681a      	ldr	r2, [r3, #0]
 801729a:	68fb      	ldr	r3, [r7, #12]
 801729c:	781b      	ldrb	r3, [r3, #0]
 801729e:	4619      	mov	r1, r3
 80172a0:	460b      	mov	r3, r1
 80172a2:	005b      	lsls	r3, r3, #1
 80172a4:	440b      	add	r3, r1
 80172a6:	009b      	lsls	r3, r3, #2
 80172a8:	4413      	add	r3, r2
 80172aa:	681a      	ldr	r2, [r3, #0]
 80172ac:	68fb      	ldr	r3, [r7, #12]
 80172ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80172b2:	4619      	mov	r1, r3
 80172b4:	4610      	mov	r0, r2
 80172b6:	f001 fb43 	bl	8018940 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 80172ba:	4b12      	ldr	r3, [pc, #72]	@ (8017304 <RegionAU915TxConfig+0x144>)
 80172bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80172be:	68fa      	ldr	r2, [r7, #12]
 80172c0:	8992      	ldrh	r2, [r2, #12]
 80172c2:	b2d2      	uxtb	r2, r2
 80172c4:	4611      	mov	r1, r2
 80172c6:	2001      	movs	r0, #1
 80172c8:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80172ca:	68fb      	ldr	r3, [r7, #12]
 80172cc:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80172d0:	68fb      	ldr	r3, [r7, #12]
 80172d2:	899b      	ldrh	r3, [r3, #12]
 80172d4:	4619      	mov	r1, r3
 80172d6:	4610      	mov	r0, r2
 80172d8:	f7ff fa30 	bl	801673c <GetTimeOnAir>
 80172dc:	4602      	mov	r2, r0
 80172de:	687b      	ldr	r3, [r7, #4]
 80172e0:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 80172e2:	68bb      	ldr	r3, [r7, #8]
 80172e4:	7fba      	ldrb	r2, [r7, #30]
 80172e6:	701a      	strb	r2, [r3, #0]
    return true;
 80172e8:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80172ea:	4618      	mov	r0, r3
 80172ec:	3724      	adds	r7, #36	@ 0x24
 80172ee:	46bd      	mov	sp, r7
 80172f0:	bd90      	pop	{r4, r7, pc}
 80172f2:	bf00      	nop
 80172f4:	08021420 	.word	0x08021420
 80172f8:	20001fa4 	.word	0x20001fa4
 80172fc:	20001fa0 	.word	0x20001fa0
 8017300:	08021430 	.word	0x08021430
 8017304:	080214dc 	.word	0x080214dc

08017308 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8017308:	b590      	push	{r4, r7, lr}
 801730a:	b097      	sub	sp, #92	@ 0x5c
 801730c:	af00      	add	r7, sp, #0
 801730e:	60f8      	str	r0, [r7, #12]
 8017310:	60b9      	str	r1, [r7, #8]
 8017312:	607a      	str	r2, [r7, #4]
 8017314:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8017316:	2307      	movs	r3, #7
 8017318:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_AU915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801731c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017320:	2200      	movs	r2, #0
 8017322:	601a      	str	r2, [r3, #0]
 8017324:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8017326:	2300      	movs	r3, #0
 8017328:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 801732c:	2300      	movs	r3, #0
 801732e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8017332:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017336:	2200      	movs	r2, #0
 8017338:	601a      	str	r2, [r3, #0]
 801733a:	605a      	str	r2, [r3, #4]
 801733c:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, 6 );
 801733e:	4b97      	ldr	r3, [pc, #604]	@ (801759c <RegionAU915LinkAdrReq+0x294>)
 8017340:	681b      	ldr	r3, [r3, #0]
 8017342:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 8017346:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801734a:	2206      	movs	r2, #6
 801734c:	4618      	mov	r0, r3
 801734e:	f000 fe3b 	bl	8017fc8 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017352:	e11b      	b.n	801758c <RegionAU915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8017354:	68fb      	ldr	r3, [r7, #12]
 8017356:	685a      	ldr	r2, [r3, #4]
 8017358:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801735c:	4413      	add	r3, r2
 801735e:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017362:	4611      	mov	r1, r2
 8017364:	4618      	mov	r0, r3
 8017366:	f000 ff4f 	bl	8018208 <RegionCommonParseLinkAdrReq>
 801736a:	4603      	mov	r3, r0
 801736c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 8017370:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8017374:	2b00      	cmp	r3, #0
 8017376:	f000 8113 	beq.w	80175a0 <RegionAU915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801737a:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801737e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8017382:	4413      	add	r3, r2
 8017384:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8017388:	2307      	movs	r3, #7
 801738a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801738e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8017392:	2b06      	cmp	r3, #6
 8017394:	d116      	bne.n	80173c4 <RegionAU915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8017396:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801739a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 801739e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80173a2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 80173a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80173aa:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 80173ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80173b2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 80173b6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80173ba:	b2db      	uxtb	r3, r3
 80173bc:	b29b      	uxth	r3, r3
 80173be:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80173c2:	e0e3      	b.n	801758c <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 80173c4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80173c8:	2b07      	cmp	r3, #7
 80173ca:	d112      	bne.n	80173f2 <RegionAU915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 80173cc:	2300      	movs	r3, #0
 80173ce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 80173d2:	2300      	movs	r3, #0
 80173d4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 80173d8:	2300      	movs	r3, #0
 80173da:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 80173de:	2300      	movs	r3, #0
 80173e0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 80173e4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80173e8:	b2db      	uxtb	r3, r3
 80173ea:	b29b      	uxth	r3, r3
 80173ec:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80173f0:	e0cc      	b.n	801758c <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 80173f2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80173f6:	2b05      	cmp	r3, #5
 80173f8:	f040 80bf 	bne.w	801757a <RegionAU915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 80173fc:	2301      	movs	r3, #1
 80173fe:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8017402:	2300      	movs	r3, #0
 8017404:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8017408:	2300      	movs	r3, #0
 801740a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801740e:	e0ae      	b.n	801756e <RegionAU915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8017410:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8017414:	b2da      	uxtb	r2, r3
 8017416:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801741a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801741e:	fa01 f303 	lsl.w	r3, r1, r3
 8017422:	4013      	ands	r3, r2
 8017424:	2b00      	cmp	r3, #0
 8017426:	d04d      	beq.n	80174c4 <RegionAU915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 8017428:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801742c:	f003 0301 	and.w	r3, r3, #1
 8017430:	b2db      	uxtb	r3, r3
 8017432:	2b00      	cmp	r3, #0
 8017434:	d120      	bne.n	8017478 <RegionAU915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8017436:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801743a:	005b      	lsls	r3, r3, #1
 801743c:	3358      	adds	r3, #88	@ 0x58
 801743e:	443b      	add	r3, r7
 8017440:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017444:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017448:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 801744c:	b292      	uxth	r2, r2
 801744e:	005b      	lsls	r3, r3, #1
 8017450:	3358      	adds	r3, #88	@ 0x58
 8017452:	443b      	add	r3, r7
 8017454:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8017458:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801745c:	b21a      	sxth	r2, r3
 801745e:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017462:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017466:	fa01 f303 	lsl.w	r3, r1, r3
 801746a:	b21b      	sxth	r3, r3
 801746c:	4313      	orrs	r3, r2
 801746e:	b21b      	sxth	r3, r3
 8017470:	b29b      	uxth	r3, r3
 8017472:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8017476:	e075      	b.n	8017564 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8017478:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801747c:	005b      	lsls	r3, r3, #1
 801747e:	3358      	adds	r3, #88	@ 0x58
 8017480:	443b      	add	r3, r7
 8017482:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017486:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801748a:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 801748e:	b292      	uxth	r2, r2
 8017490:	005b      	lsls	r3, r3, #1
 8017492:	3358      	adds	r3, #88	@ 0x58
 8017494:	443b      	add	r3, r7
 8017496:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801749a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801749e:	b21a      	sxth	r2, r3
 80174a0:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80174a4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80174a8:	fa01 f303 	lsl.w	r3, r1, r3
 80174ac:	b21b      	sxth	r3, r3
 80174ae:	4313      	orrs	r3, r2
 80174b0:	b21b      	sxth	r3, r3
 80174b2:	b29b      	uxth	r3, r3
 80174b4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80174b8:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80174bc:	3301      	adds	r3, #1
 80174be:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 80174c2:	e04f      	b.n	8017564 <RegionAU915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 80174c4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80174c8:	f003 0301 	and.w	r3, r3, #1
 80174cc:	b2db      	uxtb	r3, r3
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d122      	bne.n	8017518 <RegionAU915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 80174d2:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80174d6:	005b      	lsls	r3, r3, #1
 80174d8:	3358      	adds	r3, #88	@ 0x58
 80174da:	443b      	add	r3, r7
 80174dc:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80174e0:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80174e4:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80174e8:	b292      	uxth	r2, r2
 80174ea:	005b      	lsls	r3, r3, #1
 80174ec:	3358      	adds	r3, #88	@ 0x58
 80174ee:	443b      	add	r3, r7
 80174f0:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80174f4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80174f8:	b21a      	sxth	r2, r3
 80174fa:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80174fe:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017502:	fa01 f303 	lsl.w	r3, r1, r3
 8017506:	b21b      	sxth	r3, r3
 8017508:	43db      	mvns	r3, r3
 801750a:	b21b      	sxth	r3, r3
 801750c:	4013      	ands	r3, r2
 801750e:	b21b      	sxth	r3, r3
 8017510:	b29b      	uxth	r3, r3
 8017512:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8017516:	e025      	b.n	8017564 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8017518:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801751c:	005b      	lsls	r3, r3, #1
 801751e:	3358      	adds	r3, #88	@ 0x58
 8017520:	443b      	add	r3, r7
 8017522:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017526:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801752a:	b2d2      	uxtb	r2, r2
 801752c:	b292      	uxth	r2, r2
 801752e:	005b      	lsls	r3, r3, #1
 8017530:	3358      	adds	r3, #88	@ 0x58
 8017532:	443b      	add	r3, r7
 8017534:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8017538:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801753c:	b21a      	sxth	r2, r3
 801753e:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017542:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017546:	fa01 f303 	lsl.w	r3, r1, r3
 801754a:	b21b      	sxth	r3, r3
 801754c:	43db      	mvns	r3, r3
 801754e:	b21b      	sxth	r3, r3
 8017550:	4013      	ands	r3, r2
 8017552:	b21b      	sxth	r3, r3
 8017554:	b29b      	uxth	r3, r3
 8017556:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801755a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801755e:	3301      	adds	r3, #1
 8017560:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8017564:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017568:	3301      	adds	r3, #1
 801756a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801756e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017572:	2b07      	cmp	r3, #7
 8017574:	f67f af4c 	bls.w	8017410 <RegionAU915LinkAdrReq+0x108>
 8017578:	e008      	b.n	801758c <RegionAU915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801757a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801757e:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8017582:	005b      	lsls	r3, r3, #1
 8017584:	3358      	adds	r3, #88	@ 0x58
 8017586:	443b      	add	r3, r7
 8017588:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801758c:	68fb      	ldr	r3, [r7, #12]
 801758e:	7a1b      	ldrb	r3, [r3, #8]
 8017590:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8017594:	429a      	cmp	r2, r3
 8017596:	f4ff aedd 	bcc.w	8017354 <RegionAU915LinkAdrReq+0x4c>
 801759a:	e002      	b.n	80175a2 <RegionAU915LinkAdrReq+0x29a>
 801759c:	20001fa0 	.word	0x20001fa0
            break; // break loop, since no more request has been found
 80175a0:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 80175a2:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 80175a6:	2b05      	cmp	r3, #5
 80175a8:	dc0f      	bgt.n	80175ca <RegionAU915LinkAdrReq+0x2c2>
 80175aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80175ae:	2204      	movs	r2, #4
 80175b0:	2100      	movs	r1, #0
 80175b2:	4618      	mov	r0, r3
 80175b4:	f000 fcdc 	bl	8017f70 <RegionCommonCountChannels>
 80175b8:	4603      	mov	r3, r0
 80175ba:	2b01      	cmp	r3, #1
 80175bc:	d805      	bhi.n	80175ca <RegionAU915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 80175be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80175c2:	f023 0301 	bic.w	r3, r3, #1
 80175c6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80175ca:	2302      	movs	r3, #2
 80175cc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80175d0:	68fb      	ldr	r3, [r7, #12]
 80175d2:	7a5b      	ldrb	r3, [r3, #9]
 80175d4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionAU915GetPhyParam( &getPhy );
 80175d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80175dc:	4618      	mov	r0, r3
 80175de:	f7ff f8dd 	bl	801679c <RegionAU915GetPhyParam>
 80175e2:	4603      	mov	r3, r0
 80175e4:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 80175e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80175ea:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80175ec:	68fb      	ldr	r3, [r7, #12]
 80175ee:	7a9b      	ldrb	r3, [r3, #10]
 80175f0:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80175f2:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 80175f6:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80175f8:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 80175fc:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80175fe:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8017602:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8017604:	68fb      	ldr	r3, [r7, #12]
 8017606:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801760a:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801760c:	68fb      	ldr	r3, [r7, #12]
 801760e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8017612:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8017614:	68fb      	ldr	r3, [r7, #12]
 8017616:	7b5b      	ldrb	r3, [r3, #13]
 8017618:	b25b      	sxtb	r3, r3
 801761a:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 801761c:	2348      	movs	r3, #72	@ 0x48
 801761e:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8017622:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017626:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8017628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801762a:	b25b      	sxtb	r3, r3
 801762c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 8017630:	230d      	movs	r3, #13
 8017632:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8017636:	4b3f      	ldr	r3, [pc, #252]	@ (8017734 <RegionAU915LinkAdrReq+0x42c>)
 8017638:	681b      	ldr	r3, [r3, #0]
 801763a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 801763c:	230e      	movs	r3, #14
 801763e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
 8017642:	2300      	movs	r3, #0
 8017644:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8017648:	68fb      	ldr	r3, [r7, #12]
 801764a:	681b      	ldr	r3, [r3, #0]
 801764c:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801764e:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8017652:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017656:	1c9a      	adds	r2, r3, #2
 8017658:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801765c:	1c59      	adds	r1, r3, #1
 801765e:	f107 0014 	add.w	r0, r7, #20
 8017662:	4623      	mov	r3, r4
 8017664:	f000 fe22 	bl	80182ac <RegionCommonLinkAdrReqVerifyParams>
 8017668:	4603      	mov	r3, r0
 801766a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801766e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017672:	2b07      	cmp	r3, #7
 8017674:	d147      	bne.n	8017706 <RegionAU915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 8017676:	4b2f      	ldr	r3, [pc, #188]	@ (8017734 <RegionAU915LinkAdrReq+0x42c>)
 8017678:	681b      	ldr	r3, [r3, #0]
 801767a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801767e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8017682:	2206      	movs	r2, #6
 8017684:	4618      	mov	r0, r3
 8017686:	f000 fc9f 	bl	8017fc8 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801768a:	4b2b      	ldr	r3, [pc, #172]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 801768c:	681b      	ldr	r3, [r3, #0]
 801768e:	8819      	ldrh	r1, [r3, #0]
 8017690:	4b28      	ldr	r3, [pc, #160]	@ (8017734 <RegionAU915LinkAdrReq+0x42c>)
 8017692:	681b      	ldr	r3, [r3, #0]
 8017694:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8017698:	4b27      	ldr	r3, [pc, #156]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 801769a:	681b      	ldr	r3, [r3, #0]
 801769c:	400a      	ands	r2, r1
 801769e:	b292      	uxth	r2, r2
 80176a0:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 80176a2:	4b25      	ldr	r3, [pc, #148]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 80176a4:	681b      	ldr	r3, [r3, #0]
 80176a6:	8859      	ldrh	r1, [r3, #2]
 80176a8:	4b22      	ldr	r3, [pc, #136]	@ (8017734 <RegionAU915LinkAdrReq+0x42c>)
 80176aa:	681b      	ldr	r3, [r3, #0]
 80176ac:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 80176b0:	4b21      	ldr	r3, [pc, #132]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 80176b2:	681b      	ldr	r3, [r3, #0]
 80176b4:	400a      	ands	r2, r1
 80176b6:	b292      	uxth	r2, r2
 80176b8:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 80176ba:	4b1f      	ldr	r3, [pc, #124]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 80176bc:	681b      	ldr	r3, [r3, #0]
 80176be:	8899      	ldrh	r1, [r3, #4]
 80176c0:	4b1c      	ldr	r3, [pc, #112]	@ (8017734 <RegionAU915LinkAdrReq+0x42c>)
 80176c2:	681b      	ldr	r3, [r3, #0]
 80176c4:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 80176c8:	4b1b      	ldr	r3, [pc, #108]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 80176ca:	681b      	ldr	r3, [r3, #0]
 80176cc:	400a      	ands	r2, r1
 80176ce:	b292      	uxth	r2, r2
 80176d0:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 80176d2:	4b19      	ldr	r3, [pc, #100]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 80176d4:	681b      	ldr	r3, [r3, #0]
 80176d6:	88d9      	ldrh	r1, [r3, #6]
 80176d8:	4b16      	ldr	r3, [pc, #88]	@ (8017734 <RegionAU915LinkAdrReq+0x42c>)
 80176da:	681b      	ldr	r3, [r3, #0]
 80176dc:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 80176e0:	4b15      	ldr	r3, [pc, #84]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 80176e2:	681b      	ldr	r3, [r3, #0]
 80176e4:	400a      	ands	r2, r1
 80176e6:	b292      	uxth	r2, r2
 80176e8:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 80176ea:	4b12      	ldr	r3, [pc, #72]	@ (8017734 <RegionAU915LinkAdrReq+0x42c>)
 80176ec:	681a      	ldr	r2, [r3, #0]
 80176ee:	4b12      	ldr	r3, [pc, #72]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 80176f0:	681b      	ldr	r3, [r3, #0]
 80176f2:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 80176f6:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 80176f8:	4b0e      	ldr	r3, [pc, #56]	@ (8017734 <RegionAU915LinkAdrReq+0x42c>)
 80176fa:	681a      	ldr	r2, [r3, #0]
 80176fc:	4b0e      	ldr	r3, [pc, #56]	@ (8017738 <RegionAU915LinkAdrReq+0x430>)
 80176fe:	681b      	ldr	r3, [r3, #0]
 8017700:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 8017704:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8017706:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801770a:	68bb      	ldr	r3, [r7, #8]
 801770c:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801770e:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 8017712:	687b      	ldr	r3, [r7, #4]
 8017714:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8017716:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801771a:	683b      	ldr	r3, [r7, #0]
 801771c:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801771e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017720:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8017724:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AU915 */
    return status;
 8017726:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801772a:	4618      	mov	r0, r3
 801772c:	375c      	adds	r7, #92	@ 0x5c
 801772e:	46bd      	mov	sp, r7
 8017730:	bd90      	pop	{r4, r7, pc}
 8017732:	bf00      	nop
 8017734:	20001fa0 	.word	0x20001fa0
 8017738:	20001f9c 	.word	0x20001f9c

0801773c <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801773c:	b580      	push	{r7, lr}
 801773e:	b084      	sub	sp, #16
 8017740:	af00      	add	r7, sp, #0
 8017742:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8017744:	2307      	movs	r3, #7
 8017746:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AU915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8017748:	687b      	ldr	r3, [r7, #4]
 801774a:	685b      	ldr	r3, [r3, #4]
 801774c:	4618      	mov	r0, r3
 801774e:	f7fe ffaf 	bl	80166b0 <VerifyRfFreq>
 8017752:	4603      	mov	r3, r0
 8017754:	f083 0301 	eor.w	r3, r3, #1
 8017758:	b2db      	uxtb	r3, r3
 801775a:	2b00      	cmp	r3, #0
 801775c:	d003      	beq.n	8017766 <RegionAU915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801775e:	7bfb      	ldrb	r3, [r7, #15]
 8017760:	f023 0301 	bic.w	r3, r3, #1
 8017764:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	f993 3000 	ldrsb.w	r3, [r3]
 801776c:	220d      	movs	r2, #13
 801776e:	2108      	movs	r1, #8
 8017770:	4618      	mov	r0, r3
 8017772:	f000 fbac 	bl	8017ece <RegionCommonValueInRange>
 8017776:	4603      	mov	r3, r0
 8017778:	2b00      	cmp	r3, #0
 801777a:	d103      	bne.n	8017784 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801777c:	7bfb      	ldrb	r3, [r7, #15]
 801777e:	f023 0302 	bic.w	r3, r3, #2
 8017782:	73fb      	strb	r3, [r7, #15]
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	f993 3000 	ldrsb.w	r3, [r3]
 801778a:	2b07      	cmp	r3, #7
 801778c:	d004      	beq.n	8017798 <RegionAU915RxParamSetupReq+0x5c>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801778e:	687b      	ldr	r3, [r7, #4]
 8017790:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017794:	2b0d      	cmp	r3, #13
 8017796:	dd03      	ble.n	80177a0 <RegionAU915RxParamSetupReq+0x64>
    {
        status &= 0xFD; // Datarate KO
 8017798:	7bfb      	ldrb	r3, [r7, #15]
 801779a:	f023 0302 	bic.w	r3, r3, #2
 801779e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 80177a0:	687b      	ldr	r3, [r7, #4]
 80177a2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80177a6:	2205      	movs	r2, #5
 80177a8:	2100      	movs	r1, #0
 80177aa:	4618      	mov	r0, r3
 80177ac:	f000 fb8f 	bl	8017ece <RegionCommonValueInRange>
 80177b0:	4603      	mov	r3, r0
 80177b2:	2b00      	cmp	r3, #0
 80177b4:	d103      	bne.n	80177be <RegionAU915RxParamSetupReq+0x82>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80177b6:	7bfb      	ldrb	r3, [r7, #15]
 80177b8:	f023 0304 	bic.w	r3, r3, #4
 80177bc:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AU915 */
    return status;
 80177be:	7bfb      	ldrb	r3, [r7, #15]
}
 80177c0:	4618      	mov	r0, r3
 80177c2:	3710      	adds	r7, #16
 80177c4:	46bd      	mov	sp, r7
 80177c6:	bd80      	pop	{r7, pc}

080177c8 <RegionAU915NewChannelReq>:

int8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80177c8:	b480      	push	{r7}
 80177ca:	b083      	sub	sp, #12
 80177cc:	af00      	add	r7, sp, #0
 80177ce:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80177d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80177d4:	4618      	mov	r0, r3
 80177d6:	370c      	adds	r7, #12
 80177d8:	46bd      	mov	sp, r7
 80177da:	bc80      	pop	{r7}
 80177dc:	4770      	bx	lr

080177de <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80177de:	b480      	push	{r7}
 80177e0:	b083      	sub	sp, #12
 80177e2:	af00      	add	r7, sp, #0
 80177e4:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 80177e6:	2300      	movs	r3, #0
}
 80177e8:	4618      	mov	r0, r3
 80177ea:	370c      	adds	r7, #12
 80177ec:	46bd      	mov	sp, r7
 80177ee:	bc80      	pop	{r7}
 80177f0:	4770      	bx	lr

080177f2 <RegionAU915DlChannelReq>:

int8_t RegionAU915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80177f2:	b480      	push	{r7}
 80177f4:	b083      	sub	sp, #12
 80177f6:	af00      	add	r7, sp, #0
 80177f8:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80177fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80177fe:	4618      	mov	r0, r3
 8017800:	370c      	adds	r7, #12
 8017802:	46bd      	mov	sp, r7
 8017804:	bc80      	pop	{r7}
 8017806:	4770      	bx	lr

08017808 <RegionAU915AlternateDr>:

int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8017808:	b480      	push	{r7}
 801780a:	b083      	sub	sp, #12
 801780c:	af00      	add	r7, sp, #0
 801780e:	4603      	mov	r3, r0
 8017810:	460a      	mov	r2, r1
 8017812:	71fb      	strb	r3, [r7, #7]
 8017814:	4613      	mov	r3, r2
 8017816:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AU915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_2 and then one 500kHz DR_6 channel
    if( type == ALTERNATE_DR )
 8017818:	79bb      	ldrb	r3, [r7, #6]
 801781a:	2b00      	cmp	r3, #0
 801781c:	d106      	bne.n	801782c <RegionAU915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801781e:	4b13      	ldr	r3, [pc, #76]	@ (801786c <RegionAU915AlternateDr+0x64>)
 8017820:	681b      	ldr	r3, [r3, #0]
 8017822:	7b5a      	ldrb	r2, [r3, #13]
 8017824:	3201      	adds	r2, #1
 8017826:	b2d2      	uxtb	r2, r2
 8017828:	735a      	strb	r2, [r3, #13]
 801782a:	e005      	b.n	8017838 <RegionAU915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801782c:	4b0f      	ldr	r3, [pc, #60]	@ (801786c <RegionAU915AlternateDr+0x64>)
 801782e:	681b      	ldr	r3, [r3, #0]
 8017830:	7b5a      	ldrb	r2, [r3, #13]
 8017832:	3a01      	subs	r2, #1
 8017834:	b2d2      	uxtb	r2, r2
 8017836:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 8017838:	4b0c      	ldr	r3, [pc, #48]	@ (801786c <RegionAU915AlternateDr+0x64>)
 801783a:	681b      	ldr	r3, [r3, #0]
 801783c:	7b5a      	ldrb	r2, [r3, #13]
 801783e:	4b0c      	ldr	r3, [pc, #48]	@ (8017870 <RegionAU915AlternateDr+0x68>)
 8017840:	fba3 1302 	umull	r1, r3, r3, r2
 8017844:	0859      	lsrs	r1, r3, #1
 8017846:	460b      	mov	r3, r1
 8017848:	00db      	lsls	r3, r3, #3
 801784a:	440b      	add	r3, r1
 801784c:	1ad3      	subs	r3, r2, r3
 801784e:	b2db      	uxtb	r3, r3
 8017850:	2b00      	cmp	r3, #0
 8017852:	d102      	bne.n	801785a <RegionAU915AlternateDr+0x52>
    {
        // Use DR_6 every 9th times.
        currentDr = DR_6;
 8017854:	2306      	movs	r3, #6
 8017856:	71fb      	strb	r3, [r7, #7]
 8017858:	e001      	b.n	801785e <RegionAU915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_2;
 801785a:	2302      	movs	r3, #2
 801785c:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801785e:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_AU915 */
}
 8017862:	4618      	mov	r0, r3
 8017864:	370c      	adds	r7, #12
 8017866:	46bd      	mov	sp, r7
 8017868:	bc80      	pop	{r7}
 801786a:	4770      	bx	lr
 801786c:	20001f9c 	.word	0x20001f9c
 8017870:	38e38e39 	.word	0x38e38e39

08017874 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8017874:	b580      	push	{r7, lr}
 8017876:	b0a8      	sub	sp, #160	@ 0xa0
 8017878:	af02      	add	r7, sp, #8
 801787a:	60f8      	str	r0, [r7, #12]
 801787c:	60b9      	str	r1, [r7, #8]
 801787e:	607a      	str	r2, [r7, #4]
 8017880:	603b      	str	r3, [r7, #0]
#if defined( REGION_AU915 )
    uint8_t nbEnabledChannels = 0;
 8017882:	2300      	movs	r3, #0
 8017884:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 8017888:	2300      	movs	r3, #0
 801788a:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 801788e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017892:	2248      	movs	r2, #72	@ 0x48
 8017894:	2100      	movs	r1, #0
 8017896:	4618      	mov	r0, r3
 8017898:	f006 fe17 	bl	801e4ca <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801789c:	230c      	movs	r3, #12
 801789e:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 80178a2:	4b67      	ldr	r3, [pc, #412]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 80178a4:	681b      	ldr	r3, [r3, #0]
 80178a6:	2204      	movs	r2, #4
 80178a8:	2100      	movs	r1, #0
 80178aa:	4618      	mov	r0, r3
 80178ac:	f000 fb60 	bl	8017f70 <RegionCommonCountChannels>
 80178b0:	4603      	mov	r3, r0
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d10e      	bne.n	80178d4 <RegionAU915NextChannel+0x60>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 80178b6:	4b62      	ldr	r3, [pc, #392]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 80178b8:	681b      	ldr	r3, [r3, #0]
 80178ba:	4618      	mov	r0, r3
 80178bc:	4b61      	ldr	r3, [pc, #388]	@ (8017a44 <RegionAU915NextChannel+0x1d0>)
 80178be:	681b      	ldr	r3, [r3, #0]
 80178c0:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80178c4:	2204      	movs	r2, #4
 80178c6:	4619      	mov	r1, r3
 80178c8:	f000 fb7e 	bl	8017fc8 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 80178cc:	4b5c      	ldr	r3, [pc, #368]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 80178ce:	681b      	ldr	r3, [r3, #0]
 80178d0:	2200      	movs	r2, #0
 80178d2:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 80178d4:	68fb      	ldr	r3, [r7, #12]
 80178d6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80178da:	2b05      	cmp	r3, #5
 80178dc:	dd0c      	ble.n	80178f8 <RegionAU915NextChannel+0x84>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 80178de:	4b58      	ldr	r3, [pc, #352]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 80178e0:	681b      	ldr	r3, [r3, #0]
 80178e2:	891b      	ldrh	r3, [r3, #8]
 80178e4:	b2db      	uxtb	r3, r3
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	d106      	bne.n	80178f8 <RegionAU915NextChannel+0x84>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 80178ea:	4b56      	ldr	r3, [pc, #344]	@ (8017a44 <RegionAU915NextChannel+0x1d0>)
 80178ec:	681a      	ldr	r2, [r3, #0]
 80178ee:	4b54      	ldr	r3, [pc, #336]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 80178f0:	681b      	ldr	r3, [r3, #0]
 80178f2:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 80178f6:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80178f8:	68fb      	ldr	r3, [r7, #12]
 80178fa:	7a5b      	ldrb	r3, [r3, #9]
 80178fc:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80178fe:	68fb      	ldr	r3, [r7, #12]
 8017900:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017904:	b2db      	uxtb	r3, r3
 8017906:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8017908:	4b4d      	ldr	r3, [pc, #308]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 801790a:	681b      	ldr	r3, [r3, #0]
 801790c:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801790e:	4b4d      	ldr	r3, [pc, #308]	@ (8017a44 <RegionAU915NextChannel+0x1d0>)
 8017910:	681b      	ldr	r3, [r3, #0]
 8017912:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 8017914:	4b4c      	ldr	r3, [pc, #304]	@ (8017a48 <RegionAU915NextChannel+0x1d4>)
 8017916:	681b      	ldr	r3, [r3, #0]
 8017918:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AU915_MAX_NB_CHANNELS;
 801791a:	2348      	movs	r3, #72	@ 0x48
 801791c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 801791e:	2300      	movs	r3, #0
 8017920:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8017922:	68fb      	ldr	r3, [r7, #12]
 8017924:	681b      	ldr	r3, [r3, #0]
 8017926:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8017928:	68fb      	ldr	r3, [r7, #12]
 801792a:	685b      	ldr	r3, [r3, #4]
 801792c:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801792e:	68fb      	ldr	r3, [r7, #12]
 8017930:	7a9b      	ldrb	r3, [r3, #10]
 8017932:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AU915_MAX_NB_BANDS;
 8017936:	2301      	movs	r3, #1
 8017938:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceTxBackoffRefTime = nextChanParams->ElapsedTimeSinceTxBackoffRefTime;
 801793c:	68fa      	ldr	r2, [r7, #12]
 801793e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017942:	320c      	adds	r2, #12
 8017944:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017948:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801794c:	68fb      	ldr	r3, [r7, #12]
 801794e:	7d1b      	ldrb	r3, [r3, #20]
 8017950:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8017954:	68fb      	ldr	r3, [r7, #12]
 8017956:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801795a:	68fb      	ldr	r3, [r7, #12]
 801795c:	8adb      	ldrh	r3, [r3, #22]
 801795e:	4619      	mov	r1, r3
 8017960:	4610      	mov	r0, r2
 8017962:	f7fe feeb 	bl	801673c <GetTimeOnAir>
 8017966:	4603      	mov	r3, r0
 8017968:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801796a:	f107 0314 	add.w	r3, r7, #20
 801796e:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8017970:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 8017974:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017978:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 801797c:	687b      	ldr	r3, [r7, #4]
 801797e:	9301      	str	r3, [sp, #4]
 8017980:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8017984:	9300      	str	r3, [sp, #0]
 8017986:	460b      	mov	r3, r1
 8017988:	6839      	ldr	r1, [r7, #0]
 801798a:	f000 fed4 	bl	8018736 <RegionCommonIdentifyChannels>
 801798e:	4603      	mov	r3, r0
 8017990:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8017994:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8017998:	2b00      	cmp	r3, #0
 801799a:	d14a      	bne.n	8017a32 <RegionAU915NextChannel+0x1be>
    {
        if( nextChanParams->Joined == true )
 801799c:	68fb      	ldr	r3, [r7, #12]
 801799e:	7a5b      	ldrb	r3, [r3, #9]
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	d00e      	beq.n	80179c2 <RegionAU915NextChannel+0x14e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 80179a4:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 80179a8:	3b01      	subs	r3, #1
 80179aa:	4619      	mov	r1, r3
 80179ac:	2000      	movs	r0, #0
 80179ae:	f001 f80f 	bl	80189d0 <randr>
 80179b2:	4603      	mov	r3, r0
 80179b4:	3398      	adds	r3, #152	@ 0x98
 80179b6:	443b      	add	r3, r7
 80179b8:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 80179bc:	68bb      	ldr	r3, [r7, #8]
 80179be:	701a      	strb	r2, [r3, #0]
 80179c0:	e02e      	b.n	8017a20 <RegionAU915NextChannel+0x1ac>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR2
            if( nextChanParams->Datarate == DR_2 )
 80179c2:	68fb      	ldr	r3, [r7, #12]
 80179c4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80179c8:	2b02      	cmp	r3, #2
 80179ca:	d10e      	bne.n	80179ea <RegionAU915NextChannel+0x176>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 80179cc:	4b1c      	ldr	r3, [pc, #112]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 80179ce:	681b      	ldr	r3, [r3, #0]
 80179d0:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80179d2:	4b1b      	ldr	r3, [pc, #108]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 80179d4:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 80179d6:	330c      	adds	r3, #12
 80179d8:	68ba      	ldr	r2, [r7, #8]
 80179da:	4619      	mov	r1, r3
 80179dc:	f000 f896 	bl	8017b0c <RegionBaseUSComputeNext125kHzJoinChannel>
 80179e0:	4603      	mov	r3, r0
 80179e2:	2b03      	cmp	r3, #3
 80179e4:	d11c      	bne.n	8017a20 <RegionAU915NextChannel+0x1ac>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 80179e6:	2303      	movs	r3, #3
 80179e8:	e025      	b.n	8017a36 <RegionAU915NextChannel+0x1c2>
            }
            // 500kHz Channels (64 - 71) DR6
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 80179ea:	2300      	movs	r3, #0
 80179ec:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80179f0:	e004      	b.n	80179fc <RegionAU915NextChannel+0x188>
                {
                    i++;
 80179f2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80179f6:	3301      	adds	r3, #1
 80179f8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80179fc:	4b10      	ldr	r3, [pc, #64]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 80179fe:	681b      	ldr	r3, [r3, #0]
 8017a00:	891b      	ldrh	r3, [r3, #8]
 8017a02:	b2da      	uxtb	r2, r3
 8017a04:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017a08:	fa42 f303 	asr.w	r3, r2, r3
 8017a0c:	f003 0301 	and.w	r3, r3, #1
 8017a10:	2b00      	cmp	r3, #0
 8017a12:	d0ee      	beq.n	80179f2 <RegionAU915NextChannel+0x17e>
                }
                *channel = 64 + i;
 8017a14:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017a18:	3340      	adds	r3, #64	@ 0x40
 8017a1a:	b2da      	uxtb	r2, r3
 8017a1c:	68bb      	ldr	r3, [r7, #8]
 8017a1e:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS );
 8017a20:	4b07      	ldr	r3, [pc, #28]	@ (8017a40 <RegionAU915NextChannel+0x1cc>)
 8017a22:	681b      	ldr	r3, [r3, #0]
 8017a24:	4618      	mov	r0, r3
 8017a26:	68bb      	ldr	r3, [r7, #8]
 8017a28:	781b      	ldrb	r3, [r3, #0]
 8017a2a:	2248      	movs	r2, #72	@ 0x48
 8017a2c:	4619      	mov	r1, r3
 8017a2e:	f000 fa6b 	bl	8017f08 <RegionCommonChanDisable>
    }
    return status;
 8017a32:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AU915 */
}
 8017a36:	4618      	mov	r0, r3
 8017a38:	3798      	adds	r7, #152	@ 0x98
 8017a3a:	46bd      	mov	sp, r7
 8017a3c:	bd80      	pop	{r7, pc}
 8017a3e:	bf00      	nop
 8017a40:	20001f9c 	.word	0x20001f9c
 8017a44:	20001fa0 	.word	0x20001fa0
 8017a48:	20001fa4 	.word	0x20001fa4

08017a4c <RegionAU915ApplyDrOffset>:
#endif /* REGION_AU915 */
}
#endif /* REGION_VERSION */

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017a4c:	b480      	push	{r7}
 8017a4e:	b085      	sub	sp, #20
 8017a50:	af00      	add	r7, sp, #0
 8017a52:	4603      	mov	r3, r0
 8017a54:	71fb      	strb	r3, [r7, #7]
 8017a56:	460b      	mov	r3, r1
 8017a58:	71bb      	strb	r3, [r7, #6]
 8017a5a:	4613      	mov	r3, r2
 8017a5c:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AU915 )
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 8017a5e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017a62:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017a66:	480d      	ldr	r0, [pc, #52]	@ (8017a9c <RegionAU915ApplyDrOffset+0x50>)
 8017a68:	4613      	mov	r3, r2
 8017a6a:	005b      	lsls	r3, r3, #1
 8017a6c:	4413      	add	r3, r2
 8017a6e:	005b      	lsls	r3, r3, #1
 8017a70:	4403      	add	r3, r0
 8017a72:	440b      	add	r3, r1
 8017a74:	781b      	ldrb	r3, [r3, #0]
 8017a76:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8017a78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017a7c:	2b00      	cmp	r3, #0
 8017a7e:	da07      	bge.n	8017a90 <RegionAU915ApplyDrOffset+0x44>
    {
        if( downlinkDwellTime == 0 )
 8017a80:	79fb      	ldrb	r3, [r7, #7]
 8017a82:	2b00      	cmp	r3, #0
 8017a84:	d102      	bne.n	8017a8c <RegionAU915ApplyDrOffset+0x40>
        {
            datarate = AU915_TX_MIN_DATARATE;
 8017a86:	2300      	movs	r3, #0
 8017a88:	73fb      	strb	r3, [r7, #15]
 8017a8a:	e001      	b.n	8017a90 <RegionAU915ApplyDrOffset+0x44>
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 8017a8c:	2302      	movs	r3, #2
 8017a8e:	73fb      	strb	r3, [r7, #15]
        }
    }
    return datarate;
 8017a90:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AU915 */
}
 8017a92:	4618      	mov	r0, r3
 8017a94:	3714      	adds	r7, #20
 8017a96:	46bd      	mov	sp, r7
 8017a98:	bc80      	pop	{r7}
 8017a9a:	4770      	bx	lr
 8017a9c:	08021470 	.word	0x08021470

08017aa0 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8017aa0:	b480      	push	{r7}
 8017aa2:	b087      	sub	sp, #28
 8017aa4:	af00      	add	r7, sp, #0
 8017aa6:	4603      	mov	r3, r0
 8017aa8:	60b9      	str	r1, [r7, #8]
 8017aaa:	607a      	str	r2, [r7, #4]
 8017aac:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8017aae:	68bb      	ldr	r3, [r7, #8]
 8017ab0:	2b00      	cmp	r3, #0
 8017ab2:	d002      	beq.n	8017aba <FindAvailable125kHzChannels+0x1a>
 8017ab4:	687b      	ldr	r3, [r7, #4]
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	d101      	bne.n	8017abe <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017aba:	2303      	movs	r3, #3
 8017abc:	e021      	b.n	8017b02 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	2200      	movs	r2, #0
 8017ac2:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017ac4:	2300      	movs	r3, #0
 8017ac6:	75fb      	strb	r3, [r7, #23]
 8017ac8:	e017      	b.n	8017afa <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8017aca:	89fa      	ldrh	r2, [r7, #14]
 8017acc:	7dfb      	ldrb	r3, [r7, #23]
 8017ace:	fa42 f303 	asr.w	r3, r2, r3
 8017ad2:	f003 0301 	and.w	r3, r3, #1
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d00c      	beq.n	8017af4 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8017ada:	687b      	ldr	r3, [r7, #4]
 8017adc:	781b      	ldrb	r3, [r3, #0]
 8017ade:	461a      	mov	r2, r3
 8017ae0:	68bb      	ldr	r3, [r7, #8]
 8017ae2:	4413      	add	r3, r2
 8017ae4:	7dfa      	ldrb	r2, [r7, #23]
 8017ae6:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8017ae8:	687b      	ldr	r3, [r7, #4]
 8017aea:	781b      	ldrb	r3, [r3, #0]
 8017aec:	3301      	adds	r3, #1
 8017aee:	b2da      	uxtb	r2, r3
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017af4:	7dfb      	ldrb	r3, [r7, #23]
 8017af6:	3301      	adds	r3, #1
 8017af8:	75fb      	strb	r3, [r7, #23]
 8017afa:	7dfb      	ldrb	r3, [r7, #23]
 8017afc:	2b07      	cmp	r3, #7
 8017afe:	d9e4      	bls.n	8017aca <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8017b00:	2300      	movs	r3, #0
}
 8017b02:	4618      	mov	r0, r3
 8017b04:	371c      	adds	r7, #28
 8017b06:	46bd      	mov	sp, r7
 8017b08:	bc80      	pop	{r7}
 8017b0a:	4770      	bx	lr

08017b0c <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8017b0c:	b590      	push	{r4, r7, lr}
 8017b0e:	b089      	sub	sp, #36	@ 0x24
 8017b10:	af00      	add	r7, sp, #0
 8017b12:	60f8      	str	r0, [r7, #12]
 8017b14:	60b9      	str	r1, [r7, #8]
 8017b16:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8017b18:	f107 0314 	add.w	r3, r7, #20
 8017b1c:	2200      	movs	r2, #0
 8017b1e:	601a      	str	r2, [r3, #0]
 8017b20:	605a      	str	r2, [r3, #4]
    uint8_t availableChannels = 0;
 8017b22:	2300      	movs	r3, #0
 8017b24:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8017b26:	68fb      	ldr	r3, [r7, #12]
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	d005      	beq.n	8017b38 <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8017b2c:	68bb      	ldr	r3, [r7, #8]
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	d002      	beq.n	8017b38 <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	2b00      	cmp	r3, #0
 8017b36:	d101      	bne.n	8017b3c <RegionBaseUSComputeNext125kHzJoinChannel+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017b38:	2303      	movs	r3, #3
 8017b3a:	e055      	b.n	8017be8 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8017b3c:	68bb      	ldr	r3, [r7, #8]
 8017b3e:	781b      	ldrb	r3, [r3, #0]
 8017b40:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8017b42:	7f7b      	ldrb	r3, [r7, #29]
 8017b44:	085b      	lsrs	r3, r3, #1
 8017b46:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8017b48:	7f7b      	ldrb	r3, [r7, #29]
 8017b4a:	f003 0301 	and.w	r3, r3, #1
 8017b4e:	b2db      	uxtb	r3, r3
 8017b50:	2b00      	cmp	r3, #0
 8017b52:	d107      	bne.n	8017b64 <RegionBaseUSComputeNext125kHzJoinChannel+0x58>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8017b54:	7f3b      	ldrb	r3, [r7, #28]
 8017b56:	005b      	lsls	r3, r3, #1
 8017b58:	68fa      	ldr	r2, [r7, #12]
 8017b5a:	4413      	add	r3, r2
 8017b5c:	881b      	ldrh	r3, [r3, #0]
 8017b5e:	b2db      	uxtb	r3, r3
 8017b60:	83fb      	strh	r3, [r7, #30]
 8017b62:	e006      	b.n	8017b72 <RegionBaseUSComputeNext125kHzJoinChannel+0x66>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8017b64:	7f3b      	ldrb	r3, [r7, #28]
 8017b66:	005b      	lsls	r3, r3, #1
 8017b68:	68fa      	ldr	r2, [r7, #12]
 8017b6a:	4413      	add	r3, r2
 8017b6c:	881b      	ldrh	r3, [r3, #0]
 8017b6e:	0a1b      	lsrs	r3, r3, #8
 8017b70:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017b72:	f107 0213 	add.w	r2, r7, #19
 8017b76:	f107 0114 	add.w	r1, r7, #20
 8017b7a:	8bfb      	ldrh	r3, [r7, #30]
 8017b7c:	4618      	mov	r0, r3
 8017b7e:	f7ff ff8f 	bl	8017aa0 <FindAvailable125kHzChannels>
 8017b82:	4603      	mov	r3, r0
 8017b84:	2b03      	cmp	r3, #3
 8017b86:	d101      	bne.n	8017b8c <RegionBaseUSComputeNext125kHzJoinChannel+0x80>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8017b88:	2303      	movs	r3, #3
 8017b8a:	e02d      	b.n	8017be8 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
        }

        if ( availableChannels > 0 )
 8017b8c:	7cfb      	ldrb	r3, [r7, #19]
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d011      	beq.n	8017bb6 <RegionBaseUSComputeNext125kHzJoinChannel+0xaa>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8017b92:	7f7b      	ldrb	r3, [r7, #29]
 8017b94:	00db      	lsls	r3, r3, #3
 8017b96:	b2dc      	uxtb	r4, r3
 8017b98:	7cfb      	ldrb	r3, [r7, #19]
 8017b9a:	3b01      	subs	r3, #1
 8017b9c:	4619      	mov	r1, r3
 8017b9e:	2000      	movs	r0, #0
 8017ba0:	f000 ff16 	bl	80189d0 <randr>
 8017ba4:	4603      	mov	r3, r0
 8017ba6:	3320      	adds	r3, #32
 8017ba8:	443b      	add	r3, r7
 8017baa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8017bae:	4423      	add	r3, r4
 8017bb0:	b2da      	uxtb	r2, r3
 8017bb2:	687b      	ldr	r3, [r7, #4]
 8017bb4:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8017bb6:	7f7b      	ldrb	r3, [r7, #29]
 8017bb8:	3301      	adds	r3, #1
 8017bba:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8017bbc:	7f7b      	ldrb	r3, [r7, #29]
 8017bbe:	2b07      	cmp	r3, #7
 8017bc0:	d901      	bls.n	8017bc6 <RegionBaseUSComputeNext125kHzJoinChannel+0xba>
        {
            startIndex = 0;
 8017bc2:	2300      	movs	r3, #0
 8017bc4:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 8017bc6:	7cfb      	ldrb	r3, [r7, #19]
 8017bc8:	2b00      	cmp	r3, #0
 8017bca:	d104      	bne.n	8017bd6 <RegionBaseUSComputeNext125kHzJoinChannel+0xca>
 8017bcc:	68bb      	ldr	r3, [r7, #8]
 8017bce:	781b      	ldrb	r3, [r3, #0]
 8017bd0:	7f7a      	ldrb	r2, [r7, #29]
 8017bd2:	429a      	cmp	r2, r3
 8017bd4:	d1b5      	bne.n	8017b42 <RegionBaseUSComputeNext125kHzJoinChannel+0x36>

    if ( availableChannels > 0 )
 8017bd6:	7cfb      	ldrb	r3, [r7, #19]
 8017bd8:	2b00      	cmp	r3, #0
 8017bda:	d004      	beq.n	8017be6 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    {
        *groupsCurrentIndex = startIndex;
 8017bdc:	68bb      	ldr	r3, [r7, #8]
 8017bde:	7f7a      	ldrb	r2, [r7, #29]
 8017be0:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017be2:	2300      	movs	r3, #0
 8017be4:	e000      	b.n	8017be8 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017be6:	2303      	movs	r3, #3
}
 8017be8:	4618      	mov	r0, r3
 8017bea:	3724      	adds	r7, #36	@ 0x24
 8017bec:	46bd      	mov	sp, r7
 8017bee:	bd90      	pop	{r4, r7, pc}

08017bf0 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8017bf0:	b480      	push	{r7}
 8017bf2:	b085      	sub	sp, #20
 8017bf4:	af00      	add	r7, sp, #0
 8017bf6:	4603      	mov	r3, r0
 8017bf8:	60b9      	str	r1, [r7, #8]
 8017bfa:	607a      	str	r2, [r7, #4]
 8017bfc:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8017bfe:	7bfb      	ldrb	r3, [r7, #15]
 8017c00:	687a      	ldr	r2, [r7, #4]
 8017c02:	fb03 f202 	mul.w	r2, r3, r2
 8017c06:	68bb      	ldr	r3, [r7, #8]
 8017c08:	4413      	add	r3, r2
}
 8017c0a:	4618      	mov	r0, r3
 8017c0c:	3714      	adds	r7, #20
 8017c0e:	46bd      	mov	sp, r7
 8017c10:	bc80      	pop	{r7}
 8017c12:	4770      	bx	lr

08017c14 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017c14:	b480      	push	{r7}
 8017c16:	b087      	sub	sp, #28
 8017c18:	af00      	add	r7, sp, #0
 8017c1a:	60f8      	str	r0, [r7, #12]
 8017c1c:	4608      	mov	r0, r1
 8017c1e:	4639      	mov	r1, r7
 8017c20:	e881 000c 	stmia.w	r1, {r2, r3}
 8017c24:	4603      	mov	r3, r0
 8017c26:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017c28:	68fb      	ldr	r3, [r7, #12]
 8017c2a:	881b      	ldrh	r3, [r3, #0]
 8017c2c:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8017c2e:	7afb      	ldrb	r3, [r7, #11]
 8017c30:	f083 0301 	eor.w	r3, r3, #1
 8017c34:	b2db      	uxtb	r3, r3
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	d007      	beq.n	8017c4a <GetDutyCycle+0x36>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
 8017c3a:	2364      	movs	r3, #100	@ 0x64
 8017c3c:	82bb      	strh	r3, [r7, #20]
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8017c3e:	8aba      	ldrh	r2, [r7, #20]
 8017c40:	8afb      	ldrh	r3, [r7, #22]
 8017c42:	4293      	cmp	r3, r2
 8017c44:	bf38      	it	cc
 8017c46:	4613      	movcc	r3, r2
 8017c48:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8017c4a:	8afb      	ldrh	r3, [r7, #22]
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d101      	bne.n	8017c54 <GetDutyCycle+0x40>
    {
        dutyCycle = 1;
 8017c50:	2301      	movs	r3, #1
 8017c52:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8017c54:	8afb      	ldrh	r3, [r7, #22]
}
 8017c56:	4618      	mov	r0, r3
 8017c58:	371c      	adds	r7, #28
 8017c5a:	46bd      	mov	sp, r7
 8017c5c:	bc80      	pop	{r7}
 8017c5e:	4770      	bx	lr

08017c60 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8017c60:	b580      	push	{r7, lr}
 8017c62:	b086      	sub	sp, #24
 8017c64:	af00      	add	r7, sp, #0
 8017c66:	60f8      	str	r0, [r7, #12]
 8017c68:	4608      	mov	r0, r1
 8017c6a:	4639      	mov	r1, r7
 8017c6c:	e881 000c 	stmia.w	r1, {r2, r3}
 8017c70:	4603      	mov	r3, r0
 8017c72:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017c74:	68fb      	ldr	r3, [r7, #12]
 8017c76:	881b      	ldrh	r3, [r3, #0]
 8017c78:	827b      	strh	r3, [r7, #18]
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017c7a:	4b1a      	ldr	r3, [pc, #104]	@ (8017ce4 <SetMaxTimeCredits+0x84>)
 8017c7c:	617b      	str	r3, [r7, #20]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017c7e:	7af9      	ldrb	r1, [r7, #11]
 8017c80:	463b      	mov	r3, r7
 8017c82:	cb0c      	ldmia	r3, {r2, r3}
 8017c84:	68f8      	ldr	r0, [r7, #12]
 8017c86:	f7ff ffc5 	bl	8017c14 <GetDutyCycle>
 8017c8a:	4603      	mov	r3, r0
 8017c8c:	827b      	strh	r3, [r7, #18]

    if( joined == false )
 8017c8e:	7afb      	ldrb	r3, [r7, #11]
 8017c90:	f083 0301 	eor.w	r3, r3, #1
 8017c94:	b2db      	uxtb	r3, r3
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d011      	beq.n	8017cbe <SetMaxTimeCredits+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
		if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017c9a:	683b      	ldr	r3, [r7, #0]
 8017c9c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017ca0:	d202      	bcs.n	8017ca8 <SetMaxTimeCredits+0x48>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017ca2:	4b10      	ldr	r3, [pc, #64]	@ (8017ce4 <SetMaxTimeCredits+0x84>)
 8017ca4:	617b      	str	r3, [r7, #20]
 8017ca6:	e014      	b.n	8017cd2 <SetMaxTimeCredits+0x72>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017ca8:	683b      	ldr	r3, [r7, #0]
 8017caa:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017cae:	4293      	cmp	r3, r2
 8017cb0:	d802      	bhi.n	8017cb8 <SetMaxTimeCredits+0x58>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8017ce4 <SetMaxTimeCredits+0x84>)
 8017cb4:	617b      	str	r3, [r7, #20]
 8017cb6:	e00c      	b.n	8017cd2 <SetMaxTimeCredits+0x72>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
 8017cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8017ce8 <SetMaxTimeCredits+0x88>)
 8017cba:	617b      	str	r3, [r7, #20]
 8017cbc:	e009      	b.n	8017cd2 <SetMaxTimeCredits+0x72>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 8017cbe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017cc2:	f083 0301 	eor.w	r3, r3, #1
 8017cc6:	b2db      	uxtb	r3, r3
 8017cc8:	2b00      	cmp	r3, #0
 8017cca:	d002      	beq.n	8017cd2 <SetMaxTimeCredits+0x72>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8017ccc:	68fb      	ldr	r3, [r7, #12]
 8017cce:	697a      	ldr	r2, [r7, #20]
 8017cd0:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8017cd2:	68fb      	ldr	r3, [r7, #12]
 8017cd4:	697a      	ldr	r2, [r7, #20]
 8017cd6:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8017cd8:	8a7b      	ldrh	r3, [r7, #18]
}
 8017cda:	4618      	mov	r0, r3
 8017cdc:	3718      	adds	r7, #24
 8017cde:	46bd      	mov	sp, r7
 8017ce0:	bd80      	pop	{r7, pc}
 8017ce2:	bf00      	nop
 8017ce4:	0036ee80 	.word	0x0036ee80
 8017ce8:	000d4670 	.word	0x000d4670

08017cec <UpdateTimeCredits>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime, TimerTime_t lastBandUpdateTime )
{
 8017cec:	b580      	push	{r7, lr}
 8017cee:	b086      	sub	sp, #24
 8017cf0:	af02      	add	r7, sp, #8
 8017cf2:	6078      	str	r0, [r7, #4]
 8017cf4:	4608      	mov	r0, r1
 8017cf6:	4611      	mov	r1, r2
 8017cf8:	461a      	mov	r2, r3
 8017cfa:	4603      	mov	r3, r0
 8017cfc:	70fb      	strb	r3, [r7, #3]
 8017cfe:	460b      	mov	r3, r1
 8017d00:	70bb      	strb	r3, [r7, #2]
 8017d02:	4613      	mov	r3, r2
 8017d04:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8017d06:	78f9      	ldrb	r1, [r7, #3]
 8017d08:	787b      	ldrb	r3, [r7, #1]
 8017d0a:	9301      	str	r3, [sp, #4]
 8017d0c:	78bb      	ldrb	r3, [r7, #2]
 8017d0e:	9300      	str	r3, [sp, #0]
 8017d10:	f107 0318 	add.w	r3, r7, #24
 8017d14:	cb0c      	ldmia	r3, {r2, r3}
 8017d16:	6878      	ldr	r0, [r7, #4]
 8017d18:	f7ff ffa2 	bl	8017c60 <SetMaxTimeCredits>
 8017d1c:	4603      	mov	r3, r0
 8017d1e:	817b      	strh	r3, [r7, #10]
                                            dutyCycleEnabled, lastTxIsJoinRequest );
    TimerTime_t observation = DUTY_CYCLE_TIME_PERIOD;
 8017d20:	4b1a      	ldr	r3, [pc, #104]	@ (8017d8c <UpdateTimeCredits+0xa0>)
 8017d22:	60fb      	str	r3, [r7, #12]

    if( joined == false )
 8017d24:	78fb      	ldrb	r3, [r7, #3]
 8017d26:	f083 0301 	eor.w	r3, r3, #1
 8017d2a:	b2db      	uxtb	r3, r3
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d010      	beq.n	8017d52 <UpdateTimeCredits+0x66>
    {
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017d30:	69bb      	ldr	r3, [r7, #24]
 8017d32:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017d36:	d202      	bcs.n	8017d3e <UpdateTimeCredits+0x52>
        {
            observation = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S * 1000;
 8017d38:	4b14      	ldr	r3, [pc, #80]	@ (8017d8c <UpdateTimeCredits+0xa0>)
 8017d3a:	60fb      	str	r3, [r7, #12]
 8017d3c:	e009      	b.n	8017d52 <UpdateTimeCredits+0x66>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017d3e:	69bb      	ldr	r3, [r7, #24]
 8017d40:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017d44:	4293      	cmp	r3, r2
 8017d46:	d802      	bhi.n	8017d4e <UpdateTimeCredits+0x62>
        {
            observation = ( BACKOFF_DUTY_CYCLE_10_HOURS_IN_S * 1000 );
 8017d48:	4b11      	ldr	r3, [pc, #68]	@ (8017d90 <UpdateTimeCredits+0xa4>)
 8017d4a:	60fb      	str	r3, [r7, #12]
 8017d4c:	e001      	b.n	8017d52 <UpdateTimeCredits+0x66>
        }
        else
        {
            observation = ( BACKOFF_DUTY_CYCLE_24_HOURS_IN_S * 1000 );
 8017d4e:	4b11      	ldr	r3, [pc, #68]	@ (8017d94 <UpdateTimeCredits+0xa8>)
 8017d50:	60fb      	str	r3, [r7, #12]
        }
    }

    // Apply new credits only if the observation period has been elapsed.
    if( ( observation <= lastBandUpdateTime ) ||
 8017d52:	68fa      	ldr	r2, [r7, #12]
 8017d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d56:	429a      	cmp	r2, r3
 8017d58:	d908      	bls.n	8017d6c <UpdateTimeCredits+0x80>
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	689b      	ldr	r3, [r3, #8]
    if( ( observation <= lastBandUpdateTime ) ||
 8017d5e:	68fa      	ldr	r2, [r7, #12]
 8017d60:	429a      	cmp	r2, r3
 8017d62:	d103      	bne.n	8017d6c <UpdateTimeCredits+0x80>
        ( band->LastBandUpdateTime == 0 ) )
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	685b      	ldr	r3, [r3, #4]
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017d68:	2b00      	cmp	r3, #0
 8017d6a:	d109      	bne.n	8017d80 <UpdateTimeCredits+0x94>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	691a      	ldr	r2, [r3, #16]
 8017d70:	687b      	ldr	r3, [r7, #4]
 8017d72:	60da      	str	r2, [r3, #12]
        band->LastBandUpdateTime = currentTime;
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	6a3a      	ldr	r2, [r7, #32]
 8017d78:	605a      	str	r2, [r3, #4]
        band->LastMaxCreditAssignTime = observation;
 8017d7a:	687b      	ldr	r3, [r7, #4]
 8017d7c:	68fa      	ldr	r2, [r7, #12]
 8017d7e:	609a      	str	r2, [r3, #8]
    }
    return dutyCycle;
 8017d80:	897b      	ldrh	r3, [r7, #10]
}
 8017d82:	4618      	mov	r0, r3
 8017d84:	3710      	adds	r7, #16
 8017d86:	46bd      	mov	sp, r7
 8017d88:	bd80      	pop	{r7, pc}
 8017d8a:	bf00      	nop
 8017d8c:	0036ee80 	.word	0x0036ee80
 8017d90:	025c3f80 	.word	0x025c3f80
 8017d94:	07829b80 	.word	0x07829b80

08017d98 <CountChannels>:
    return dutyCycle;
}
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8017d98:	b480      	push	{r7}
 8017d9a:	b085      	sub	sp, #20
 8017d9c:	af00      	add	r7, sp, #0
 8017d9e:	4603      	mov	r3, r0
 8017da0:	460a      	mov	r2, r1
 8017da2:	80fb      	strh	r3, [r7, #6]
 8017da4:	4613      	mov	r3, r2
 8017da6:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8017da8:	2300      	movs	r3, #0
 8017daa:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8017dac:	2300      	movs	r3, #0
 8017dae:	73bb      	strb	r3, [r7, #14]
 8017db0:	e011      	b.n	8017dd6 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8017db2:	88fa      	ldrh	r2, [r7, #6]
 8017db4:	7bbb      	ldrb	r3, [r7, #14]
 8017db6:	2101      	movs	r1, #1
 8017db8:	fa01 f303 	lsl.w	r3, r1, r3
 8017dbc:	401a      	ands	r2, r3
 8017dbe:	7bbb      	ldrb	r3, [r7, #14]
 8017dc0:	2101      	movs	r1, #1
 8017dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8017dc6:	429a      	cmp	r2, r3
 8017dc8:	d102      	bne.n	8017dd0 <CountChannels+0x38>
        {
            nbActiveBits++;
 8017dca:	7bfb      	ldrb	r3, [r7, #15]
 8017dcc:	3301      	adds	r3, #1
 8017dce:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8017dd0:	7bbb      	ldrb	r3, [r7, #14]
 8017dd2:	3301      	adds	r3, #1
 8017dd4:	73bb      	strb	r3, [r7, #14]
 8017dd6:	7bba      	ldrb	r2, [r7, #14]
 8017dd8:	797b      	ldrb	r3, [r7, #5]
 8017dda:	429a      	cmp	r2, r3
 8017ddc:	d3e9      	bcc.n	8017db2 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8017dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8017de0:	4618      	mov	r0, r3
 8017de2:	3714      	adds	r7, #20
 8017de4:	46bd      	mov	sp, r7
 8017de6:	bc80      	pop	{r7}
 8017de8:	4770      	bx	lr

08017dea <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8017dea:	b580      	push	{r7, lr}
 8017dec:	b084      	sub	sp, #16
 8017dee:	af00      	add	r7, sp, #0
 8017df0:	6039      	str	r1, [r7, #0]
 8017df2:	4611      	mov	r1, r2
 8017df4:	461a      	mov	r2, r3
 8017df6:	4603      	mov	r3, r0
 8017df8:	71fb      	strb	r3, [r7, #7]
 8017dfa:	460b      	mov	r3, r1
 8017dfc:	71bb      	strb	r3, [r7, #6]
 8017dfe:	4613      	mov	r3, r2
 8017e00:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8017e02:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8017e06:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017e0a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017e0e:	4618      	mov	r0, r3
 8017e10:	f000 f85d 	bl	8017ece <RegionCommonValueInRange>
 8017e14:	4603      	mov	r3, r0
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d101      	bne.n	8017e1e <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8017e1a:	2300      	movs	r3, #0
 8017e1c:	e053      	b.n	8017ec6 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017e1e:	2300      	movs	r3, #0
 8017e20:	73fb      	strb	r3, [r7, #15]
 8017e22:	2300      	movs	r3, #0
 8017e24:	73bb      	strb	r3, [r7, #14]
 8017e26:	e049      	b.n	8017ebc <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8017e28:	2300      	movs	r3, #0
 8017e2a:	737b      	strb	r3, [r7, #13]
 8017e2c:	e03d      	b.n	8017eaa <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8017e2e:	7bbb      	ldrb	r3, [r7, #14]
 8017e30:	005b      	lsls	r3, r3, #1
 8017e32:	683a      	ldr	r2, [r7, #0]
 8017e34:	4413      	add	r3, r2
 8017e36:	881b      	ldrh	r3, [r3, #0]
 8017e38:	461a      	mov	r2, r3
 8017e3a:	7b7b      	ldrb	r3, [r7, #13]
 8017e3c:	fa42 f303 	asr.w	r3, r2, r3
 8017e40:	f003 0301 	and.w	r3, r3, #1
 8017e44:	2b00      	cmp	r3, #0
 8017e46:	d02d      	beq.n	8017ea4 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017e48:	7bfa      	ldrb	r2, [r7, #15]
 8017e4a:	7b7b      	ldrb	r3, [r7, #13]
 8017e4c:	4413      	add	r3, r2
 8017e4e:	461a      	mov	r2, r3
 8017e50:	4613      	mov	r3, r2
 8017e52:	005b      	lsls	r3, r3, #1
 8017e54:	4413      	add	r3, r2
 8017e56:	009b      	lsls	r3, r3, #2
 8017e58:	461a      	mov	r2, r3
 8017e5a:	69fb      	ldr	r3, [r7, #28]
 8017e5c:	4413      	add	r3, r2
 8017e5e:	7a1b      	ldrb	r3, [r3, #8]
 8017e60:	f343 0303 	sbfx	r3, r3, #0, #4
 8017e64:	b25b      	sxtb	r3, r3
 8017e66:	f003 030f 	and.w	r3, r3, #15
 8017e6a:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8017e6c:	7bfa      	ldrb	r2, [r7, #15]
 8017e6e:	7b7b      	ldrb	r3, [r7, #13]
 8017e70:	4413      	add	r3, r2
 8017e72:	461a      	mov	r2, r3
 8017e74:	4613      	mov	r3, r2
 8017e76:	005b      	lsls	r3, r3, #1
 8017e78:	4413      	add	r3, r2
 8017e7a:	009b      	lsls	r3, r3, #2
 8017e7c:	461a      	mov	r2, r3
 8017e7e:	69fb      	ldr	r3, [r7, #28]
 8017e80:	4413      	add	r3, r2
 8017e82:	7a1b      	ldrb	r3, [r3, #8]
 8017e84:	f343 1303 	sbfx	r3, r3, #4, #4
 8017e88:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017e8a:	f003 030f 	and.w	r3, r3, #15
 8017e8e:	b25a      	sxtb	r2, r3
 8017e90:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017e94:	4618      	mov	r0, r3
 8017e96:	f000 f81a 	bl	8017ece <RegionCommonValueInRange>
 8017e9a:	4603      	mov	r3, r0
 8017e9c:	2b01      	cmp	r3, #1
 8017e9e:	d101      	bne.n	8017ea4 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8017ea0:	2301      	movs	r3, #1
 8017ea2:	e010      	b.n	8017ec6 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8017ea4:	7b7b      	ldrb	r3, [r7, #13]
 8017ea6:	3301      	adds	r3, #1
 8017ea8:	737b      	strb	r3, [r7, #13]
 8017eaa:	7b7b      	ldrb	r3, [r7, #13]
 8017eac:	2b0f      	cmp	r3, #15
 8017eae:	d9be      	bls.n	8017e2e <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017eb0:	7bfb      	ldrb	r3, [r7, #15]
 8017eb2:	3310      	adds	r3, #16
 8017eb4:	73fb      	strb	r3, [r7, #15]
 8017eb6:	7bbb      	ldrb	r3, [r7, #14]
 8017eb8:	3301      	adds	r3, #1
 8017eba:	73bb      	strb	r3, [r7, #14]
 8017ebc:	7bfa      	ldrb	r2, [r7, #15]
 8017ebe:	79fb      	ldrb	r3, [r7, #7]
 8017ec0:	429a      	cmp	r2, r3
 8017ec2:	d3b1      	bcc.n	8017e28 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8017ec4:	2300      	movs	r3, #0
}
 8017ec6:	4618      	mov	r0, r3
 8017ec8:	3710      	adds	r7, #16
 8017eca:	46bd      	mov	sp, r7
 8017ecc:	bd80      	pop	{r7, pc}

08017ece <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8017ece:	b480      	push	{r7}
 8017ed0:	b083      	sub	sp, #12
 8017ed2:	af00      	add	r7, sp, #0
 8017ed4:	4603      	mov	r3, r0
 8017ed6:	71fb      	strb	r3, [r7, #7]
 8017ed8:	460b      	mov	r3, r1
 8017eda:	71bb      	strb	r3, [r7, #6]
 8017edc:	4613      	mov	r3, r2
 8017ede:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8017ee0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017ee4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017ee8:	429a      	cmp	r2, r3
 8017eea:	db07      	blt.n	8017efc <RegionCommonValueInRange+0x2e>
 8017eec:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017ef0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8017ef4:	429a      	cmp	r2, r3
 8017ef6:	dc01      	bgt.n	8017efc <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8017ef8:	2301      	movs	r3, #1
 8017efa:	e000      	b.n	8017efe <RegionCommonValueInRange+0x30>
    }
    return 0;
 8017efc:	2300      	movs	r3, #0
}
 8017efe:	4618      	mov	r0, r3
 8017f00:	370c      	adds	r7, #12
 8017f02:	46bd      	mov	sp, r7
 8017f04:	bc80      	pop	{r7}
 8017f06:	4770      	bx	lr

08017f08 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8017f08:	b480      	push	{r7}
 8017f0a:	b085      	sub	sp, #20
 8017f0c:	af00      	add	r7, sp, #0
 8017f0e:	6078      	str	r0, [r7, #4]
 8017f10:	460b      	mov	r3, r1
 8017f12:	70fb      	strb	r3, [r7, #3]
 8017f14:	4613      	mov	r3, r2
 8017f16:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8017f18:	78fb      	ldrb	r3, [r7, #3]
 8017f1a:	091b      	lsrs	r3, r3, #4
 8017f1c:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8017f1e:	78bb      	ldrb	r3, [r7, #2]
 8017f20:	091b      	lsrs	r3, r3, #4
 8017f22:	b2db      	uxtb	r3, r3
 8017f24:	7bfa      	ldrb	r2, [r7, #15]
 8017f26:	429a      	cmp	r2, r3
 8017f28:	d803      	bhi.n	8017f32 <RegionCommonChanDisable+0x2a>
 8017f2a:	78fa      	ldrb	r2, [r7, #3]
 8017f2c:	78bb      	ldrb	r3, [r7, #2]
 8017f2e:	429a      	cmp	r2, r3
 8017f30:	d301      	bcc.n	8017f36 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8017f32:	2300      	movs	r3, #0
 8017f34:	e017      	b.n	8017f66 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8017f36:	7bfb      	ldrb	r3, [r7, #15]
 8017f38:	005b      	lsls	r3, r3, #1
 8017f3a:	687a      	ldr	r2, [r7, #4]
 8017f3c:	4413      	add	r3, r2
 8017f3e:	881b      	ldrh	r3, [r3, #0]
 8017f40:	b21a      	sxth	r2, r3
 8017f42:	78fb      	ldrb	r3, [r7, #3]
 8017f44:	f003 030f 	and.w	r3, r3, #15
 8017f48:	2101      	movs	r1, #1
 8017f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8017f4e:	b21b      	sxth	r3, r3
 8017f50:	43db      	mvns	r3, r3
 8017f52:	b21b      	sxth	r3, r3
 8017f54:	4013      	ands	r3, r2
 8017f56:	b219      	sxth	r1, r3
 8017f58:	7bfb      	ldrb	r3, [r7, #15]
 8017f5a:	005b      	lsls	r3, r3, #1
 8017f5c:	687a      	ldr	r2, [r7, #4]
 8017f5e:	4413      	add	r3, r2
 8017f60:	b28a      	uxth	r2, r1
 8017f62:	801a      	strh	r2, [r3, #0]

    return true;
 8017f64:	2301      	movs	r3, #1
}
 8017f66:	4618      	mov	r0, r3
 8017f68:	3714      	adds	r7, #20
 8017f6a:	46bd      	mov	sp, r7
 8017f6c:	bc80      	pop	{r7}
 8017f6e:	4770      	bx	lr

08017f70 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8017f70:	b580      	push	{r7, lr}
 8017f72:	b084      	sub	sp, #16
 8017f74:	af00      	add	r7, sp, #0
 8017f76:	6078      	str	r0, [r7, #4]
 8017f78:	460b      	mov	r3, r1
 8017f7a:	70fb      	strb	r3, [r7, #3]
 8017f7c:	4613      	mov	r3, r2
 8017f7e:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8017f80:	2300      	movs	r3, #0
 8017f82:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8017f84:	687b      	ldr	r3, [r7, #4]
 8017f86:	2b00      	cmp	r3, #0
 8017f88:	d101      	bne.n	8017f8e <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8017f8a:	2300      	movs	r3, #0
 8017f8c:	e018      	b.n	8017fc0 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017f8e:	78fb      	ldrb	r3, [r7, #3]
 8017f90:	73bb      	strb	r3, [r7, #14]
 8017f92:	e010      	b.n	8017fb6 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8017f94:	7bbb      	ldrb	r3, [r7, #14]
 8017f96:	005b      	lsls	r3, r3, #1
 8017f98:	687a      	ldr	r2, [r7, #4]
 8017f9a:	4413      	add	r3, r2
 8017f9c:	881b      	ldrh	r3, [r3, #0]
 8017f9e:	2110      	movs	r1, #16
 8017fa0:	4618      	mov	r0, r3
 8017fa2:	f7ff fef9 	bl	8017d98 <CountChannels>
 8017fa6:	4603      	mov	r3, r0
 8017fa8:	461a      	mov	r2, r3
 8017faa:	7bfb      	ldrb	r3, [r7, #15]
 8017fac:	4413      	add	r3, r2
 8017fae:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017fb0:	7bbb      	ldrb	r3, [r7, #14]
 8017fb2:	3301      	adds	r3, #1
 8017fb4:	73bb      	strb	r3, [r7, #14]
 8017fb6:	7bba      	ldrb	r2, [r7, #14]
 8017fb8:	78bb      	ldrb	r3, [r7, #2]
 8017fba:	429a      	cmp	r2, r3
 8017fbc:	d3ea      	bcc.n	8017f94 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8017fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8017fc0:	4618      	mov	r0, r3
 8017fc2:	3710      	adds	r7, #16
 8017fc4:	46bd      	mov	sp, r7
 8017fc6:	bd80      	pop	{r7, pc}

08017fc8 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8017fc8:	b480      	push	{r7}
 8017fca:	b087      	sub	sp, #28
 8017fcc:	af00      	add	r7, sp, #0
 8017fce:	60f8      	str	r0, [r7, #12]
 8017fd0:	60b9      	str	r1, [r7, #8]
 8017fd2:	4613      	mov	r3, r2
 8017fd4:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8017fd6:	68fb      	ldr	r3, [r7, #12]
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	d016      	beq.n	801800a <RegionCommonChanMaskCopy+0x42>
 8017fdc:	68bb      	ldr	r3, [r7, #8]
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	d013      	beq.n	801800a <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8017fe2:	2300      	movs	r3, #0
 8017fe4:	75fb      	strb	r3, [r7, #23]
 8017fe6:	e00c      	b.n	8018002 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8017fe8:	7dfb      	ldrb	r3, [r7, #23]
 8017fea:	005b      	lsls	r3, r3, #1
 8017fec:	68ba      	ldr	r2, [r7, #8]
 8017fee:	441a      	add	r2, r3
 8017ff0:	7dfb      	ldrb	r3, [r7, #23]
 8017ff2:	005b      	lsls	r3, r3, #1
 8017ff4:	68f9      	ldr	r1, [r7, #12]
 8017ff6:	440b      	add	r3, r1
 8017ff8:	8812      	ldrh	r2, [r2, #0]
 8017ffa:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8017ffc:	7dfb      	ldrb	r3, [r7, #23]
 8017ffe:	3301      	adds	r3, #1
 8018000:	75fb      	strb	r3, [r7, #23]
 8018002:	7dfa      	ldrb	r2, [r7, #23]
 8018004:	79fb      	ldrb	r3, [r7, #7]
 8018006:	429a      	cmp	r2, r3
 8018008:	d3ee      	bcc.n	8017fe8 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801800a:	bf00      	nop
 801800c:	371c      	adds	r7, #28
 801800e:	46bd      	mov	sp, r7
 8018010:	bc80      	pop	{r7}
 8018012:	4770      	bx	lr

08018014 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8018014:	b082      	sub	sp, #8
 8018016:	b580      	push	{r7, lr}
 8018018:	b086      	sub	sp, #24
 801801a:	af00      	add	r7, sp, #0
 801801c:	60f8      	str	r0, [r7, #12]
 801801e:	60b9      	str	r1, [r7, #8]
 8018020:	627b      	str	r3, [r7, #36]	@ 0x24
 8018022:	4613      	mov	r3, r2
 8018024:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8018026:	79f9      	ldrb	r1, [r7, #7]
 8018028:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801802c:	cb0c      	ldmia	r3, {r2, r3}
 801802e:	68f8      	ldr	r0, [r7, #12]
 8018030:	f7ff fdf0 	bl	8017c14 <GetDutyCycle>
 8018034:	4603      	mov	r3, r0
 8018036:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8018038:	68fb      	ldr	r3, [r7, #12]
 801803a:	68da      	ldr	r2, [r3, #12]
 801803c:	8afb      	ldrh	r3, [r7, #22]
 801803e:	68b9      	ldr	r1, [r7, #8]
 8018040:	fb01 f303 	mul.w	r3, r1, r3
 8018044:	429a      	cmp	r2, r3
 8018046:	d909      	bls.n	801805c <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8018048:	68fb      	ldr	r3, [r7, #12]
 801804a:	68da      	ldr	r2, [r3, #12]
 801804c:	8afb      	ldrh	r3, [r7, #22]
 801804e:	68b9      	ldr	r1, [r7, #8]
 8018050:	fb01 f303 	mul.w	r3, r1, r3
 8018054:	1ad2      	subs	r2, r2, r3
 8018056:	68fb      	ldr	r3, [r7, #12]
 8018058:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801805a:	e002      	b.n	8018062 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801805c:	68fb      	ldr	r3, [r7, #12]
 801805e:	2200      	movs	r2, #0
 8018060:	60da      	str	r2, [r3, #12]
}
 8018062:	bf00      	nop
 8018064:	3718      	adds	r7, #24
 8018066:	46bd      	mov	sp, r7
 8018068:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801806c:	b002      	add	sp, #8
 801806e:	4770      	bx	lr

08018070 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8018070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018072:	b08f      	sub	sp, #60	@ 0x3c
 8018074:	af04      	add	r7, sp, #16
 8018076:	6039      	str	r1, [r7, #0]
 8018078:	4611      	mov	r1, r2
 801807a:	461a      	mov	r2, r3
 801807c:	4603      	mov	r3, r0
 801807e:	71fb      	strb	r3, [r7, #7]
 8018080:	460b      	mov	r3, r1
 8018082:	71bb      	strb	r3, [r7, #6]
 8018084:	4613      	mov	r3, r2
 8018086:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8018088:	f04f 33ff 	mov.w	r3, #4294967295
 801808c:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 801808e:	f004 ff23 	bl	801ced8 <UTIL_TIMER_GetCurrentTime>
 8018092:	61b8      	str	r0, [r7, #24]
    TimerTime_t creditCosts = 0;
 8018094:	2300      	movs	r3, #0
 8018096:	617b      	str	r3, [r7, #20]
    uint16_t dutyCycle = 1;
 8018098:	2301      	movs	r3, #1
 801809a:	827b      	strh	r3, [r7, #18]
    uint8_t validBands = 0;
 801809c:	2300      	movs	r3, #0
 801809e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 80180a2:	2300      	movs	r3, #0
 80180a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80180a8:	e09c      	b.n	80181e4 <RegionCommonUpdateBandTimeOff+0x174>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
        TimerTime_t elapsedTime = TimerGetElapsedTime( bands[i].LastBandUpdateTime );
 80180aa:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80180ae:	4613      	mov	r3, r2
 80180b0:	005b      	lsls	r3, r3, #1
 80180b2:	4413      	add	r3, r2
 80180b4:	00db      	lsls	r3, r3, #3
 80180b6:	461a      	mov	r2, r3
 80180b8:	683b      	ldr	r3, [r7, #0]
 80180ba:	4413      	add	r3, r2
 80180bc:	685b      	ldr	r3, [r3, #4]
 80180be:	4618      	mov	r0, r3
 80180c0:	f004 ff1c 	bl	801cefc <UTIL_TIMER_GetElapsedTime>
 80180c4:	60f8      	str	r0, [r7, #12]

        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80180c6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80180ca:	4613      	mov	r3, r2
 80180cc:	005b      	lsls	r3, r3, #1
 80180ce:	4413      	add	r3, r2
 80180d0:	00db      	lsls	r3, r3, #3
 80180d2:	461a      	mov	r2, r3
 80180d4:	683b      	ldr	r3, [r7, #0]
 80180d6:	189c      	adds	r4, r3, r2
 80180d8:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 80180dc:	797a      	ldrb	r2, [r7, #5]
 80180de:	79fd      	ldrb	r5, [r7, #7]
 80180e0:	68fb      	ldr	r3, [r7, #12]
 80180e2:	9303      	str	r3, [sp, #12]
 80180e4:	69bb      	ldr	r3, [r7, #24]
 80180e6:	9302      	str	r3, [sp, #8]
 80180e8:	46ec      	mov	ip, sp
 80180ea:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80180ee:	e893 0003 	ldmia.w	r3, {r0, r1}
 80180f2:	e88c 0003 	stmia.w	ip, {r0, r1}
 80180f6:	4633      	mov	r3, r6
 80180f8:	4629      	mov	r1, r5
 80180fa:	4620      	mov	r0, r4
 80180fc:	f7ff fdf6 	bl	8017cec <UpdateTimeCredits>
 8018100:	4603      	mov	r3, r0
 8018102:	827b      	strh	r3, [r7, #18]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8018104:	8a7a      	ldrh	r2, [r7, #18]
 8018106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018108:	fb02 f303 	mul.w	r3, r2, r3
 801810c:	617b      	str	r3, [r7, #20]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801810e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018112:	4613      	mov	r3, r2
 8018114:	005b      	lsls	r3, r3, #1
 8018116:	4413      	add	r3, r2
 8018118:	00db      	lsls	r3, r3, #3
 801811a:	461a      	mov	r2, r3
 801811c:	683b      	ldr	r3, [r7, #0]
 801811e:	4413      	add	r3, r2
 8018120:	68db      	ldr	r3, [r3, #12]
 8018122:	697a      	ldr	r2, [r7, #20]
 8018124:	429a      	cmp	r2, r3
 8018126:	d308      	bcc.n	801813a <RegionCommonUpdateBandTimeOff+0xca>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018128:	797b      	ldrb	r3, [r7, #5]
 801812a:	f083 0301 	eor.w	r3, r3, #1
 801812e:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8018130:	2b00      	cmp	r3, #0
 8018132:	d013      	beq.n	801815c <RegionCommonUpdateBandTimeOff+0xec>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018134:	79fb      	ldrb	r3, [r7, #7]
 8018136:	2b00      	cmp	r3, #0
 8018138:	d010      	beq.n	801815c <RegionCommonUpdateBandTimeOff+0xec>
        {
            bands[i].ReadyForTransmission = true;
 801813a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801813e:	4613      	mov	r3, r2
 8018140:	005b      	lsls	r3, r3, #1
 8018142:	4413      	add	r3, r2
 8018144:	00db      	lsls	r3, r3, #3
 8018146:	461a      	mov	r2, r3
 8018148:	683b      	ldr	r3, [r7, #0]
 801814a:	4413      	add	r3, r2
 801814c:	2201      	movs	r2, #1
 801814e:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8018150:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8018154:	3301      	adds	r3, #1
 8018156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801815a:	e03e      	b.n	80181da <RegionCommonUpdateBandTimeOff+0x16a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801815c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018160:	4613      	mov	r3, r2
 8018162:	005b      	lsls	r3, r3, #1
 8018164:	4413      	add	r3, r2
 8018166:	00db      	lsls	r3, r3, #3
 8018168:	461a      	mov	r2, r3
 801816a:	683b      	ldr	r3, [r7, #0]
 801816c:	4413      	add	r3, r2
 801816e:	2200      	movs	r2, #0
 8018170:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8018172:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018176:	4613      	mov	r3, r2
 8018178:	005b      	lsls	r3, r3, #1
 801817a:	4413      	add	r3, r2
 801817c:	00db      	lsls	r3, r3, #3
 801817e:	461a      	mov	r2, r3
 8018180:	683b      	ldr	r3, [r7, #0]
 8018182:	4413      	add	r3, r2
 8018184:	691b      	ldr	r3, [r3, #16]
 8018186:	697a      	ldr	r2, [r7, #20]
 8018188:	429a      	cmp	r2, r3
 801818a:	d226      	bcs.n	80181da <RegionCommonUpdateBandTimeOff+0x16a>
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
                TimerTime_t observationTimeDiff = 0;
 801818c:	2300      	movs	r3, #0
 801818e:	61fb      	str	r3, [r7, #28]
                if( bands[i].LastMaxCreditAssignTime >= elapsedTime )
 8018190:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018194:	4613      	mov	r3, r2
 8018196:	005b      	lsls	r3, r3, #1
 8018198:	4413      	add	r3, r2
 801819a:	00db      	lsls	r3, r3, #3
 801819c:	461a      	mov	r2, r3
 801819e:	683b      	ldr	r3, [r7, #0]
 80181a0:	4413      	add	r3, r2
 80181a2:	689b      	ldr	r3, [r3, #8]
 80181a4:	68fa      	ldr	r2, [r7, #12]
 80181a6:	429a      	cmp	r2, r3
 80181a8:	d80c      	bhi.n	80181c4 <RegionCommonUpdateBandTimeOff+0x154>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
 80181aa:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80181ae:	4613      	mov	r3, r2
 80181b0:	005b      	lsls	r3, r3, #1
 80181b2:	4413      	add	r3, r2
 80181b4:	00db      	lsls	r3, r3, #3
 80181b6:	461a      	mov	r2, r3
 80181b8:	683b      	ldr	r3, [r7, #0]
 80181ba:	4413      	add	r3, r2
 80181bc:	689a      	ldr	r2, [r3, #8]
 80181be:	68fb      	ldr	r3, [r7, #12]
 80181c0:	1ad3      	subs	r3, r2, r3
 80181c2:	61fb      	str	r3, [r7, #28]
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
 80181c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80181c6:	69fb      	ldr	r3, [r7, #28]
 80181c8:	4293      	cmp	r3, r2
 80181ca:	bf28      	it	cs
 80181cc:	4613      	movcs	r3, r2
 80181ce:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80181d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80181d4:	3301      	adds	r3, #1
 80181d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for( uint8_t i = 0; i < nbBands; i++ )
 80181da:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80181de:	3301      	adds	r3, #1
 80181e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80181e4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80181e8:	79bb      	ldrb	r3, [r7, #6]
 80181ea:	429a      	cmp	r2, r3
 80181ec:	f4ff af5d 	bcc.w	80180aa <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 80181f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80181f4:	2b00      	cmp	r3, #0
 80181f6:	d102      	bne.n	80181fe <RegionCommonUpdateBandTimeOff+0x18e>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 80181f8:	f04f 33ff 	mov.w	r3, #4294967295
 80181fc:	e000      	b.n	8018200 <RegionCommonUpdateBandTimeOff+0x190>
    }
    return minTimeToWait;
 80181fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018200:	4618      	mov	r0, r3
 8018202:	372c      	adds	r7, #44	@ 0x2c
 8018204:	46bd      	mov	sp, r7
 8018206:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018208 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8018208:	b480      	push	{r7}
 801820a:	b085      	sub	sp, #20
 801820c:	af00      	add	r7, sp, #0
 801820e:	6078      	str	r0, [r7, #4]
 8018210:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8018212:	2300      	movs	r3, #0
 8018214:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8018216:	687b      	ldr	r3, [r7, #4]
 8018218:	781b      	ldrb	r3, [r3, #0]
 801821a:	2b03      	cmp	r3, #3
 801821c:	d140      	bne.n	80182a0 <RegionCommonParseLinkAdrReq+0x98>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801821e:	687b      	ldr	r3, [r7, #4]
 8018220:	3301      	adds	r3, #1
 8018222:	781b      	ldrb	r3, [r3, #0]
 8018224:	b25a      	sxtb	r2, r3
 8018226:	683b      	ldr	r3, [r7, #0]
 8018228:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801822a:	683b      	ldr	r3, [r7, #0]
 801822c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018230:	f003 030f 	and.w	r3, r3, #15
 8018234:	b25a      	sxtb	r2, r3
 8018236:	683b      	ldr	r3, [r7, #0]
 8018238:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 801823a:	683b      	ldr	r3, [r7, #0]
 801823c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018240:	b2db      	uxtb	r3, r3
 8018242:	091b      	lsrs	r3, r3, #4
 8018244:	b2db      	uxtb	r3, r3
 8018246:	b25a      	sxtb	r2, r3
 8018248:	683b      	ldr	r3, [r7, #0]
 801824a:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 801824c:	687b      	ldr	r3, [r7, #4]
 801824e:	3302      	adds	r3, #2
 8018250:	781b      	ldrb	r3, [r3, #0]
 8018252:	461a      	mov	r2, r3
 8018254:	683b      	ldr	r3, [r7, #0]
 8018256:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8018258:	683b      	ldr	r3, [r7, #0]
 801825a:	889b      	ldrh	r3, [r3, #4]
 801825c:	b21a      	sxth	r2, r3
 801825e:	687b      	ldr	r3, [r7, #4]
 8018260:	3303      	adds	r3, #3
 8018262:	781b      	ldrb	r3, [r3, #0]
 8018264:	b21b      	sxth	r3, r3
 8018266:	021b      	lsls	r3, r3, #8
 8018268:	b21b      	sxth	r3, r3
 801826a:	4313      	orrs	r3, r2
 801826c:	b21b      	sxth	r3, r3
 801826e:	b29a      	uxth	r2, r3
 8018270:	683b      	ldr	r3, [r7, #0]
 8018272:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8018274:	687b      	ldr	r3, [r7, #4]
 8018276:	791a      	ldrb	r2, [r3, #4]
 8018278:	683b      	ldr	r3, [r7, #0]
 801827a:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 801827c:	683b      	ldr	r3, [r7, #0]
 801827e:	781b      	ldrb	r3, [r3, #0]
 8018280:	091b      	lsrs	r3, r3, #4
 8018282:	b2db      	uxtb	r3, r3
 8018284:	f003 0307 	and.w	r3, r3, #7
 8018288:	b2da      	uxtb	r2, r3
 801828a:	683b      	ldr	r3, [r7, #0]
 801828c:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 801828e:	683b      	ldr	r3, [r7, #0]
 8018290:	781b      	ldrb	r3, [r3, #0]
 8018292:	f003 030f 	and.w	r3, r3, #15
 8018296:	b2da      	uxtb	r2, r3
 8018298:	683b      	ldr	r3, [r7, #0]
 801829a:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 801829c:	2305      	movs	r3, #5
 801829e:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 80182a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80182a2:	4618      	mov	r0, r3
 80182a4:	3714      	adds	r7, #20
 80182a6:	46bd      	mov	sp, r7
 80182a8:	bc80      	pop	{r7}
 80182aa:	4770      	bx	lr

080182ac <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 80182ac:	b5b0      	push	{r4, r5, r7, lr}
 80182ae:	b088      	sub	sp, #32
 80182b0:	af02      	add	r7, sp, #8
 80182b2:	60f8      	str	r0, [r7, #12]
 80182b4:	60b9      	str	r1, [r7, #8]
 80182b6:	607a      	str	r2, [r7, #4]
 80182b8:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 80182ba:	68fb      	ldr	r3, [r7, #12]
 80182bc:	791b      	ldrb	r3, [r3, #4]
 80182be:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 80182c0:	68fb      	ldr	r3, [r7, #12]
 80182c2:	799b      	ldrb	r3, [r3, #6]
 80182c4:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 80182c6:	68fb      	ldr	r3, [r7, #12]
 80182c8:	79db      	ldrb	r3, [r3, #7]
 80182ca:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 80182cc:	68fb      	ldr	r3, [r7, #12]
 80182ce:	7a1b      	ldrb	r3, [r3, #8]
 80182d0:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 80182d2:	68fb      	ldr	r3, [r7, #12]
 80182d4:	795b      	ldrb	r3, [r3, #5]
 80182d6:	f083 0301 	eor.w	r3, r3, #1
 80182da:	b2db      	uxtb	r3, r3
 80182dc:	2b00      	cmp	r3, #0
 80182de:	d008      	beq.n	80182f2 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 80182e0:	68fb      	ldr	r3, [r7, #12]
 80182e2:	7adb      	ldrb	r3, [r3, #11]
 80182e4:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 80182e6:	68fb      	ldr	r3, [r7, #12]
 80182e8:	7a5b      	ldrb	r3, [r3, #9]
 80182ea:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 80182ec:	68fb      	ldr	r3, [r7, #12]
 80182ee:	7a9b      	ldrb	r3, [r3, #10]
 80182f0:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 80182f2:	7dfb      	ldrb	r3, [r7, #23]
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d04a      	beq.n	801838e <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 80182f8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80182fc:	2b0f      	cmp	r3, #15
 80182fe:	d103      	bne.n	8018308 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8018300:	68fb      	ldr	r3, [r7, #12]
 8018302:	7a5b      	ldrb	r3, [r3, #9]
 8018304:	75bb      	strb	r3, [r7, #22]
 8018306:	e01d      	b.n	8018344 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8018308:	68fb      	ldr	r3, [r7, #12]
 801830a:	7b18      	ldrb	r0, [r3, #12]
 801830c:	68fb      	ldr	r3, [r7, #12]
 801830e:	6919      	ldr	r1, [r3, #16]
 8018310:	68fb      	ldr	r3, [r7, #12]
 8018312:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8018316:	68fb      	ldr	r3, [r7, #12]
 8018318:	f993 3015 	ldrsb.w	r3, [r3, #21]
 801831c:	68fa      	ldr	r2, [r7, #12]
 801831e:	6992      	ldr	r2, [r2, #24]
 8018320:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8018324:	9201      	str	r2, [sp, #4]
 8018326:	9300      	str	r3, [sp, #0]
 8018328:	462b      	mov	r3, r5
 801832a:	4622      	mov	r2, r4
 801832c:	f7ff fd5d 	bl	8017dea <RegionCommonChanVerifyDr>
 8018330:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8018332:	f083 0301 	eor.w	r3, r3, #1
 8018336:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8018338:	2b00      	cmp	r3, #0
 801833a:	d003      	beq.n	8018344 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 801833c:	7dfb      	ldrb	r3, [r7, #23]
 801833e:	f023 0302 	bic.w	r3, r3, #2
 8018342:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8018344:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018348:	2b0f      	cmp	r3, #15
 801834a:	d103      	bne.n	8018354 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 801834c:	68fb      	ldr	r3, [r7, #12]
 801834e:	7a9b      	ldrb	r3, [r3, #10]
 8018350:	757b      	strb	r3, [r7, #21]
 8018352:	e01c      	b.n	801838e <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8018354:	68fb      	ldr	r3, [r7, #12]
 8018356:	f993 101d 	ldrsb.w	r1, [r3, #29]
 801835a:	68fb      	ldr	r3, [r7, #12]
 801835c:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8018360:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018364:	4618      	mov	r0, r3
 8018366:	f7ff fdb2 	bl	8017ece <RegionCommonValueInRange>
 801836a:	4603      	mov	r3, r0
 801836c:	2b00      	cmp	r3, #0
 801836e:	d10e      	bne.n	801838e <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8018370:	68fb      	ldr	r3, [r7, #12]
 8018372:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8018376:	f997 2015 	ldrsb.w	r2, [r7, #21]
 801837a:	429a      	cmp	r2, r3
 801837c:	da03      	bge.n	8018386 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 801837e:	68fb      	ldr	r3, [r7, #12]
 8018380:	7f5b      	ldrb	r3, [r3, #29]
 8018382:	757b      	strb	r3, [r7, #21]
 8018384:	e003      	b.n	801838e <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8018386:	7dfb      	ldrb	r3, [r7, #23]
 8018388:	f023 0304 	bic.w	r3, r3, #4
 801838c:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 801838e:	7dfb      	ldrb	r3, [r7, #23]
 8018390:	2b07      	cmp	r3, #7
 8018392:	d105      	bne.n	80183a0 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8018394:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8018398:	2b00      	cmp	r3, #0
 801839a:	d101      	bne.n	80183a0 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 801839c:	2301      	movs	r3, #1
 801839e:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 80183a0:	68bb      	ldr	r3, [r7, #8]
 80183a2:	7dba      	ldrb	r2, [r7, #22]
 80183a4:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 80183a6:	687b      	ldr	r3, [r7, #4]
 80183a8:	7d7a      	ldrb	r2, [r7, #21]
 80183aa:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 80183ac:	7d3a      	ldrb	r2, [r7, #20]
 80183ae:	683b      	ldr	r3, [r7, #0]
 80183b0:	701a      	strb	r2, [r3, #0]

    return status;
 80183b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80183b4:	4618      	mov	r0, r3
 80183b6:	3718      	adds	r7, #24
 80183b8:	46bd      	mov	sp, r7
 80183ba:	bdb0      	pop	{r4, r5, r7, pc}

080183bc <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 80183bc:	b480      	push	{r7}
 80183be:	b083      	sub	sp, #12
 80183c0:	af00      	add	r7, sp, #0
 80183c2:	4603      	mov	r3, r0
 80183c4:	6039      	str	r1, [r7, #0]
 80183c6:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 80183c8:	79fb      	ldrb	r3, [r7, #7]
 80183ca:	4a06      	ldr	r2, [pc, #24]	@ (80183e4 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 80183cc:	fa02 f303 	lsl.w	r3, r2, r3
 80183d0:	461a      	mov	r2, r3
 80183d2:	683b      	ldr	r3, [r7, #0]
 80183d4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80183d8:	4618      	mov	r0, r3
 80183da:	370c      	adds	r7, #12
 80183dc:	46bd      	mov	sp, r7
 80183de:	bc80      	pop	{r7}
 80183e0:	4770      	bx	lr
 80183e2:	bf00      	nop
 80183e4:	000f4240 	.word	0x000f4240

080183e8 <RegionCommonComputeRxWindowParameters>:
{
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 80183e8:	b480      	push	{r7}
 80183ea:	b085      	sub	sp, #20
 80183ec:	af00      	add	r7, sp, #0
 80183ee:	60f8      	str	r0, [r7, #12]
 80183f0:	607a      	str	r2, [r7, #4]
 80183f2:	603b      	str	r3, [r7, #0]
 80183f4:	460b      	mov	r3, r1
 80183f6:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 80183f8:	7afa      	ldrb	r2, [r7, #11]
 80183fa:	7afb      	ldrb	r3, [r7, #11]
 80183fc:	3b04      	subs	r3, #4
 80183fe:	4619      	mov	r1, r3
 8018400:	68fb      	ldr	r3, [r7, #12]
 8018402:	fb03 f101 	mul.w	r1, r3, r1
 8018406:	687b      	ldr	r3, [r7, #4]
 8018408:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801840c:	fb00 f303 	mul.w	r3, r0, r3
 8018410:	440b      	add	r3, r1
 8018412:	005b      	lsls	r3, r3, #1
 8018414:	2b00      	cmp	r3, #0
 8018416:	d013      	beq.n	8018440 <RegionCommonComputeRxWindowParameters+0x58>
 8018418:	7afb      	ldrb	r3, [r7, #11]
 801841a:	3b04      	subs	r3, #4
 801841c:	4619      	mov	r1, r3
 801841e:	68fb      	ldr	r3, [r7, #12]
 8018420:	fb03 f101 	mul.w	r1, r3, r1
 8018424:	687b      	ldr	r3, [r7, #4]
 8018426:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801842a:	fb00 f303 	mul.w	r3, r0, r3
 801842e:	440b      	add	r3, r1
 8018430:	0059      	lsls	r1, r3, #1
 8018432:	68fb      	ldr	r3, [r7, #12]
 8018434:	440b      	add	r3, r1
 8018436:	1e59      	subs	r1, r3, #1
 8018438:	68fb      	ldr	r3, [r7, #12]
 801843a:	fbb1 f3f3 	udiv	r3, r1, r3
 801843e:	e00f      	b.n	8018460 <RegionCommonComputeRxWindowParameters+0x78>
 8018440:	7afb      	ldrb	r3, [r7, #11]
 8018442:	3b04      	subs	r3, #4
 8018444:	4619      	mov	r1, r3
 8018446:	68fb      	ldr	r3, [r7, #12]
 8018448:	fb03 f101 	mul.w	r1, r3, r1
 801844c:	687b      	ldr	r3, [r7, #4]
 801844e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018452:	fb00 f303 	mul.w	r3, r0, r3
 8018456:	440b      	add	r3, r1
 8018458:	0059      	lsls	r1, r3, #1
 801845a:	68fb      	ldr	r3, [r7, #12]
 801845c:	fbb1 f3f3 	udiv	r3, r1, r3
 8018460:	429a      	cmp	r2, r3
 8018462:	bf38      	it	cc
 8018464:	461a      	movcc	r2, r3
 8018466:	69bb      	ldr	r3, [r7, #24]
 8018468:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 801846a:	68fb      	ldr	r3, [r7, #12]
 801846c:	009b      	lsls	r3, r3, #2
 801846e:	4619      	mov	r1, r3
 8018470:	69bb      	ldr	r3, [r7, #24]
 8018472:	681b      	ldr	r3, [r3, #0]
 8018474:	68fa      	ldr	r2, [r7, #12]
 8018476:	fb02 f303 	mul.w	r3, r2, r3
 801847a:	2b00      	cmp	r3, #0
 801847c:	d007      	beq.n	801848e <RegionCommonComputeRxWindowParameters+0xa6>
 801847e:	69bb      	ldr	r3, [r7, #24]
 8018480:	681b      	ldr	r3, [r3, #0]
 8018482:	68fa      	ldr	r2, [r7, #12]
 8018484:	fb02 f303 	mul.w	r3, r2, r3
 8018488:	3301      	adds	r3, #1
 801848a:	085b      	lsrs	r3, r3, #1
 801848c:	e005      	b.n	801849a <RegionCommonComputeRxWindowParameters+0xb2>
 801848e:	69bb      	ldr	r3, [r7, #24]
 8018490:	681b      	ldr	r3, [r3, #0]
 8018492:	68fa      	ldr	r2, [r7, #12]
 8018494:	fb02 f303 	mul.w	r3, r2, r3
 8018498:	085b      	lsrs	r3, r3, #1
 801849a:	1acb      	subs	r3, r1, r3
 801849c:	683a      	ldr	r2, [r7, #0]
 801849e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80184a2:	fb01 f202 	mul.w	r2, r1, r2
 80184a6:	1a9b      	subs	r3, r3, r2
 80184a8:	2b00      	cmp	r3, #0
 80184aa:	dd27      	ble.n	80184fc <RegionCommonComputeRxWindowParameters+0x114>
 80184ac:	68fb      	ldr	r3, [r7, #12]
 80184ae:	009b      	lsls	r3, r3, #2
 80184b0:	4619      	mov	r1, r3
 80184b2:	69bb      	ldr	r3, [r7, #24]
 80184b4:	681b      	ldr	r3, [r3, #0]
 80184b6:	68fa      	ldr	r2, [r7, #12]
 80184b8:	fb02 f303 	mul.w	r3, r2, r3
 80184bc:	2b00      	cmp	r3, #0
 80184be:	d007      	beq.n	80184d0 <RegionCommonComputeRxWindowParameters+0xe8>
 80184c0:	69bb      	ldr	r3, [r7, #24]
 80184c2:	681b      	ldr	r3, [r3, #0]
 80184c4:	68fa      	ldr	r2, [r7, #12]
 80184c6:	fb02 f303 	mul.w	r3, r2, r3
 80184ca:	3301      	adds	r3, #1
 80184cc:	085b      	lsrs	r3, r3, #1
 80184ce:	e005      	b.n	80184dc <RegionCommonComputeRxWindowParameters+0xf4>
 80184d0:	69bb      	ldr	r3, [r7, #24]
 80184d2:	681b      	ldr	r3, [r3, #0]
 80184d4:	68fa      	ldr	r2, [r7, #12]
 80184d6:	fb02 f303 	mul.w	r3, r2, r3
 80184da:	085b      	lsrs	r3, r3, #1
 80184dc:	1acb      	subs	r3, r1, r3
 80184de:	683a      	ldr	r2, [r7, #0]
 80184e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80184e4:	fb01 f202 	mul.w	r2, r1, r2
 80184e8:	1a9b      	subs	r3, r3, r2
 80184ea:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80184ee:	4a19      	ldr	r2, [pc, #100]	@ (8018554 <RegionCommonComputeRxWindowParameters+0x16c>)
 80184f0:	fb82 1203 	smull	r1, r2, r2, r3
 80184f4:	1192      	asrs	r2, r2, #6
 80184f6:	17db      	asrs	r3, r3, #31
 80184f8:	1ad3      	subs	r3, r2, r3
 80184fa:	e024      	b.n	8018546 <RegionCommonComputeRxWindowParameters+0x15e>
 80184fc:	68fb      	ldr	r3, [r7, #12]
 80184fe:	009b      	lsls	r3, r3, #2
 8018500:	4619      	mov	r1, r3
 8018502:	69bb      	ldr	r3, [r7, #24]
 8018504:	681b      	ldr	r3, [r3, #0]
 8018506:	68fa      	ldr	r2, [r7, #12]
 8018508:	fb02 f303 	mul.w	r3, r2, r3
 801850c:	2b00      	cmp	r3, #0
 801850e:	d007      	beq.n	8018520 <RegionCommonComputeRxWindowParameters+0x138>
 8018510:	69bb      	ldr	r3, [r7, #24]
 8018512:	681b      	ldr	r3, [r3, #0]
 8018514:	68fa      	ldr	r2, [r7, #12]
 8018516:	fb02 f303 	mul.w	r3, r2, r3
 801851a:	3301      	adds	r3, #1
 801851c:	085b      	lsrs	r3, r3, #1
 801851e:	e005      	b.n	801852c <RegionCommonComputeRxWindowParameters+0x144>
 8018520:	69bb      	ldr	r3, [r7, #24]
 8018522:	681b      	ldr	r3, [r3, #0]
 8018524:	68fa      	ldr	r2, [r7, #12]
 8018526:	fb02 f303 	mul.w	r3, r2, r3
 801852a:	085b      	lsrs	r3, r3, #1
 801852c:	1acb      	subs	r3, r1, r3
 801852e:	683a      	ldr	r2, [r7, #0]
 8018530:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018534:	fb01 f202 	mul.w	r2, r1, r2
 8018538:	1a9b      	subs	r3, r3, r2
 801853a:	4a06      	ldr	r2, [pc, #24]	@ (8018554 <RegionCommonComputeRxWindowParameters+0x16c>)
 801853c:	fb82 1203 	smull	r1, r2, r2, r3
 8018540:	1192      	asrs	r2, r2, #6
 8018542:	17db      	asrs	r3, r3, #31
 8018544:	1ad3      	subs	r3, r2, r3
 8018546:	69fa      	ldr	r2, [r7, #28]
 8018548:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 801854a:	bf00      	nop
 801854c:	3714      	adds	r7, #20
 801854e:	46bd      	mov	sp, r7
 8018550:	bc80      	pop	{r7}
 8018552:	4770      	bx	lr
 8018554:	10624dd3 	.word	0x10624dd3

08018558 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8018558:	b580      	push	{r7, lr}
 801855a:	b086      	sub	sp, #24
 801855c:	af00      	add	r7, sp, #0
 801855e:	4603      	mov	r3, r0
 8018560:	60b9      	str	r1, [r7, #8]
 8018562:	607a      	str	r2, [r7, #4]
 8018564:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8018566:	2300      	movs	r3, #0
 8018568:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801856a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801856e:	005b      	lsls	r3, r3, #1
 8018570:	4618      	mov	r0, r3
 8018572:	f7e8 fc01 	bl	8000d78 <__aeabi_ui2f>
 8018576:	4603      	mov	r3, r0
 8018578:	4619      	mov	r1, r3
 801857a:	68b8      	ldr	r0, [r7, #8]
 801857c:	f7e8 fb4a 	bl	8000c14 <__aeabi_fsub>
 8018580:	4603      	mov	r3, r0
 8018582:	6879      	ldr	r1, [r7, #4]
 8018584:	4618      	mov	r0, r3
 8018586:	f7e8 fb45 	bl	8000c14 <__aeabi_fsub>
 801858a:	4603      	mov	r3, r0
 801858c:	4618      	mov	r0, r3
 801858e:	f7e7 ffb3 	bl	80004f8 <__aeabi_f2d>
 8018592:	4602      	mov	r2, r0
 8018594:	460b      	mov	r3, r1
 8018596:	4610      	mov	r0, r2
 8018598:	4619      	mov	r1, r3
 801859a:	f007 fe85 	bl	80202a8 <floor>
 801859e:	4602      	mov	r2, r0
 80185a0:	460b      	mov	r3, r1
 80185a2:	4610      	mov	r0, r2
 80185a4:	4619      	mov	r1, r3
 80185a6:	f7e8 fa99 	bl	8000adc <__aeabi_d2iz>
 80185aa:	4603      	mov	r3, r0
 80185ac:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 80185ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80185b2:	4618      	mov	r0, r3
 80185b4:	3718      	adds	r7, #24
 80185b6:	46bd      	mov	sp, r7
 80185b8:	bd80      	pop	{r7, pc}

080185ba <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 80185ba:	b590      	push	{r4, r7, lr}
 80185bc:	b087      	sub	sp, #28
 80185be:	af00      	add	r7, sp, #0
 80185c0:	60f8      	str	r0, [r7, #12]
 80185c2:	60b9      	str	r1, [r7, #8]
 80185c4:	607a      	str	r2, [r7, #4]
 80185c6:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 80185c8:	2300      	movs	r3, #0
 80185ca:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 80185cc:	2300      	movs	r3, #0
 80185ce:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80185d0:	2300      	movs	r3, #0
 80185d2:	757b      	strb	r3, [r7, #21]
 80185d4:	2300      	movs	r3, #0
 80185d6:	753b      	strb	r3, [r7, #20]
 80185d8:	e09c      	b.n	8018714 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80185da:	2300      	movs	r3, #0
 80185dc:	74fb      	strb	r3, [r7, #19]
 80185de:	e08f      	b.n	8018700 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 80185e0:	68fb      	ldr	r3, [r7, #12]
 80185e2:	685a      	ldr	r2, [r3, #4]
 80185e4:	7d3b      	ldrb	r3, [r7, #20]
 80185e6:	005b      	lsls	r3, r3, #1
 80185e8:	4413      	add	r3, r2
 80185ea:	881b      	ldrh	r3, [r3, #0]
 80185ec:	461a      	mov	r2, r3
 80185ee:	7cfb      	ldrb	r3, [r7, #19]
 80185f0:	fa42 f303 	asr.w	r3, r2, r3
 80185f4:	f003 0301 	and.w	r3, r3, #1
 80185f8:	2b00      	cmp	r3, #0
 80185fa:	d07e      	beq.n	80186fa <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80185fc:	68fb      	ldr	r3, [r7, #12]
 80185fe:	689a      	ldr	r2, [r3, #8]
 8018600:	7d79      	ldrb	r1, [r7, #21]
 8018602:	7cfb      	ldrb	r3, [r7, #19]
 8018604:	440b      	add	r3, r1
 8018606:	4619      	mov	r1, r3
 8018608:	460b      	mov	r3, r1
 801860a:	005b      	lsls	r3, r3, #1
 801860c:	440b      	add	r3, r1
 801860e:	009b      	lsls	r3, r3, #2
 8018610:	4413      	add	r3, r2
 8018612:	681b      	ldr	r3, [r3, #0]
 8018614:	2b00      	cmp	r3, #0
 8018616:	d06b      	beq.n	80186f0 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8018618:	68fb      	ldr	r3, [r7, #12]
 801861a:	781b      	ldrb	r3, [r3, #0]
 801861c:	f083 0301 	eor.w	r3, r3, #1
 8018620:	b2db      	uxtb	r3, r3
 8018622:	2b00      	cmp	r3, #0
 8018624:	d011      	beq.n	801864a <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8018626:	68fb      	ldr	r3, [r7, #12]
 8018628:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801862a:	2b00      	cmp	r3, #0
 801862c:	d00d      	beq.n	801864a <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 801862e:	68fb      	ldr	r3, [r7, #12]
 8018630:	695a      	ldr	r2, [r3, #20]
 8018632:	7d3b      	ldrb	r3, [r7, #20]
 8018634:	005b      	lsls	r3, r3, #1
 8018636:	4413      	add	r3, r2
 8018638:	881b      	ldrh	r3, [r3, #0]
 801863a:	461a      	mov	r2, r3
 801863c:	7cfb      	ldrb	r3, [r7, #19]
 801863e:	fa42 f303 	asr.w	r3, r2, r3
 8018642:	f003 0301 	and.w	r3, r3, #1
 8018646:	2b00      	cmp	r3, #0
 8018648:	d054      	beq.n	80186f4 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801864a:	68fb      	ldr	r3, [r7, #12]
 801864c:	785b      	ldrb	r3, [r3, #1]
 801864e:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8018650:	68fb      	ldr	r3, [r7, #12]
 8018652:	689a      	ldr	r2, [r3, #8]
 8018654:	7d79      	ldrb	r1, [r7, #21]
 8018656:	7cfb      	ldrb	r3, [r7, #19]
 8018658:	440b      	add	r3, r1
 801865a:	4619      	mov	r1, r3
 801865c:	460b      	mov	r3, r1
 801865e:	005b      	lsls	r3, r3, #1
 8018660:	440b      	add	r3, r1
 8018662:	009b      	lsls	r3, r3, #2
 8018664:	4413      	add	r3, r2
 8018666:	7a1b      	ldrb	r3, [r3, #8]
 8018668:	f343 0303 	sbfx	r3, r3, #0, #4
 801866c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801866e:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8018670:	68fb      	ldr	r3, [r7, #12]
 8018672:	689a      	ldr	r2, [r3, #8]
 8018674:	7d79      	ldrb	r1, [r7, #21]
 8018676:	7cfb      	ldrb	r3, [r7, #19]
 8018678:	440b      	add	r3, r1
 801867a:	4619      	mov	r1, r3
 801867c:	460b      	mov	r3, r1
 801867e:	005b      	lsls	r3, r3, #1
 8018680:	440b      	add	r3, r1
 8018682:	009b      	lsls	r3, r3, #2
 8018684:	4413      	add	r3, r2
 8018686:	7a1b      	ldrb	r3, [r3, #8]
 8018688:	f343 1303 	sbfx	r3, r3, #4, #4
 801868c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801868e:	461a      	mov	r2, r3
 8018690:	4621      	mov	r1, r4
 8018692:	f7ff fc1c 	bl	8017ece <RegionCommonValueInRange>
 8018696:	4603      	mov	r3, r0
 8018698:	2b00      	cmp	r3, #0
 801869a:	d02d      	beq.n	80186f8 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801869c:	68fb      	ldr	r3, [r7, #12]
 801869e:	68da      	ldr	r2, [r3, #12]
 80186a0:	68fb      	ldr	r3, [r7, #12]
 80186a2:	6899      	ldr	r1, [r3, #8]
 80186a4:	7d78      	ldrb	r0, [r7, #21]
 80186a6:	7cfb      	ldrb	r3, [r7, #19]
 80186a8:	4403      	add	r3, r0
 80186aa:	4618      	mov	r0, r3
 80186ac:	4603      	mov	r3, r0
 80186ae:	005b      	lsls	r3, r3, #1
 80186b0:	4403      	add	r3, r0
 80186b2:	009b      	lsls	r3, r3, #2
 80186b4:	440b      	add	r3, r1
 80186b6:	7a5b      	ldrb	r3, [r3, #9]
 80186b8:	4619      	mov	r1, r3
 80186ba:	460b      	mov	r3, r1
 80186bc:	005b      	lsls	r3, r3, #1
 80186be:	440b      	add	r3, r1
 80186c0:	00db      	lsls	r3, r3, #3
 80186c2:	4413      	add	r3, r2
 80186c4:	7d1b      	ldrb	r3, [r3, #20]
 80186c6:	f083 0301 	eor.w	r3, r3, #1
 80186ca:	b2db      	uxtb	r3, r3
 80186cc:	2b00      	cmp	r3, #0
 80186ce:	d003      	beq.n	80186d8 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 80186d0:	7dbb      	ldrb	r3, [r7, #22]
 80186d2:	3301      	adds	r3, #1
 80186d4:	75bb      	strb	r3, [r7, #22]
                    continue;
 80186d6:	e010      	b.n	80186fa <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 80186d8:	7dfb      	ldrb	r3, [r7, #23]
 80186da:	1c5a      	adds	r2, r3, #1
 80186dc:	75fa      	strb	r2, [r7, #23]
 80186de:	461a      	mov	r2, r3
 80186e0:	68bb      	ldr	r3, [r7, #8]
 80186e2:	4413      	add	r3, r2
 80186e4:	7d79      	ldrb	r1, [r7, #21]
 80186e6:	7cfa      	ldrb	r2, [r7, #19]
 80186e8:	440a      	add	r2, r1
 80186ea:	b2d2      	uxtb	r2, r2
 80186ec:	701a      	strb	r2, [r3, #0]
 80186ee:	e004      	b.n	80186fa <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80186f0:	bf00      	nop
 80186f2:	e002      	b.n	80186fa <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 80186f4:	bf00      	nop
 80186f6:	e000      	b.n	80186fa <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80186f8:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 80186fa:	7cfb      	ldrb	r3, [r7, #19]
 80186fc:	3301      	adds	r3, #1
 80186fe:	74fb      	strb	r3, [r7, #19]
 8018700:	7cfb      	ldrb	r3, [r7, #19]
 8018702:	2b0f      	cmp	r3, #15
 8018704:	f67f af6c 	bls.w	80185e0 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018708:	7d7b      	ldrb	r3, [r7, #21]
 801870a:	3310      	adds	r3, #16
 801870c:	757b      	strb	r3, [r7, #21]
 801870e:	7d3b      	ldrb	r3, [r7, #20]
 8018710:	3301      	adds	r3, #1
 8018712:	753b      	strb	r3, [r7, #20]
 8018714:	7d7b      	ldrb	r3, [r7, #21]
 8018716:	b29a      	uxth	r2, r3
 8018718:	68fb      	ldr	r3, [r7, #12]
 801871a:	8a1b      	ldrh	r3, [r3, #16]
 801871c:	429a      	cmp	r2, r3
 801871e:	f4ff af5c 	bcc.w	80185da <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8018722:	687b      	ldr	r3, [r7, #4]
 8018724:	7dfa      	ldrb	r2, [r7, #23]
 8018726:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8018728:	683b      	ldr	r3, [r7, #0]
 801872a:	7dba      	ldrb	r2, [r7, #22]
 801872c:	701a      	strb	r2, [r3, #0]
}
 801872e:	bf00      	nop
 8018730:	371c      	adds	r7, #28
 8018732:	46bd      	mov	sp, r7
 8018734:	bd90      	pop	{r4, r7, pc}

08018736 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8018736:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018738:	b08b      	sub	sp, #44	@ 0x2c
 801873a:	af04      	add	r7, sp, #16
 801873c:	60f8      	str	r0, [r7, #12]
 801873e:	60b9      	str	r1, [r7, #8]
 8018740:	607a      	str	r2, [r7, #4]
 8018742:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8018744:	68fb      	ldr	r3, [r7, #12]
 8018746:	685b      	ldr	r3, [r3, #4]
 8018748:	4618      	mov	r0, r3
 801874a:	f004 fbd7 	bl	801cefc <UTIL_TIMER_GetElapsedTime>
 801874e:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8018750:	68fb      	ldr	r3, [r7, #12]
 8018752:	681a      	ldr	r2, [r3, #0]
 8018754:	697b      	ldr	r3, [r7, #20]
 8018756:	1ad2      	subs	r2, r2, r3
 8018758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801875a:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801875c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801875e:	2201      	movs	r2, #1
 8018760:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8018762:	683b      	ldr	r3, [r7, #0]
 8018764:	2200      	movs	r2, #0
 8018766:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018768:	68fb      	ldr	r3, [r7, #12]
 801876a:	685b      	ldr	r3, [r3, #4]
 801876c:	2b00      	cmp	r3, #0
 801876e:	d004      	beq.n	801877a <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8018770:	68fb      	ldr	r3, [r7, #12]
 8018772:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018774:	697a      	ldr	r2, [r7, #20]
 8018776:	429a      	cmp	r2, r3
 8018778:	d32b      	bcc.n	80187d2 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801877a:	68bb      	ldr	r3, [r7, #8]
 801877c:	2200      	movs	r2, #0
 801877e:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018780:	68fb      	ldr	r3, [r7, #12]
 8018782:	69db      	ldr	r3, [r3, #28]
 8018784:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8018786:	68fb      	ldr	r3, [r7, #12]
 8018788:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801878a:	68dd      	ldr	r5, [r3, #12]
 801878c:	68fb      	ldr	r3, [r7, #12]
 801878e:	7a5e      	ldrb	r6, [r3, #9]
 8018790:	68fb      	ldr	r3, [r7, #12]
 8018792:	f893 c008 	ldrb.w	ip, [r3, #8]
 8018796:	68fb      	ldr	r3, [r7, #12]
 8018798:	7d1b      	ldrb	r3, [r3, #20]
 801879a:	68fa      	ldr	r2, [r7, #12]
 801879c:	6992      	ldr	r2, [r2, #24]
 801879e:	9203      	str	r2, [sp, #12]
 80187a0:	68fa      	ldr	r2, [r7, #12]
 80187a2:	f10d 0e04 	add.w	lr, sp, #4
 80187a6:	320c      	adds	r2, #12
 80187a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80187ac:	e88e 0003 	stmia.w	lr, {r0, r1}
 80187b0:	9300      	str	r3, [sp, #0]
 80187b2:	4663      	mov	r3, ip
 80187b4:	4632      	mov	r2, r6
 80187b6:	4629      	mov	r1, r5
 80187b8:	4620      	mov	r0, r4
 80187ba:	f7ff fc59 	bl	8018070 <RegionCommonUpdateBandTimeOff>
 80187be:	4602      	mov	r2, r0
 80187c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187c2:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceTxBackoffRefTime,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 80187c4:	68fb      	ldr	r3, [r7, #12]
 80187c6:	69d8      	ldr	r0, [r3, #28]
 80187c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187ca:	683a      	ldr	r2, [r7, #0]
 80187cc:	6879      	ldr	r1, [r7, #4]
 80187ce:	f7ff fef4 	bl	80185ba <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 80187d2:	683b      	ldr	r3, [r7, #0]
 80187d4:	781b      	ldrb	r3, [r3, #0]
 80187d6:	2b00      	cmp	r3, #0
 80187d8:	d004      	beq.n	80187e4 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 80187da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187dc:	2200      	movs	r2, #0
 80187de:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80187e0:	2300      	movs	r3, #0
 80187e2:	e006      	b.n	80187f2 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 80187e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187e6:	781b      	ldrb	r3, [r3, #0]
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	d001      	beq.n	80187f0 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 80187ec:	230b      	movs	r3, #11
 80187ee:	e000      	b.n	80187f2 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80187f0:	230c      	movs	r3, #12
    }
}
 80187f2:	4618      	mov	r0, r3
 80187f4:	371c      	adds	r7, #28
 80187f6:	46bd      	mov	sp, r7
 80187f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080187fa <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 80187fa:	b5b0      	push	{r4, r5, r7, lr}
 80187fc:	b086      	sub	sp, #24
 80187fe:	af02      	add	r7, sp, #8
 8018800:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8018802:	687b      	ldr	r3, [r7, #4]
 8018804:	781b      	ldrb	r3, [r3, #0]
 8018806:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8018808:	687b      	ldr	r3, [r7, #4]
 801880a:	f993 2000 	ldrsb.w	r2, [r3]
 801880e:	687b      	ldr	r3, [r7, #4]
 8018810:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018814:	429a      	cmp	r2, r3
 8018816:	d103      	bne.n	8018820 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8018818:	687b      	ldr	r3, [r7, #4]
 801881a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801881e:	e026      	b.n	801886e <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8018820:	7bfb      	ldrb	r3, [r7, #15]
 8018822:	3b01      	subs	r3, #1
 8018824:	b2db      	uxtb	r3, r3
 8018826:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8018828:	687b      	ldr	r3, [r7, #4]
 801882a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801882e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018832:	429a      	cmp	r2, r3
 8018834:	d019      	beq.n	801886a <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8018836:	687b      	ldr	r3, [r7, #4]
 8018838:	78d8      	ldrb	r0, [r3, #3]
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	6859      	ldr	r1, [r3, #4]
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8018844:	687b      	ldr	r3, [r7, #4]
 8018846:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801884a:	687a      	ldr	r2, [r7, #4]
 801884c:	6892      	ldr	r2, [r2, #8]
 801884e:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8018852:	9201      	str	r2, [sp, #4]
 8018854:	9300      	str	r3, [sp, #0]
 8018856:	462b      	mov	r3, r5
 8018858:	4622      	mov	r2, r4
 801885a:	f7ff fac6 	bl	8017dea <RegionCommonChanVerifyDr>
 801885e:	4603      	mov	r3, r0
 8018860:	f083 0301 	eor.w	r3, r3, #1
 8018864:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8018866:	2b00      	cmp	r3, #0
 8018868:	d1da      	bne.n	8018820 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 801886a:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 801886e:	4618      	mov	r0, r3
 8018870:	3710      	adds	r7, #16
 8018872:	46bd      	mov	sp, r7
 8018874:	bdb0      	pop	{r4, r5, r7, pc}

08018876 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8018876:	b480      	push	{r7}
 8018878:	b083      	sub	sp, #12
 801887a:	af00      	add	r7, sp, #0
 801887c:	4603      	mov	r3, r0
 801887e:	460a      	mov	r2, r1
 8018880:	71fb      	strb	r3, [r7, #7]
 8018882:	4613      	mov	r3, r2
 8018884:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8018886:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801888a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801888e:	4293      	cmp	r3, r2
 8018890:	bfb8      	it	lt
 8018892:	4613      	movlt	r3, r2
 8018894:	b25b      	sxtb	r3, r3
}
 8018896:	4618      	mov	r0, r3
 8018898:	370c      	adds	r7, #12
 801889a:	46bd      	mov	sp, r7
 801889c:	bc80      	pop	{r7}
 801889e:	4770      	bx	lr

080188a0 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 80188a0:	b480      	push	{r7}
 80188a2:	b083      	sub	sp, #12
 80188a4:	af00      	add	r7, sp, #0
 80188a6:	6078      	str	r0, [r7, #4]
 80188a8:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 80188aa:	687b      	ldr	r3, [r7, #4]
 80188ac:	009b      	lsls	r3, r3, #2
 80188ae:	683a      	ldr	r2, [r7, #0]
 80188b0:	4413      	add	r3, r2
 80188b2:	681b      	ldr	r3, [r3, #0]
 80188b4:	4a07      	ldr	r2, [pc, #28]	@ (80188d4 <RegionCommonGetBandwidth+0x34>)
 80188b6:	4293      	cmp	r3, r2
 80188b8:	d004      	beq.n	80188c4 <RegionCommonGetBandwidth+0x24>
 80188ba:	4a07      	ldr	r2, [pc, #28]	@ (80188d8 <RegionCommonGetBandwidth+0x38>)
 80188bc:	4293      	cmp	r3, r2
 80188be:	d003      	beq.n	80188c8 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 80188c0:	2300      	movs	r3, #0
 80188c2:	e002      	b.n	80188ca <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 80188c4:	2301      	movs	r3, #1
 80188c6:	e000      	b.n	80188ca <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 80188c8:	2302      	movs	r3, #2
    }
}
 80188ca:	4618      	mov	r0, r3
 80188cc:	370c      	adds	r7, #12
 80188ce:	46bd      	mov	sp, r7
 80188d0:	bc80      	pop	{r7}
 80188d2:	4770      	bx	lr
 80188d4:	0003d090 	.word	0x0003d090
 80188d8:	0007a120 	.word	0x0007a120

080188dc <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 80188dc:	b580      	push	{r7, lr}
 80188de:	b086      	sub	sp, #24
 80188e0:	af04      	add	r7, sp, #16
 80188e2:	4603      	mov	r3, r0
 80188e4:	6039      	str	r1, [r7, #0]
 80188e6:	71fb      	strb	r3, [r7, #7]
 80188e8:	4613      	mov	r3, r2
 80188ea:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 80188ec:	79fb      	ldrb	r3, [r7, #7]
 80188ee:	2b05      	cmp	r3, #5
 80188f0:	d810      	bhi.n	8018914 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 80188f2:	79fb      	ldrb	r3, [r7, #7]
 80188f4:	4a0f      	ldr	r2, [pc, #60]	@ (8018934 <RegionCommonRxConfigPrint+0x58>)
 80188f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80188fa:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80188fe:	9202      	str	r2, [sp, #8]
 8018900:	683a      	ldr	r2, [r7, #0]
 8018902:	9201      	str	r2, [sp, #4]
 8018904:	9300      	str	r3, [sp, #0]
 8018906:	4b0c      	ldr	r3, [pc, #48]	@ (8018938 <RegionCommonRxConfigPrint+0x5c>)
 8018908:	2201      	movs	r2, #1
 801890a:	2100      	movs	r1, #0
 801890c:	2002      	movs	r0, #2
 801890e:	f004 fbd3 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8018912:	e00a      	b.n	801892a <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018914:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018918:	9301      	str	r3, [sp, #4]
 801891a:	683b      	ldr	r3, [r7, #0]
 801891c:	9300      	str	r3, [sp, #0]
 801891e:	4b07      	ldr	r3, [pc, #28]	@ (801893c <RegionCommonRxConfigPrint+0x60>)
 8018920:	2201      	movs	r2, #1
 8018922:	2100      	movs	r1, #0
 8018924:	2002      	movs	r0, #2
 8018926:	f004 fbc7 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 801892a:	bf00      	nop
 801892c:	3708      	adds	r7, #8
 801892e:	46bd      	mov	sp, r7
 8018930:	bd80      	pop	{r7, pc}
 8018932:	bf00      	nop
 8018934:	2000012c 	.word	0x2000012c
 8018938:	08020e30 	.word	0x08020e30
 801893c:	08020e50 	.word	0x08020e50

08018940 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8018940:	b580      	push	{r7, lr}
 8018942:	b084      	sub	sp, #16
 8018944:	af02      	add	r7, sp, #8
 8018946:	6078      	str	r0, [r7, #4]
 8018948:	460b      	mov	r3, r1
 801894a:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 801894c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018950:	9301      	str	r3, [sp, #4]
 8018952:	687b      	ldr	r3, [r7, #4]
 8018954:	9300      	str	r3, [sp, #0]
 8018956:	4b05      	ldr	r3, [pc, #20]	@ (801896c <RegionCommonTxConfigPrint+0x2c>)
 8018958:	2201      	movs	r2, #1
 801895a:	2100      	movs	r1, #0
 801895c:	2002      	movs	r0, #2
 801895e:	f004 fbab 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
}
 8018962:	bf00      	nop
 8018964:	3708      	adds	r7, #8
 8018966:	46bd      	mov	sp, r7
 8018968:	bd80      	pop	{r7, pc}
 801896a:	bf00      	nop
 801896c:	08020e6c 	.word	0x08020e6c

08018970 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8018970:	b480      	push	{r7}
 8018972:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8018974:	4b0d      	ldr	r3, [pc, #52]	@ (80189ac <rand1+0x3c>)
 8018976:	681b      	ldr	r3, [r3, #0]
 8018978:	4a0d      	ldr	r2, [pc, #52]	@ (80189b0 <rand1+0x40>)
 801897a:	fb02 f303 	mul.w	r3, r2, r3
 801897e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8018982:	3339      	adds	r3, #57	@ 0x39
 8018984:	4a09      	ldr	r2, [pc, #36]	@ (80189ac <rand1+0x3c>)
 8018986:	6013      	str	r3, [r2, #0]
 8018988:	4b08      	ldr	r3, [pc, #32]	@ (80189ac <rand1+0x3c>)
 801898a:	681a      	ldr	r2, [r3, #0]
 801898c:	2303      	movs	r3, #3
 801898e:	fba3 1302 	umull	r1, r3, r3, r2
 8018992:	1ad1      	subs	r1, r2, r3
 8018994:	0849      	lsrs	r1, r1, #1
 8018996:	440b      	add	r3, r1
 8018998:	0f99      	lsrs	r1, r3, #30
 801899a:	460b      	mov	r3, r1
 801899c:	07db      	lsls	r3, r3, #31
 801899e:	1a5b      	subs	r3, r3, r1
 80189a0:	1ad1      	subs	r1, r2, r3
 80189a2:	460b      	mov	r3, r1
}
 80189a4:	4618      	mov	r0, r3
 80189a6:	46bd      	mov	sp, r7
 80189a8:	bc80      	pop	{r7}
 80189aa:	4770      	bx	lr
 80189ac:	20000144 	.word	0x20000144
 80189b0:	41c64e6d 	.word	0x41c64e6d

080189b4 <srand1>:

void srand1( uint32_t seed )
{
 80189b4:	b480      	push	{r7}
 80189b6:	b083      	sub	sp, #12
 80189b8:	af00      	add	r7, sp, #0
 80189ba:	6078      	str	r0, [r7, #4]
    next = seed;
 80189bc:	4a03      	ldr	r2, [pc, #12]	@ (80189cc <srand1+0x18>)
 80189be:	687b      	ldr	r3, [r7, #4]
 80189c0:	6013      	str	r3, [r2, #0]
}
 80189c2:	bf00      	nop
 80189c4:	370c      	adds	r7, #12
 80189c6:	46bd      	mov	sp, r7
 80189c8:	bc80      	pop	{r7}
 80189ca:	4770      	bx	lr
 80189cc:	20000144 	.word	0x20000144

080189d0 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 80189d0:	b580      	push	{r7, lr}
 80189d2:	b082      	sub	sp, #8
 80189d4:	af00      	add	r7, sp, #0
 80189d6:	6078      	str	r0, [r7, #4]
 80189d8:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 80189da:	f7ff ffc9 	bl	8018970 <rand1>
 80189de:	4602      	mov	r2, r0
 80189e0:	6839      	ldr	r1, [r7, #0]
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	1acb      	subs	r3, r1, r3
 80189e6:	3301      	adds	r3, #1
 80189e8:	fb92 f1f3 	sdiv	r1, r2, r3
 80189ec:	fb01 f303 	mul.w	r3, r1, r3
 80189f0:	1ad2      	subs	r2, r2, r3
 80189f2:	687b      	ldr	r3, [r7, #4]
 80189f4:	4413      	add	r3, r2
}
 80189f6:	4618      	mov	r0, r3
 80189f8:	3708      	adds	r7, #8
 80189fa:	46bd      	mov	sp, r7
 80189fc:	bd80      	pop	{r7, pc}

080189fe <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80189fe:	b480      	push	{r7}
 8018a00:	b085      	sub	sp, #20
 8018a02:	af00      	add	r7, sp, #0
 8018a04:	60f8      	str	r0, [r7, #12]
 8018a06:	60b9      	str	r1, [r7, #8]
 8018a08:	4613      	mov	r3, r2
 8018a0a:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8018a0c:	e007      	b.n	8018a1e <memcpy1+0x20>
    {
        *dst++ = *src++;
 8018a0e:	68ba      	ldr	r2, [r7, #8]
 8018a10:	1c53      	adds	r3, r2, #1
 8018a12:	60bb      	str	r3, [r7, #8]
 8018a14:	68fb      	ldr	r3, [r7, #12]
 8018a16:	1c59      	adds	r1, r3, #1
 8018a18:	60f9      	str	r1, [r7, #12]
 8018a1a:	7812      	ldrb	r2, [r2, #0]
 8018a1c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018a1e:	88fb      	ldrh	r3, [r7, #6]
 8018a20:	1e5a      	subs	r2, r3, #1
 8018a22:	80fa      	strh	r2, [r7, #6]
 8018a24:	2b00      	cmp	r3, #0
 8018a26:	d1f2      	bne.n	8018a0e <memcpy1+0x10>
    }
}
 8018a28:	bf00      	nop
 8018a2a:	bf00      	nop
 8018a2c:	3714      	adds	r7, #20
 8018a2e:	46bd      	mov	sp, r7
 8018a30:	bc80      	pop	{r7}
 8018a32:	4770      	bx	lr

08018a34 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018a34:	b480      	push	{r7}
 8018a36:	b085      	sub	sp, #20
 8018a38:	af00      	add	r7, sp, #0
 8018a3a:	60f8      	str	r0, [r7, #12]
 8018a3c:	60b9      	str	r1, [r7, #8]
 8018a3e:	4613      	mov	r3, r2
 8018a40:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8018a42:	88fb      	ldrh	r3, [r7, #6]
 8018a44:	3b01      	subs	r3, #1
 8018a46:	68fa      	ldr	r2, [r7, #12]
 8018a48:	4413      	add	r3, r2
 8018a4a:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8018a4c:	e007      	b.n	8018a5e <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8018a4e:	68ba      	ldr	r2, [r7, #8]
 8018a50:	1c53      	adds	r3, r2, #1
 8018a52:	60bb      	str	r3, [r7, #8]
 8018a54:	68fb      	ldr	r3, [r7, #12]
 8018a56:	1e59      	subs	r1, r3, #1
 8018a58:	60f9      	str	r1, [r7, #12]
 8018a5a:	7812      	ldrb	r2, [r2, #0]
 8018a5c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018a5e:	88fb      	ldrh	r3, [r7, #6]
 8018a60:	1e5a      	subs	r2, r3, #1
 8018a62:	80fa      	strh	r2, [r7, #6]
 8018a64:	2b00      	cmp	r3, #0
 8018a66:	d1f2      	bne.n	8018a4e <memcpyr+0x1a>
    }
}
 8018a68:	bf00      	nop
 8018a6a:	bf00      	nop
 8018a6c:	3714      	adds	r7, #20
 8018a6e:	46bd      	mov	sp, r7
 8018a70:	bc80      	pop	{r7}
 8018a72:	4770      	bx	lr

08018a74 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8018a74:	b480      	push	{r7}
 8018a76:	b083      	sub	sp, #12
 8018a78:	af00      	add	r7, sp, #0
 8018a7a:	6078      	str	r0, [r7, #4]
 8018a7c:	460b      	mov	r3, r1
 8018a7e:	70fb      	strb	r3, [r7, #3]
 8018a80:	4613      	mov	r3, r2
 8018a82:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8018a84:	e004      	b.n	8018a90 <memset1+0x1c>
    {
        *dst++ = value;
 8018a86:	687b      	ldr	r3, [r7, #4]
 8018a88:	1c5a      	adds	r2, r3, #1
 8018a8a:	607a      	str	r2, [r7, #4]
 8018a8c:	78fa      	ldrb	r2, [r7, #3]
 8018a8e:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018a90:	883b      	ldrh	r3, [r7, #0]
 8018a92:	1e5a      	subs	r2, r3, #1
 8018a94:	803a      	strh	r2, [r7, #0]
 8018a96:	2b00      	cmp	r3, #0
 8018a98:	d1f5      	bne.n	8018a86 <memset1+0x12>
    }
}
 8018a9a:	bf00      	nop
 8018a9c:	bf00      	nop
 8018a9e:	370c      	adds	r7, #12
 8018aa0:	46bd      	mov	sp, r7
 8018aa2:	bc80      	pop	{r7}
 8018aa4:	4770      	bx	lr
	...

08018aa8 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8018aa8:	b480      	push	{r7}
 8018aaa:	b085      	sub	sp, #20
 8018aac:	af00      	add	r7, sp, #0
 8018aae:	6078      	str	r0, [r7, #4]
 8018ab0:	460b      	mov	r3, r1
 8018ab2:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8018ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8018ab8:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d101      	bne.n	8018ac4 <Crc32+0x1c>
    {
        return 0;
 8018ac0:	2300      	movs	r3, #0
 8018ac2:	e026      	b.n	8018b12 <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 8018ac4:	2300      	movs	r3, #0
 8018ac6:	817b      	strh	r3, [r7, #10]
 8018ac8:	e01d      	b.n	8018b06 <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 8018aca:	897b      	ldrh	r3, [r7, #10]
 8018acc:	687a      	ldr	r2, [r7, #4]
 8018ace:	4413      	add	r3, r2
 8018ad0:	781b      	ldrb	r3, [r3, #0]
 8018ad2:	461a      	mov	r2, r3
 8018ad4:	68fb      	ldr	r3, [r7, #12]
 8018ad6:	4053      	eors	r3, r2
 8018ad8:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018ada:	2300      	movs	r3, #0
 8018adc:	813b      	strh	r3, [r7, #8]
 8018ade:	e00c      	b.n	8018afa <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8018ae0:	68fb      	ldr	r3, [r7, #12]
 8018ae2:	085a      	lsrs	r2, r3, #1
 8018ae4:	68fb      	ldr	r3, [r7, #12]
 8018ae6:	f003 0301 	and.w	r3, r3, #1
 8018aea:	425b      	negs	r3, r3
 8018aec:	490b      	ldr	r1, [pc, #44]	@ (8018b1c <Crc32+0x74>)
 8018aee:	400b      	ands	r3, r1
 8018af0:	4053      	eors	r3, r2
 8018af2:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018af4:	893b      	ldrh	r3, [r7, #8]
 8018af6:	3301      	adds	r3, #1
 8018af8:	813b      	strh	r3, [r7, #8]
 8018afa:	893b      	ldrh	r3, [r7, #8]
 8018afc:	2b07      	cmp	r3, #7
 8018afe:	d9ef      	bls.n	8018ae0 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 8018b00:	897b      	ldrh	r3, [r7, #10]
 8018b02:	3301      	adds	r3, #1
 8018b04:	817b      	strh	r3, [r7, #10]
 8018b06:	897a      	ldrh	r2, [r7, #10]
 8018b08:	887b      	ldrh	r3, [r7, #2]
 8018b0a:	429a      	cmp	r2, r3
 8018b0c:	d3dd      	bcc.n	8018aca <Crc32+0x22>
        }
    }

    return ~crc;
 8018b0e:	68fb      	ldr	r3, [r7, #12]
 8018b10:	43db      	mvns	r3, r3
}
 8018b12:	4618      	mov	r0, r3
 8018b14:	3714      	adds	r7, #20
 8018b16:	46bd      	mov	sp, r7
 8018b18:	bc80      	pop	{r7}
 8018b1a:	4770      	bx	lr
 8018b1c:	edb88320 	.word	0xedb88320

08018b20 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8018b20:	b580      	push	{r7, lr}
 8018b22:	b084      	sub	sp, #16
 8018b24:	af02      	add	r7, sp, #8
 8018b26:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8018b28:	4a24      	ldr	r2, [pc, #144]	@ (8018bbc <RadioInit+0x9c>)
 8018b2a:	687b      	ldr	r3, [r7, #4]
 8018b2c:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8018b2e:	4b24      	ldr	r3, [pc, #144]	@ (8018bc0 <RadioInit+0xa0>)
 8018b30:	2200      	movs	r2, #0
 8018b32:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8018b34:	4b22      	ldr	r3, [pc, #136]	@ (8018bc0 <RadioInit+0xa0>)
 8018b36:	2200      	movs	r2, #0
 8018b38:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8018b3a:	4b21      	ldr	r3, [pc, #132]	@ (8018bc0 <RadioInit+0xa0>)
 8018b3c:	2200      	movs	r2, #0
 8018b3e:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8018b40:	4b1f      	ldr	r3, [pc, #124]	@ (8018bc0 <RadioInit+0xa0>)
 8018b42:	2200      	movs	r2, #0
 8018b44:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 8018b46:	481f      	ldr	r0, [pc, #124]	@ (8018bc4 <RadioInit+0xa4>)
 8018b48:	f001 ffc6 	bl	801aad8 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8018b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8018bc0 <RadioInit+0xa0>)
 8018b4e:	2200      	movs	r2, #0
 8018b50:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8018b52:	4b1b      	ldr	r3, [pc, #108]	@ (8018bc0 <RadioInit+0xa0>)
 8018b54:	2200      	movs	r2, #0
 8018b56:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8018b58:	f002 fa5c 	bl	801b014 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8018b5c:	2100      	movs	r1, #0
 8018b5e:	2000      	movs	r0, #0
 8018b60:	f002 fe28 	bl	801b7b4 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8018b64:	2204      	movs	r2, #4
 8018b66:	2100      	movs	r1, #0
 8018b68:	2001      	movs	r0, #1
 8018b6a:	f002 fbeb 	bl	801b344 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018b6e:	2300      	movs	r3, #0
 8018b70:	2200      	movs	r2, #0
 8018b72:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8018b76:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8018b7a:	f002 fb1b 	bl	801b1b4 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 8018b7e:	f000 fe99 	bl	80198b4 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8018b82:	2300      	movs	r3, #0
 8018b84:	9300      	str	r3, [sp, #0]
 8018b86:	4b10      	ldr	r3, [pc, #64]	@ (8018bc8 <RadioInit+0xa8>)
 8018b88:	2200      	movs	r2, #0
 8018b8a:	f04f 31ff 	mov.w	r1, #4294967295
 8018b8e:	480f      	ldr	r0, [pc, #60]	@ (8018bcc <RadioInit+0xac>)
 8018b90:	f003 ffe4 	bl	801cb5c <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8018b94:	2300      	movs	r3, #0
 8018b96:	9300      	str	r3, [sp, #0]
 8018b98:	4b0d      	ldr	r3, [pc, #52]	@ (8018bd0 <RadioInit+0xb0>)
 8018b9a:	2200      	movs	r2, #0
 8018b9c:	f04f 31ff 	mov.w	r1, #4294967295
 8018ba0:	480c      	ldr	r0, [pc, #48]	@ (8018bd4 <RadioInit+0xb4>)
 8018ba2:	f003 ffdb 	bl	801cb5c <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8018ba6:	4809      	ldr	r0, [pc, #36]	@ (8018bcc <RadioInit+0xac>)
 8018ba8:	f004 f87c 	bl	801cca4 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8018bac:	4809      	ldr	r0, [pc, #36]	@ (8018bd4 <RadioInit+0xb4>)
 8018bae:	f004 f879 	bl	801cca4 <UTIL_TIMER_Stop>
}
 8018bb2:	bf00      	nop
 8018bb4:	3708      	adds	r7, #8
 8018bb6:	46bd      	mov	sp, r7
 8018bb8:	bd80      	pop	{r7, pc}
 8018bba:	bf00      	nop
 8018bbc:	200020a8 	.word	0x200020a8
 8018bc0:	200020ac 	.word	0x200020ac
 8018bc4:	08019ca9 	.word	0x08019ca9
 8018bc8:	08019c31 	.word	0x08019c31
 8018bcc:	20002108 	.word	0x20002108
 8018bd0:	08019c45 	.word	0x08019c45
 8018bd4:	20002120 	.word	0x20002120

08018bd8 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8018bd8:	b580      	push	{r7, lr}
 8018bda:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8018bdc:	f001 ffc4 	bl	801ab68 <SUBGRF_GetOperatingMode>
 8018be0:	4603      	mov	r3, r0
 8018be2:	2b07      	cmp	r3, #7
 8018be4:	d00a      	beq.n	8018bfc <RadioGetStatus+0x24>
 8018be6:	2b07      	cmp	r3, #7
 8018be8:	dc0a      	bgt.n	8018c00 <RadioGetStatus+0x28>
 8018bea:	2b04      	cmp	r3, #4
 8018bec:	d002      	beq.n	8018bf4 <RadioGetStatus+0x1c>
 8018bee:	2b05      	cmp	r3, #5
 8018bf0:	d002      	beq.n	8018bf8 <RadioGetStatus+0x20>
 8018bf2:	e005      	b.n	8018c00 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8018bf4:	2302      	movs	r3, #2
 8018bf6:	e004      	b.n	8018c02 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8018bf8:	2301      	movs	r3, #1
 8018bfa:	e002      	b.n	8018c02 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8018bfc:	2303      	movs	r3, #3
 8018bfe:	e000      	b.n	8018c02 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8018c00:	2300      	movs	r3, #0
    }
}
 8018c02:	4618      	mov	r0, r3
 8018c04:	bd80      	pop	{r7, pc}
	...

08018c08 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8018c08:	b580      	push	{r7, lr}
 8018c0a:	b082      	sub	sp, #8
 8018c0c:	af00      	add	r7, sp, #0
 8018c0e:	4603      	mov	r3, r0
 8018c10:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8018c12:	4a2a      	ldr	r2, [pc, #168]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c14:	79fb      	ldrb	r3, [r7, #7]
 8018c16:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8018c18:	79fb      	ldrb	r3, [r7, #7]
 8018c1a:	4618      	mov	r0, r3
 8018c1c:	f003 f9b7 	bl	801bf8e <RFW_SetRadioModem>
    switch( modem )
 8018c20:	79fb      	ldrb	r3, [r7, #7]
 8018c22:	2b05      	cmp	r3, #5
 8018c24:	d80e      	bhi.n	8018c44 <RadioSetModem+0x3c>
 8018c26:	a201      	add	r2, pc, #4	@ (adr r2, 8018c2c <RadioSetModem+0x24>)
 8018c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018c2c:	08018c53 	.word	0x08018c53
 8018c30:	08018c61 	.word	0x08018c61
 8018c34:	08018c45 	.word	0x08018c45
 8018c38:	08018c87 	.word	0x08018c87
 8018c3c:	08018c95 	.word	0x08018c95
 8018c40:	08018ca3 	.word	0x08018ca3
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8018c44:	2003      	movs	r0, #3
 8018c46:	f002 fb57 	bl	801b2f8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c4c:	2200      	movs	r2, #0
 8018c4e:	735a      	strb	r2, [r3, #13]
        break;
 8018c50:	e02f      	b.n	8018cb2 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8018c52:	2000      	movs	r0, #0
 8018c54:	f002 fb50 	bl	801b2f8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018c58:	4b18      	ldr	r3, [pc, #96]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c5a:	2200      	movs	r2, #0
 8018c5c:	735a      	strb	r2, [r3, #13]
        break;
 8018c5e:	e028      	b.n	8018cb2 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8018c60:	2001      	movs	r0, #1
 8018c62:	f002 fb49 	bl	801b2f8 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8018c66:	4b15      	ldr	r3, [pc, #84]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c68:	7b5a      	ldrb	r2, [r3, #13]
 8018c6a:	4b14      	ldr	r3, [pc, #80]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c6c:	7b1b      	ldrb	r3, [r3, #12]
 8018c6e:	429a      	cmp	r2, r3
 8018c70:	d01e      	beq.n	8018cb0 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8018c72:	4b12      	ldr	r3, [pc, #72]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c74:	7b1a      	ldrb	r2, [r3, #12]
 8018c76:	4b11      	ldr	r3, [pc, #68]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c78:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8018c7a:	4b10      	ldr	r3, [pc, #64]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c7c:	7b5b      	ldrb	r3, [r3, #13]
 8018c7e:	4618      	mov	r0, r3
 8018c80:	f000 ffa0 	bl	8019bc4 <RadioSetPublicNetwork>
        }
        break;
 8018c84:	e014      	b.n	8018cb0 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8018c86:	2002      	movs	r0, #2
 8018c88:	f002 fb36 	bl	801b2f8 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c8e:	2200      	movs	r2, #0
 8018c90:	735a      	strb	r2, [r3, #13]
        break;
 8018c92:	e00e      	b.n	8018cb2 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8018c94:	2002      	movs	r0, #2
 8018c96:	f002 fb2f 	bl	801b2f8 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018c9a:	4b08      	ldr	r3, [pc, #32]	@ (8018cbc <RadioSetModem+0xb4>)
 8018c9c:	2200      	movs	r2, #0
 8018c9e:	735a      	strb	r2, [r3, #13]
        break;
 8018ca0:	e007      	b.n	8018cb2 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8018ca2:	2000      	movs	r0, #0
 8018ca4:	f002 fb28 	bl	801b2f8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018ca8:	4b04      	ldr	r3, [pc, #16]	@ (8018cbc <RadioSetModem+0xb4>)
 8018caa:	2200      	movs	r2, #0
 8018cac:	735a      	strb	r2, [r3, #13]
        break;
 8018cae:	e000      	b.n	8018cb2 <RadioSetModem+0xaa>
        break;
 8018cb0:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 8018cb2:	bf00      	nop
 8018cb4:	3708      	adds	r7, #8
 8018cb6:	46bd      	mov	sp, r7
 8018cb8:	bd80      	pop	{r7, pc}
 8018cba:	bf00      	nop
 8018cbc:	200020ac 	.word	0x200020ac

08018cc0 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8018cc0:	b580      	push	{r7, lr}
 8018cc2:	b082      	sub	sp, #8
 8018cc4:	af00      	add	r7, sp, #0
 8018cc6:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8018cc8:	6878      	ldr	r0, [r7, #4]
 8018cca:	f002 facf 	bl	801b26c <SUBGRF_SetRfFrequency>
}
 8018cce:	bf00      	nop
 8018cd0:	3708      	adds	r7, #8
 8018cd2:	46bd      	mov	sp, r7
 8018cd4:	bd80      	pop	{r7, pc}

08018cd6 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8018cd6:	b580      	push	{r7, lr}
 8018cd8:	b090      	sub	sp, #64	@ 0x40
 8018cda:	af0a      	add	r7, sp, #40	@ 0x28
 8018cdc:	60f8      	str	r0, [r7, #12]
 8018cde:	60b9      	str	r1, [r7, #8]
 8018ce0:	603b      	str	r3, [r7, #0]
 8018ce2:	4613      	mov	r3, r2
 8018ce4:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8018ce6:	2301      	movs	r3, #1
 8018ce8:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8018cea:	2300      	movs	r3, #0
 8018cec:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8018cee:	2300      	movs	r3, #0
 8018cf0:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 8018cf2:	f000 fdf2 	bl	80198da <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8018cf6:	2000      	movs	r0, #0
 8018cf8:	f7ff ff86 	bl	8018c08 <RadioSetModem>

    RadioSetChannel( freq );
 8018cfc:	68f8      	ldr	r0, [r7, #12]
 8018cfe:	f7ff ffdf 	bl	8018cc0 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8018d02:	2301      	movs	r3, #1
 8018d04:	9309      	str	r3, [sp, #36]	@ 0x24
 8018d06:	2300      	movs	r3, #0
 8018d08:	9308      	str	r3, [sp, #32]
 8018d0a:	2300      	movs	r3, #0
 8018d0c:	9307      	str	r3, [sp, #28]
 8018d0e:	2300      	movs	r3, #0
 8018d10:	9306      	str	r3, [sp, #24]
 8018d12:	2300      	movs	r3, #0
 8018d14:	9305      	str	r3, [sp, #20]
 8018d16:	2300      	movs	r3, #0
 8018d18:	9304      	str	r3, [sp, #16]
 8018d1a:	2300      	movs	r3, #0
 8018d1c:	9303      	str	r3, [sp, #12]
 8018d1e:	2300      	movs	r3, #0
 8018d20:	9302      	str	r3, [sp, #8]
 8018d22:	2303      	movs	r3, #3
 8018d24:	9301      	str	r3, [sp, #4]
 8018d26:	68bb      	ldr	r3, [r7, #8]
 8018d28:	9300      	str	r3, [sp, #0]
 8018d2a:	2300      	movs	r3, #0
 8018d2c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8018d30:	68b9      	ldr	r1, [r7, #8]
 8018d32:	2000      	movs	r0, #0
 8018d34:	f000 f83c 	bl	8018db0 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8018d38:	2000      	movs	r0, #0
 8018d3a:	f000 fdd5 	bl	80198e8 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8018d3e:	f000 ff6f 	bl	8019c20 <RadioGetWakeupTime>
 8018d42:	4603      	mov	r3, r0
 8018d44:	4618      	mov	r0, r3
 8018d46:	f7e9 fcdf 	bl	8002708 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8018d4a:	f004 f8c5 	bl	801ced8 <UTIL_TIMER_GetCurrentTime>
 8018d4e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8018d50:	e00d      	b.n	8018d6e <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8018d52:	2000      	movs	r0, #0
 8018d54:	f000 feb6 	bl	8019ac4 <RadioRssi>
 8018d58:	4603      	mov	r3, r0
 8018d5a:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8018d5c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8018d60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8018d64:	429a      	cmp	r2, r3
 8018d66:	dd02      	ble.n	8018d6e <RadioIsChannelFree+0x98>
        {
            status = false;
 8018d68:	2300      	movs	r3, #0
 8018d6a:	75fb      	strb	r3, [r7, #23]
            break;
 8018d6c:	e006      	b.n	8018d7c <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8018d6e:	6938      	ldr	r0, [r7, #16]
 8018d70:	f004 f8c4 	bl	801cefc <UTIL_TIMER_GetElapsedTime>
 8018d74:	4602      	mov	r2, r0
 8018d76:	683b      	ldr	r3, [r7, #0]
 8018d78:	4293      	cmp	r3, r2
 8018d7a:	d8ea      	bhi.n	8018d52 <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 8018d7c:	f000 fdad 	bl	80198da <RadioStandby>

    return status;
 8018d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8018d82:	4618      	mov	r0, r3
 8018d84:	3718      	adds	r7, #24
 8018d86:	46bd      	mov	sp, r7
 8018d88:	bd80      	pop	{r7, pc}

08018d8a <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8018d8a:	b580      	push	{r7, lr}
 8018d8c:	b082      	sub	sp, #8
 8018d8e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8018d90:	2300      	movs	r3, #0
 8018d92:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018d94:	2300      	movs	r3, #0
 8018d96:	2200      	movs	r2, #0
 8018d98:	2100      	movs	r1, #0
 8018d9a:	2000      	movs	r0, #0
 8018d9c:	f002 fa0a 	bl	801b1b4 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8018da0:	f001 ffb3 	bl	801ad0a <SUBGRF_GetRandom>
 8018da4:	6078      	str	r0, [r7, #4]

    return rnd;
 8018da6:	687b      	ldr	r3, [r7, #4]
}
 8018da8:	4618      	mov	r0, r3
 8018daa:	3708      	adds	r7, #8
 8018dac:	46bd      	mov	sp, r7
 8018dae:	bd80      	pop	{r7, pc}

08018db0 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8018db0:	b580      	push	{r7, lr}
 8018db2:	b08a      	sub	sp, #40	@ 0x28
 8018db4:	af00      	add	r7, sp, #0
 8018db6:	60b9      	str	r1, [r7, #8]
 8018db8:	607a      	str	r2, [r7, #4]
 8018dba:	461a      	mov	r2, r3
 8018dbc:	4603      	mov	r3, r0
 8018dbe:	73fb      	strb	r3, [r7, #15]
 8018dc0:	4613      	mov	r3, r2
 8018dc2:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8018dc4:	4ab9      	ldr	r2, [pc, #740]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018dc6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8018dca:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 8018dcc:	f003 f89d 	bl	801bf0a <RFW_DeInit>
    if( rxContinuous == true )
 8018dd0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d001      	beq.n	8018ddc <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8018dd8:	2300      	movs	r3, #0
 8018dda:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8018ddc:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8018de0:	2b00      	cmp	r3, #0
 8018de2:	d004      	beq.n	8018dee <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8018de4:	4ab2      	ldr	r2, [pc, #712]	@ (80190b0 <RadioSetRxConfig+0x300>)
 8018de6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8018dea:	7013      	strb	r3, [r2, #0]
 8018dec:	e002      	b.n	8018df4 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8018dee:	4bb0      	ldr	r3, [pc, #704]	@ (80190b0 <RadioSetRxConfig+0x300>)
 8018df0:	22ff      	movs	r2, #255	@ 0xff
 8018df2:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8018df4:	7bfb      	ldrb	r3, [r7, #15]
 8018df6:	2b05      	cmp	r3, #5
 8018df8:	d009      	beq.n	8018e0e <RadioSetRxConfig+0x5e>
 8018dfa:	2b05      	cmp	r3, #5
 8018dfc:	f300 81d7 	bgt.w	80191ae <RadioSetRxConfig+0x3fe>
 8018e00:	2b00      	cmp	r3, #0
 8018e02:	f000 80bf 	beq.w	8018f84 <RadioSetRxConfig+0x1d4>
 8018e06:	2b01      	cmp	r3, #1
 8018e08:	f000 8124 	beq.w	8019054 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8018e0c:	e1cf      	b.n	80191ae <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8018e0e:	2001      	movs	r0, #1
 8018e10:	f002 f8c2 	bl	801af98 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018e14:	4ba5      	ldr	r3, [pc, #660]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e16:	2200      	movs	r2, #0
 8018e18:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8018e1c:	4aa3      	ldr	r2, [pc, #652]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8018e22:	4ba2      	ldr	r3, [pc, #648]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e24:	2209      	movs	r2, #9
 8018e26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8018e2a:	4ba0      	ldr	r3, [pc, #640]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e2c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8018e30:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8018e32:	68b8      	ldr	r0, [r7, #8]
 8018e34:	f002 ff9c 	bl	801bd70 <SUBGRF_GetFskBandwidthRegValue>
 8018e38:	4603      	mov	r3, r0
 8018e3a:	461a      	mov	r2, r3
 8018e3c:	4b9b      	ldr	r3, [pc, #620]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8018e42:	4b9a      	ldr	r3, [pc, #616]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e44:	2200      	movs	r2, #0
 8018e46:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8018e48:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018e4a:	00db      	lsls	r3, r3, #3
 8018e4c:	b29a      	uxth	r2, r3
 8018e4e:	4b97      	ldr	r3, [pc, #604]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e50:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8018e52:	4b96      	ldr	r3, [pc, #600]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e54:	2200      	movs	r2, #0
 8018e56:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8018e58:	4b94      	ldr	r3, [pc, #592]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e5a:	2210      	movs	r2, #16
 8018e5c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8018e5e:	4b93      	ldr	r3, [pc, #588]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e60:	2200      	movs	r2, #0
 8018e62:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8018e64:	4b91      	ldr	r3, [pc, #580]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e66:	2200      	movs	r2, #0
 8018e68:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8018e6a:	4b91      	ldr	r3, [pc, #580]	@ (80190b0 <RadioSetRxConfig+0x300>)
 8018e6c:	781a      	ldrb	r2, [r3, #0]
 8018e6e:	4b8f      	ldr	r3, [pc, #572]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e70:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8018e72:	4b8e      	ldr	r3, [pc, #568]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e74:	2201      	movs	r2, #1
 8018e76:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8018e78:	4b8c      	ldr	r3, [pc, #560]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018e7a:	2200      	movs	r2, #0
 8018e7c:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8018e7e:	2005      	movs	r0, #5
 8018e80:	f7ff fec2 	bl	8018c08 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018e84:	488b      	ldr	r0, [pc, #556]	@ (80190b4 <RadioSetRxConfig+0x304>)
 8018e86:	f002 fb2b 	bl	801b4e0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018e8a:	488b      	ldr	r0, [pc, #556]	@ (80190b8 <RadioSetRxConfig+0x308>)
 8018e8c:	f002 fbf6 	bl	801b67c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8018e90:	4a8a      	ldr	r2, [pc, #552]	@ (80190bc <RadioSetRxConfig+0x30c>)
 8018e92:	f107 031c 	add.w	r3, r7, #28
 8018e96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018e9a:	e883 0003 	stmia.w	r3, {r0, r1}
 8018e9e:	f107 031c 	add.w	r3, r7, #28
 8018ea2:	4618      	mov	r0, r3
 8018ea4:	f001 feaf 	bl	801ac06 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8018ea8:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8018eac:	f001 fefa 	bl	801aca4 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8018eb0:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8018eb4:	f000 fe24 	bl	8019b00 <RadioRead>
 8018eb8:	4603      	mov	r3, r0
 8018eba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8018ebe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018ec2:	f023 0310 	bic.w	r3, r3, #16
 8018ec6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8018eca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018ece:	4619      	mov	r1, r3
 8018ed0:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8018ed4:	f000 fe02 	bl	8019adc <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8018ed8:	2104      	movs	r1, #4
 8018eda:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8018ede:	f000 fdfd 	bl	8019adc <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8018ee2:	f640 009b 	movw	r0, #2203	@ 0x89b
 8018ee6:	f000 fe0b 	bl	8019b00 <RadioRead>
 8018eea:	4603      	mov	r3, r0
 8018eec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8018ef0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018ef4:	f023 031c 	bic.w	r3, r3, #28
 8018ef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8018efc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f00:	f043 0308 	orr.w	r3, r3, #8
 8018f04:	b2db      	uxtb	r3, r3
 8018f06:	4619      	mov	r1, r3
 8018f08:	f640 009b 	movw	r0, #2203	@ 0x89b
 8018f0c:	f000 fde6 	bl	8019adc <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8018f10:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8018f14:	f000 fdf4 	bl	8019b00 <RadioRead>
 8018f18:	4603      	mov	r3, r0
 8018f1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8018f1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f22:	f023 0318 	bic.w	r3, r3, #24
 8018f26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8018f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f2e:	f043 0318 	orr.w	r3, r3, #24
 8018f32:	b2db      	uxtb	r3, r3
 8018f34:	4619      	mov	r1, r3
 8018f36:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8018f3a:	f000 fdcf 	bl	8019adc <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8018f3e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8018f42:	f000 fddd 	bl	8019b00 <RadioRead>
 8018f46:	4603      	mov	r3, r0
 8018f48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8018f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8018f54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8018f58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f5c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8018f60:	b2db      	uxtb	r3, r3
 8018f62:	4619      	mov	r1, r3
 8018f64:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8018f68:	f000 fdb8 	bl	8019adc <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8018f6c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8018f6e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8018f72:	fb02 f303 	mul.w	r3, r2, r3
 8018f76:	461a      	mov	r2, r3
 8018f78:	687b      	ldr	r3, [r7, #4]
 8018f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8018f7e:	4a4b      	ldr	r2, [pc, #300]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018f80:	6093      	str	r3, [r2, #8]
            break;
 8018f82:	e115      	b.n	80191b0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8018f84:	2000      	movs	r0, #0
 8018f86:	f002 f807 	bl	801af98 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018f8a:	4b48      	ldr	r3, [pc, #288]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018f8c:	2200      	movs	r2, #0
 8018f8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8018f92:	4a46      	ldr	r2, [pc, #280]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018f94:	687b      	ldr	r3, [r7, #4]
 8018f96:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8018f98:	4b44      	ldr	r3, [pc, #272]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018f9a:	220b      	movs	r2, #11
 8018f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8018fa0:	68b8      	ldr	r0, [r7, #8]
 8018fa2:	f002 fee5 	bl	801bd70 <SUBGRF_GetFskBandwidthRegValue>
 8018fa6:	4603      	mov	r3, r0
 8018fa8:	461a      	mov	r2, r3
 8018faa:	4b40      	ldr	r3, [pc, #256]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018fac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8018fb0:	4b3e      	ldr	r3, [pc, #248]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018fb2:	2200      	movs	r2, #0
 8018fb4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8018fb6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018fb8:	00db      	lsls	r3, r3, #3
 8018fba:	b29a      	uxth	r2, r3
 8018fbc:	4b3b      	ldr	r3, [pc, #236]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018fbe:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8018fc0:	4b3a      	ldr	r3, [pc, #232]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018fc2:	2204      	movs	r2, #4
 8018fc4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8018fc6:	4b39      	ldr	r3, [pc, #228]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018fc8:	2218      	movs	r2, #24
 8018fca:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8018fcc:	4b37      	ldr	r3, [pc, #220]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018fce:	2200      	movs	r2, #0
 8018fd0:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8018fd2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8018fd6:	f083 0301 	eor.w	r3, r3, #1
 8018fda:	b2db      	uxtb	r3, r3
 8018fdc:	461a      	mov	r2, r3
 8018fde:	4b33      	ldr	r3, [pc, #204]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018fe0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8018fe2:	4b33      	ldr	r3, [pc, #204]	@ (80190b0 <RadioSetRxConfig+0x300>)
 8018fe4:	781a      	ldrb	r2, [r3, #0]
 8018fe6:	4b31      	ldr	r3, [pc, #196]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018fe8:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8018fea:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018fee:	2b00      	cmp	r3, #0
 8018ff0:	d003      	beq.n	8018ffa <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8018ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018ff4:	22f2      	movs	r2, #242	@ 0xf2
 8018ff6:	75da      	strb	r2, [r3, #23]
 8018ff8:	e002      	b.n	8019000 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8018ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8018ffc:	2201      	movs	r2, #1
 8018ffe:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8019000:	4b2a      	ldr	r3, [pc, #168]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8019002:	2201      	movs	r2, #1
 8019004:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019006:	f000 fc68 	bl	80198da <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801900a:	2000      	movs	r0, #0
 801900c:	f7ff fdfc 	bl	8018c08 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019010:	4828      	ldr	r0, [pc, #160]	@ (80190b4 <RadioSetRxConfig+0x304>)
 8019012:	f002 fa65 	bl	801b4e0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019016:	4828      	ldr	r0, [pc, #160]	@ (80190b8 <RadioSetRxConfig+0x308>)
 8019018:	f002 fb30 	bl	801b67c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801901c:	4a28      	ldr	r2, [pc, #160]	@ (80190c0 <RadioSetRxConfig+0x310>)
 801901e:	f107 0314 	add.w	r3, r7, #20
 8019022:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019026:	e883 0003 	stmia.w	r3, {r0, r1}
 801902a:	f107 0314 	add.w	r3, r7, #20
 801902e:	4618      	mov	r0, r3
 8019030:	f001 fde9 	bl	801ac06 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019034:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8019038:	f001 fe34 	bl	801aca4 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801903c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801903e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8019042:	fb02 f303 	mul.w	r3, r2, r3
 8019046:	461a      	mov	r2, r3
 8019048:	687b      	ldr	r3, [r7, #4]
 801904a:	fbb2 f3f3 	udiv	r3, r2, r3
 801904e:	4a17      	ldr	r2, [pc, #92]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8019050:	6093      	str	r3, [r2, #8]
            break;
 8019052:	e0ad      	b.n	80191b0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8019054:	2000      	movs	r0, #0
 8019056:	f001 ff9f 	bl	801af98 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801905a:	4b14      	ldr	r3, [pc, #80]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 801905c:	2201      	movs	r2, #1
 801905e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8019062:	687b      	ldr	r3, [r7, #4]
 8019064:	b2da      	uxtb	r2, r3
 8019066:	4b11      	ldr	r3, [pc, #68]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8019068:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801906c:	4a15      	ldr	r2, [pc, #84]	@ (80190c4 <RadioSetRxConfig+0x314>)
 801906e:	68bb      	ldr	r3, [r7, #8]
 8019070:	4413      	add	r3, r2
 8019072:	781a      	ldrb	r2, [r3, #0]
 8019074:	4b0d      	ldr	r3, [pc, #52]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 8019076:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801907a:	4a0c      	ldr	r2, [pc, #48]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 801907c:	7bbb      	ldrb	r3, [r7, #14]
 801907e:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019082:	68bb      	ldr	r3, [r7, #8]
 8019084:	2b00      	cmp	r3, #0
 8019086:	d105      	bne.n	8019094 <RadioSetRxConfig+0x2e4>
 8019088:	687b      	ldr	r3, [r7, #4]
 801908a:	2b0b      	cmp	r3, #11
 801908c:	d008      	beq.n	80190a0 <RadioSetRxConfig+0x2f0>
 801908e:	687b      	ldr	r3, [r7, #4]
 8019090:	2b0c      	cmp	r3, #12
 8019092:	d005      	beq.n	80190a0 <RadioSetRxConfig+0x2f0>
 8019094:	68bb      	ldr	r3, [r7, #8]
 8019096:	2b01      	cmp	r3, #1
 8019098:	d116      	bne.n	80190c8 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	2b0c      	cmp	r3, #12
 801909e:	d113      	bne.n	80190c8 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80190a0:	4b02      	ldr	r3, [pc, #8]	@ (80190ac <RadioSetRxConfig+0x2fc>)
 80190a2:	2201      	movs	r2, #1
 80190a4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80190a8:	e012      	b.n	80190d0 <RadioSetRxConfig+0x320>
 80190aa:	bf00      	nop
 80190ac:	200020ac 	.word	0x200020ac
 80190b0:	20000148 	.word	0x20000148
 80190b4:	200020e4 	.word	0x200020e4
 80190b8:	200020ba 	.word	0x200020ba
 80190bc:	08020e88 	.word	0x08020e88
 80190c0:	08020e90 	.word	0x08020e90
 80190c4:	08021568 	.word	0x08021568
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80190c8:	4b3b      	ldr	r3, [pc, #236]	@ (80191b8 <RadioSetRxConfig+0x408>)
 80190ca:	2200      	movs	r2, #0
 80190cc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80190d0:	4b39      	ldr	r3, [pc, #228]	@ (80191b8 <RadioSetRxConfig+0x408>)
 80190d2:	2201      	movs	r2, #1
 80190d4:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80190d6:	4b38      	ldr	r3, [pc, #224]	@ (80191b8 <RadioSetRxConfig+0x408>)
 80190d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80190dc:	2b05      	cmp	r3, #5
 80190de:	d004      	beq.n	80190ea <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80190e0:	4b35      	ldr	r3, [pc, #212]	@ (80191b8 <RadioSetRxConfig+0x408>)
 80190e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80190e6:	2b06      	cmp	r3, #6
 80190e8:	d10a      	bne.n	8019100 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 80190ea:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80190ec:	2b0b      	cmp	r3, #11
 80190ee:	d803      	bhi.n	80190f8 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80190f0:	4b31      	ldr	r3, [pc, #196]	@ (80191b8 <RadioSetRxConfig+0x408>)
 80190f2:	220c      	movs	r2, #12
 80190f4:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80190f6:	e006      	b.n	8019106 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80190f8:	4a2f      	ldr	r2, [pc, #188]	@ (80191b8 <RadioSetRxConfig+0x408>)
 80190fa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80190fc:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80190fe:	e002      	b.n	8019106 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019100:	4a2d      	ldr	r2, [pc, #180]	@ (80191b8 <RadioSetRxConfig+0x408>)
 8019102:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019104:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8019106:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801910a:	4b2b      	ldr	r3, [pc, #172]	@ (80191b8 <RadioSetRxConfig+0x408>)
 801910c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801910e:	4b2b      	ldr	r3, [pc, #172]	@ (80191bc <RadioSetRxConfig+0x40c>)
 8019110:	781a      	ldrb	r2, [r3, #0]
 8019112:	4b29      	ldr	r3, [pc, #164]	@ (80191b8 <RadioSetRxConfig+0x408>)
 8019114:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8019116:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801911a:	4b27      	ldr	r3, [pc, #156]	@ (80191b8 <RadioSetRxConfig+0x408>)
 801911c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8019120:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8019124:	4b24      	ldr	r3, [pc, #144]	@ (80191b8 <RadioSetRxConfig+0x408>)
 8019126:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801912a:	f000 fbd6 	bl	80198da <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801912e:	2001      	movs	r0, #1
 8019130:	f7ff fd6a 	bl	8018c08 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019134:	4822      	ldr	r0, [pc, #136]	@ (80191c0 <RadioSetRxConfig+0x410>)
 8019136:	f002 f9d3 	bl	801b4e0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801913a:	4822      	ldr	r0, [pc, #136]	@ (80191c4 <RadioSetRxConfig+0x414>)
 801913c:	f002 fa9e 	bl	801b67c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8019140:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8019142:	b2db      	uxtb	r3, r3
 8019144:	4618      	mov	r0, r3
 8019146:	f001 ff36 	bl	801afb6 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801914a:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801914e:	f002 fbfd 	bl	801b94c <SUBGRF_ReadRegister>
 8019152:	4603      	mov	r3, r0
 8019154:	f003 0301 	and.w	r3, r3, #1
 8019158:	b2db      	uxtb	r3, r3
 801915a:	4619      	mov	r1, r3
 801915c:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8019160:	f002 fbd2 	bl	801b908 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8019164:	4b14      	ldr	r3, [pc, #80]	@ (80191b8 <RadioSetRxConfig+0x408>)
 8019166:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801916a:	2b01      	cmp	r3, #1
 801916c:	d10d      	bne.n	801918a <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801916e:	f240 7036 	movw	r0, #1846	@ 0x736
 8019172:	f002 fbeb 	bl	801b94c <SUBGRF_ReadRegister>
 8019176:	4603      	mov	r3, r0
 8019178:	f023 0304 	bic.w	r3, r3, #4
 801917c:	b2db      	uxtb	r3, r3
 801917e:	4619      	mov	r1, r3
 8019180:	f240 7036 	movw	r0, #1846	@ 0x736
 8019184:	f002 fbc0 	bl	801b908 <SUBGRF_WriteRegister>
 8019188:	e00c      	b.n	80191a4 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801918a:	f240 7036 	movw	r0, #1846	@ 0x736
 801918e:	f002 fbdd 	bl	801b94c <SUBGRF_ReadRegister>
 8019192:	4603      	mov	r3, r0
 8019194:	f043 0304 	orr.w	r3, r3, #4
 8019198:	b2db      	uxtb	r3, r3
 801919a:	4619      	mov	r1, r3
 801919c:	f240 7036 	movw	r0, #1846	@ 0x736
 80191a0:	f002 fbb2 	bl	801b908 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80191a4:	4b04      	ldr	r3, [pc, #16]	@ (80191b8 <RadioSetRxConfig+0x408>)
 80191a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80191aa:	609a      	str	r2, [r3, #8]
            break;
 80191ac:	e000      	b.n	80191b0 <RadioSetRxConfig+0x400>
            break;
 80191ae:	bf00      	nop
    }
}
 80191b0:	bf00      	nop
 80191b2:	3728      	adds	r7, #40	@ 0x28
 80191b4:	46bd      	mov	sp, r7
 80191b6:	bd80      	pop	{r7, pc}
 80191b8:	200020ac 	.word	0x200020ac
 80191bc:	20000148 	.word	0x20000148
 80191c0:	200020e4 	.word	0x200020e4
 80191c4:	200020ba 	.word	0x200020ba

080191c8 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 80191c8:	b580      	push	{r7, lr}
 80191ca:	b086      	sub	sp, #24
 80191cc:	af00      	add	r7, sp, #0
 80191ce:	60ba      	str	r2, [r7, #8]
 80191d0:	607b      	str	r3, [r7, #4]
 80191d2:	4603      	mov	r3, r0
 80191d4:	73fb      	strb	r3, [r7, #15]
 80191d6:	460b      	mov	r3, r1
 80191d8:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 80191da:	f002 fe96 	bl	801bf0a <RFW_DeInit>
    switch( modem )
 80191de:	7bfb      	ldrb	r3, [r7, #15]
 80191e0:	2b04      	cmp	r3, #4
 80191e2:	f000 80c7 	beq.w	8019374 <RadioSetTxConfig+0x1ac>
 80191e6:	2b04      	cmp	r3, #4
 80191e8:	f300 80d6 	bgt.w	8019398 <RadioSetTxConfig+0x1d0>
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	d002      	beq.n	80191f6 <RadioSetTxConfig+0x2e>
 80191f0:	2b01      	cmp	r3, #1
 80191f2:	d059      	beq.n	80192a8 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 80191f4:	e0d0      	b.n	8019398 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80191f6:	4b77      	ldr	r3, [pc, #476]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80191f8:	2200      	movs	r2, #0
 80191fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80191fe:	4a75      	ldr	r2, [pc, #468]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019200:	6a3b      	ldr	r3, [r7, #32]
 8019202:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8019204:	4b73      	ldr	r3, [pc, #460]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019206:	220b      	movs	r2, #11
 8019208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801920c:	6878      	ldr	r0, [r7, #4]
 801920e:	f002 fdaf 	bl	801bd70 <SUBGRF_GetFskBandwidthRegValue>
 8019212:	4603      	mov	r3, r0
 8019214:	461a      	mov	r2, r3
 8019216:	4b6f      	ldr	r3, [pc, #444]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801921c:	4a6d      	ldr	r2, [pc, #436]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801921e:	68bb      	ldr	r3, [r7, #8]
 8019220:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019222:	4b6c      	ldr	r3, [pc, #432]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019224:	2200      	movs	r2, #0
 8019226:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019228:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801922a:	00db      	lsls	r3, r3, #3
 801922c:	b29a      	uxth	r2, r3
 801922e:	4b69      	ldr	r3, [pc, #420]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019230:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8019232:	4b68      	ldr	r3, [pc, #416]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019234:	2204      	movs	r2, #4
 8019236:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8019238:	4b66      	ldr	r3, [pc, #408]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801923a:	2218      	movs	r2, #24
 801923c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801923e:	4b65      	ldr	r3, [pc, #404]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019240:	2200      	movs	r2, #0
 8019242:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8019244:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019248:	f083 0301 	eor.w	r3, r3, #1
 801924c:	b2db      	uxtb	r3, r3
 801924e:	461a      	mov	r2, r3
 8019250:	4b60      	ldr	r3, [pc, #384]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019252:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8019254:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8019258:	2b00      	cmp	r3, #0
 801925a:	d003      	beq.n	8019264 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801925c:	4b5d      	ldr	r3, [pc, #372]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801925e:	22f2      	movs	r2, #242	@ 0xf2
 8019260:	75da      	strb	r2, [r3, #23]
 8019262:	e002      	b.n	801926a <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019264:	4b5b      	ldr	r3, [pc, #364]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019266:	2201      	movs	r2, #1
 8019268:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801926a:	4b5a      	ldr	r3, [pc, #360]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801926c:	2201      	movs	r2, #1
 801926e:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019270:	f000 fb33 	bl	80198da <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8019274:	2000      	movs	r0, #0
 8019276:	f7ff fcc7 	bl	8018c08 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801927a:	4857      	ldr	r0, [pc, #348]	@ (80193d8 <RadioSetTxConfig+0x210>)
 801927c:	f002 f930 	bl	801b4e0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019280:	4856      	ldr	r0, [pc, #344]	@ (80193dc <RadioSetTxConfig+0x214>)
 8019282:	f002 f9fb 	bl	801b67c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8019286:	4a56      	ldr	r2, [pc, #344]	@ (80193e0 <RadioSetTxConfig+0x218>)
 8019288:	f107 0310 	add.w	r3, r7, #16
 801928c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019290:	e883 0003 	stmia.w	r3, {r0, r1}
 8019294:	f107 0310 	add.w	r3, r7, #16
 8019298:	4618      	mov	r0, r3
 801929a:	f001 fcb4 	bl	801ac06 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801929e:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80192a2:	f001 fcff 	bl	801aca4 <SUBGRF_SetWhiteningSeed>
            break;
 80192a6:	e078      	b.n	801939a <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80192a8:	4b4a      	ldr	r3, [pc, #296]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80192aa:	2201      	movs	r2, #1
 80192ac:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80192b0:	6a3b      	ldr	r3, [r7, #32]
 80192b2:	b2da      	uxtb	r2, r3
 80192b4:	4b47      	ldr	r3, [pc, #284]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80192b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80192ba:	4a4a      	ldr	r2, [pc, #296]	@ (80193e4 <RadioSetTxConfig+0x21c>)
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	4413      	add	r3, r2
 80192c0:	781a      	ldrb	r2, [r3, #0]
 80192c2:	4b44      	ldr	r3, [pc, #272]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80192c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80192c8:	4a42      	ldr	r2, [pc, #264]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80192ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80192ce:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80192d2:	687b      	ldr	r3, [r7, #4]
 80192d4:	2b00      	cmp	r3, #0
 80192d6:	d105      	bne.n	80192e4 <RadioSetTxConfig+0x11c>
 80192d8:	6a3b      	ldr	r3, [r7, #32]
 80192da:	2b0b      	cmp	r3, #11
 80192dc:	d008      	beq.n	80192f0 <RadioSetTxConfig+0x128>
 80192de:	6a3b      	ldr	r3, [r7, #32]
 80192e0:	2b0c      	cmp	r3, #12
 80192e2:	d005      	beq.n	80192f0 <RadioSetTxConfig+0x128>
 80192e4:	687b      	ldr	r3, [r7, #4]
 80192e6:	2b01      	cmp	r3, #1
 80192e8:	d107      	bne.n	80192fa <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80192ea:	6a3b      	ldr	r3, [r7, #32]
 80192ec:	2b0c      	cmp	r3, #12
 80192ee:	d104      	bne.n	80192fa <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80192f0:	4b38      	ldr	r3, [pc, #224]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80192f2:	2201      	movs	r2, #1
 80192f4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80192f8:	e003      	b.n	8019302 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80192fa:	4b36      	ldr	r3, [pc, #216]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80192fc:	2200      	movs	r2, #0
 80192fe:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8019302:	4b34      	ldr	r3, [pc, #208]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019304:	2201      	movs	r2, #1
 8019306:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019308:	4b32      	ldr	r3, [pc, #200]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801930a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801930e:	2b05      	cmp	r3, #5
 8019310:	d004      	beq.n	801931c <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8019312:	4b30      	ldr	r3, [pc, #192]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019314:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019318:	2b06      	cmp	r3, #6
 801931a:	d10a      	bne.n	8019332 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 801931c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801931e:	2b0b      	cmp	r3, #11
 8019320:	d803      	bhi.n	801932a <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8019322:	4b2c      	ldr	r3, [pc, #176]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019324:	220c      	movs	r2, #12
 8019326:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8019328:	e006      	b.n	8019338 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801932a:	4a2a      	ldr	r2, [pc, #168]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801932c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801932e:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8019330:	e002      	b.n	8019338 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019332:	4a28      	ldr	r2, [pc, #160]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019334:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019336:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8019338:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801933c:	4b25      	ldr	r3, [pc, #148]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801933e:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8019340:	4b29      	ldr	r3, [pc, #164]	@ (80193e8 <RadioSetTxConfig+0x220>)
 8019342:	781a      	ldrb	r2, [r3, #0]
 8019344:	4b23      	ldr	r3, [pc, #140]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019346:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8019348:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801934c:	4b21      	ldr	r3, [pc, #132]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801934e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8019352:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8019356:	4b1f      	ldr	r3, [pc, #124]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019358:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801935c:	f000 fabd 	bl	80198da <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8019360:	2001      	movs	r0, #1
 8019362:	f7ff fc51 	bl	8018c08 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019366:	481c      	ldr	r0, [pc, #112]	@ (80193d8 <RadioSetTxConfig+0x210>)
 8019368:	f002 f8ba 	bl	801b4e0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801936c:	481b      	ldr	r0, [pc, #108]	@ (80193dc <RadioSetTxConfig+0x214>)
 801936e:	f002 f985 	bl	801b67c <SUBGRF_SetPacketParams>
            break;
 8019372:	e012      	b.n	801939a <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8019374:	2004      	movs	r0, #4
 8019376:	f7ff fc47 	bl	8018c08 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801937a:	4b16      	ldr	r3, [pc, #88]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801937c:	2202      	movs	r2, #2
 801937e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8019382:	4a14      	ldr	r2, [pc, #80]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 8019384:	6a3b      	ldr	r3, [r7, #32]
 8019386:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8019388:	4b12      	ldr	r3, [pc, #72]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 801938a:	2216      	movs	r2, #22
 801938c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019390:	4811      	ldr	r0, [pc, #68]	@ (80193d8 <RadioSetTxConfig+0x210>)
 8019392:	f002 f8a5 	bl	801b4e0 <SUBGRF_SetModulationParams>
            break;
 8019396:	e000      	b.n	801939a <RadioSetTxConfig+0x1d2>
            break;
 8019398:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801939a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801939e:	4618      	mov	r0, r3
 80193a0:	f002 fbe8 	bl	801bb74 <SUBGRF_SetRfTxPower>
 80193a4:	4603      	mov	r3, r0
 80193a6:	461a      	mov	r2, r3
 80193a8:	4b0a      	ldr	r3, [pc, #40]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80193aa:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80193ae:	210e      	movs	r1, #14
 80193b0:	f640 101f 	movw	r0, #2335	@ 0x91f
 80193b4:	f002 faa8 	bl	801b908 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80193b8:	4b06      	ldr	r3, [pc, #24]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80193ba:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80193be:	4618      	mov	r0, r3
 80193c0:	f002 fdb7 	bl	801bf32 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80193c4:	4a03      	ldr	r2, [pc, #12]	@ (80193d4 <RadioSetTxConfig+0x20c>)
 80193c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80193c8:	6053      	str	r3, [r2, #4]
}
 80193ca:	bf00      	nop
 80193cc:	3718      	adds	r7, #24
 80193ce:	46bd      	mov	sp, r7
 80193d0:	bd80      	pop	{r7, pc}
 80193d2:	bf00      	nop
 80193d4:	200020ac 	.word	0x200020ac
 80193d8:	200020e4 	.word	0x200020e4
 80193dc:	200020ba 	.word	0x200020ba
 80193e0:	08020e90 	.word	0x08020e90
 80193e4:	08021568 	.word	0x08021568
 80193e8:	20000148 	.word	0x20000148

080193ec <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80193ec:	b480      	push	{r7}
 80193ee:	b083      	sub	sp, #12
 80193f0:	af00      	add	r7, sp, #0
 80193f2:	6078      	str	r0, [r7, #4]
    return true;
 80193f4:	2301      	movs	r3, #1
}
 80193f6:	4618      	mov	r0, r3
 80193f8:	370c      	adds	r7, #12
 80193fa:	46bd      	mov	sp, r7
 80193fc:	bc80      	pop	{r7}
 80193fe:	4770      	bx	lr

08019400 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8019400:	b480      	push	{r7}
 8019402:	b085      	sub	sp, #20
 8019404:	af00      	add	r7, sp, #0
 8019406:	4603      	mov	r3, r0
 8019408:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801940a:	2300      	movs	r3, #0
 801940c:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801940e:	79fb      	ldrb	r3, [r7, #7]
 8019410:	2b0a      	cmp	r3, #10
 8019412:	d83e      	bhi.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
 8019414:	a201      	add	r2, pc, #4	@ (adr r2, 801941c <RadioGetLoRaBandwidthInHz+0x1c>)
 8019416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801941a:	bf00      	nop
 801941c:	08019449 	.word	0x08019449
 8019420:	08019459 	.word	0x08019459
 8019424:	08019469 	.word	0x08019469
 8019428:	08019479 	.word	0x08019479
 801942c:	08019481 	.word	0x08019481
 8019430:	08019487 	.word	0x08019487
 8019434:	0801948d 	.word	0x0801948d
 8019438:	08019493 	.word	0x08019493
 801943c:	08019451 	.word	0x08019451
 8019440:	08019461 	.word	0x08019461
 8019444:	08019471 	.word	0x08019471
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8019448:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801944c:	60fb      	str	r3, [r7, #12]
        break;
 801944e:	e020      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8019450:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8019454:	60fb      	str	r3, [r7, #12]
        break;
 8019456:	e01c      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8019458:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801945c:	60fb      	str	r3, [r7, #12]
        break;
 801945e:	e018      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8019460:	f245 1361 	movw	r3, #20833	@ 0x5161
 8019464:	60fb      	str	r3, [r7, #12]
        break;
 8019466:	e014      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8019468:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801946c:	60fb      	str	r3, [r7, #12]
        break;
 801946e:	e010      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8019470:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8019474:	60fb      	str	r3, [r7, #12]
        break;
 8019476:	e00c      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8019478:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801947c:	60fb      	str	r3, [r7, #12]
        break;
 801947e:	e008      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8019480:	4b07      	ldr	r3, [pc, #28]	@ (80194a0 <RadioGetLoRaBandwidthInHz+0xa0>)
 8019482:	60fb      	str	r3, [r7, #12]
        break;
 8019484:	e005      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8019486:	4b07      	ldr	r3, [pc, #28]	@ (80194a4 <RadioGetLoRaBandwidthInHz+0xa4>)
 8019488:	60fb      	str	r3, [r7, #12]
        break;
 801948a:	e002      	b.n	8019492 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801948c:	4b06      	ldr	r3, [pc, #24]	@ (80194a8 <RadioGetLoRaBandwidthInHz+0xa8>)
 801948e:	60fb      	str	r3, [r7, #12]
        break;
 8019490:	bf00      	nop
    }

    return bandwidthInHz;
 8019492:	68fb      	ldr	r3, [r7, #12]
}
 8019494:	4618      	mov	r0, r3
 8019496:	3714      	adds	r7, #20
 8019498:	46bd      	mov	sp, r7
 801949a:	bc80      	pop	{r7}
 801949c:	4770      	bx	lr
 801949e:	bf00      	nop
 80194a0:	0001e848 	.word	0x0001e848
 80194a4:	0003d090 	.word	0x0003d090
 80194a8:	0007a120 	.word	0x0007a120

080194ac <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80194ac:	b480      	push	{r7}
 80194ae:	b083      	sub	sp, #12
 80194b0:	af00      	add	r7, sp, #0
 80194b2:	6078      	str	r0, [r7, #4]
 80194b4:	4608      	mov	r0, r1
 80194b6:	4611      	mov	r1, r2
 80194b8:	461a      	mov	r2, r3
 80194ba:	4603      	mov	r3, r0
 80194bc:	70fb      	strb	r3, [r7, #3]
 80194be:	460b      	mov	r3, r1
 80194c0:	803b      	strh	r3, [r7, #0]
 80194c2:	4613      	mov	r3, r2
 80194c4:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 80194c6:	883b      	ldrh	r3, [r7, #0]
 80194c8:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80194ca:	78ba      	ldrb	r2, [r7, #2]
 80194cc:	f082 0201 	eor.w	r2, r2, #1
 80194d0:	b2d2      	uxtb	r2, r2
 80194d2:	2a00      	cmp	r2, #0
 80194d4:	d001      	beq.n	80194da <RadioGetGfskTimeOnAirNumerator+0x2e>
 80194d6:	2208      	movs	r2, #8
 80194d8:	e000      	b.n	80194dc <RadioGetGfskTimeOnAirNumerator+0x30>
 80194da:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80194dc:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80194de:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80194e2:	7c3b      	ldrb	r3, [r7, #16]
 80194e4:	7d39      	ldrb	r1, [r7, #20]
 80194e6:	2900      	cmp	r1, #0
 80194e8:	d001      	beq.n	80194ee <RadioGetGfskTimeOnAirNumerator+0x42>
 80194ea:	2102      	movs	r1, #2
 80194ec:	e000      	b.n	80194f0 <RadioGetGfskTimeOnAirNumerator+0x44>
 80194ee:	2100      	movs	r1, #0
 80194f0:	440b      	add	r3, r1
 80194f2:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80194f4:	4413      	add	r3, r2
}
 80194f6:	4618      	mov	r0, r3
 80194f8:	370c      	adds	r7, #12
 80194fa:	46bd      	mov	sp, r7
 80194fc:	bc80      	pop	{r7}
 80194fe:	4770      	bx	lr

08019500 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8019500:	b480      	push	{r7}
 8019502:	b08b      	sub	sp, #44	@ 0x2c
 8019504:	af00      	add	r7, sp, #0
 8019506:	60f8      	str	r0, [r7, #12]
 8019508:	60b9      	str	r1, [r7, #8]
 801950a:	4611      	mov	r1, r2
 801950c:	461a      	mov	r2, r3
 801950e:	460b      	mov	r3, r1
 8019510:	71fb      	strb	r3, [r7, #7]
 8019512:	4613      	mov	r3, r2
 8019514:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8019516:	79fb      	ldrb	r3, [r7, #7]
 8019518:	3304      	adds	r3, #4
 801951a:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801951c:	2300      	movs	r3, #0
 801951e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8019522:	68bb      	ldr	r3, [r7, #8]
 8019524:	2b05      	cmp	r3, #5
 8019526:	d002      	beq.n	801952e <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8019528:	68bb      	ldr	r3, [r7, #8]
 801952a:	2b06      	cmp	r3, #6
 801952c:	d104      	bne.n	8019538 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801952e:	88bb      	ldrh	r3, [r7, #4]
 8019530:	2b0b      	cmp	r3, #11
 8019532:	d801      	bhi.n	8019538 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8019534:	230c      	movs	r3, #12
 8019536:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019538:	68fb      	ldr	r3, [r7, #12]
 801953a:	2b00      	cmp	r3, #0
 801953c:	d105      	bne.n	801954a <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801953e:	68bb      	ldr	r3, [r7, #8]
 8019540:	2b0b      	cmp	r3, #11
 8019542:	d008      	beq.n	8019556 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8019544:	68bb      	ldr	r3, [r7, #8]
 8019546:	2b0c      	cmp	r3, #12
 8019548:	d005      	beq.n	8019556 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801954a:	68fb      	ldr	r3, [r7, #12]
 801954c:	2b01      	cmp	r3, #1
 801954e:	d105      	bne.n	801955c <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8019550:	68bb      	ldr	r3, [r7, #8]
 8019552:	2b0c      	cmp	r3, #12
 8019554:	d102      	bne.n	801955c <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8019556:	2301      	movs	r3, #1
 8019558:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801955c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8019560:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8019562:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8019566:	2a00      	cmp	r2, #0
 8019568:	d001      	beq.n	801956e <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801956a:	2210      	movs	r2, #16
 801956c:	e000      	b.n	8019570 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801956e:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019570:	4413      	add	r3, r2
 8019572:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8019574:	68bb      	ldr	r3, [r7, #8]
 8019576:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8019578:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801957a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801957e:	2a00      	cmp	r2, #0
 8019580:	d001      	beq.n	8019586 <RadioGetLoRaTimeOnAirNumerator+0x86>
 8019582:	2200      	movs	r2, #0
 8019584:	e000      	b.n	8019588 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8019586:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8019588:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801958a:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801958c:	68bb      	ldr	r3, [r7, #8]
 801958e:	2b06      	cmp	r3, #6
 8019590:	d803      	bhi.n	801959a <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8019592:	68bb      	ldr	r3, [r7, #8]
 8019594:	009b      	lsls	r3, r3, #2
 8019596:	623b      	str	r3, [r7, #32]
 8019598:	e00e      	b.n	80195b8 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801959a:	69fb      	ldr	r3, [r7, #28]
 801959c:	3308      	adds	r3, #8
 801959e:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 80195a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80195a4:	2b00      	cmp	r3, #0
 80195a6:	d004      	beq.n	80195b2 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80195a8:	68bb      	ldr	r3, [r7, #8]
 80195aa:	3b02      	subs	r3, #2
 80195ac:	009b      	lsls	r3, r3, #2
 80195ae:	623b      	str	r3, [r7, #32]
 80195b0:	e002      	b.n	80195b8 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80195b2:	68bb      	ldr	r3, [r7, #8]
 80195b4:	009b      	lsls	r3, r3, #2
 80195b6:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80195b8:	69fb      	ldr	r3, [r7, #28]
 80195ba:	2b00      	cmp	r3, #0
 80195bc:	da01      	bge.n	80195c2 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80195be:	2300      	movs	r3, #0
 80195c0:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80195c2:	69fa      	ldr	r2, [r7, #28]
 80195c4:	6a3b      	ldr	r3, [r7, #32]
 80195c6:	4413      	add	r3, r2
 80195c8:	1e5a      	subs	r2, r3, #1
 80195ca:	6a3b      	ldr	r3, [r7, #32]
 80195cc:	fb92 f3f3 	sdiv	r3, r2, r3
 80195d0:	697a      	ldr	r2, [r7, #20]
 80195d2:	fb03 f202 	mul.w	r2, r3, r2
 80195d6:	88bb      	ldrh	r3, [r7, #4]
 80195d8:	4413      	add	r3, r2
    int32_t intermediate =
 80195da:	330c      	adds	r3, #12
 80195dc:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80195de:	68bb      	ldr	r3, [r7, #8]
 80195e0:	2b06      	cmp	r3, #6
 80195e2:	d802      	bhi.n	80195ea <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80195e4:	69bb      	ldr	r3, [r7, #24]
 80195e6:	3302      	adds	r3, #2
 80195e8:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80195ea:	69bb      	ldr	r3, [r7, #24]
 80195ec:	009b      	lsls	r3, r3, #2
 80195ee:	1c5a      	adds	r2, r3, #1
 80195f0:	68bb      	ldr	r3, [r7, #8]
 80195f2:	3b02      	subs	r3, #2
 80195f4:	fa02 f303 	lsl.w	r3, r2, r3
}
 80195f8:	4618      	mov	r0, r3
 80195fa:	372c      	adds	r7, #44	@ 0x2c
 80195fc:	46bd      	mov	sp, r7
 80195fe:	bc80      	pop	{r7}
 8019600:	4770      	bx	lr
	...

08019604 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8019604:	b580      	push	{r7, lr}
 8019606:	b08a      	sub	sp, #40	@ 0x28
 8019608:	af04      	add	r7, sp, #16
 801960a:	60b9      	str	r1, [r7, #8]
 801960c:	607a      	str	r2, [r7, #4]
 801960e:	461a      	mov	r2, r3
 8019610:	4603      	mov	r3, r0
 8019612:	73fb      	strb	r3, [r7, #15]
 8019614:	4613      	mov	r3, r2
 8019616:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8019618:	2300      	movs	r3, #0
 801961a:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801961c:	2301      	movs	r3, #1
 801961e:	613b      	str	r3, [r7, #16]

    switch( modem )
 8019620:	7bfb      	ldrb	r3, [r7, #15]
 8019622:	2b00      	cmp	r3, #0
 8019624:	d002      	beq.n	801962c <RadioTimeOnAir+0x28>
 8019626:	2b01      	cmp	r3, #1
 8019628:	d017      	beq.n	801965a <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801962a:	e035      	b.n	8019698 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801962c:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8019630:	8c3a      	ldrh	r2, [r7, #32]
 8019632:	7bb9      	ldrb	r1, [r7, #14]
 8019634:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019638:	9301      	str	r3, [sp, #4]
 801963a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801963e:	9300      	str	r3, [sp, #0]
 8019640:	4603      	mov	r3, r0
 8019642:	6878      	ldr	r0, [r7, #4]
 8019644:	f7ff ff32 	bl	80194ac <RadioGetGfskTimeOnAirNumerator>
 8019648:	4603      	mov	r3, r0
 801964a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801964e:	fb02 f303 	mul.w	r3, r2, r3
 8019652:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8019654:	687b      	ldr	r3, [r7, #4]
 8019656:	613b      	str	r3, [r7, #16]
        break;
 8019658:	e01e      	b.n	8019698 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801965a:	8c39      	ldrh	r1, [r7, #32]
 801965c:	7bba      	ldrb	r2, [r7, #14]
 801965e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019662:	9302      	str	r3, [sp, #8]
 8019664:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019668:	9301      	str	r3, [sp, #4]
 801966a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801966e:	9300      	str	r3, [sp, #0]
 8019670:	460b      	mov	r3, r1
 8019672:	6879      	ldr	r1, [r7, #4]
 8019674:	68b8      	ldr	r0, [r7, #8]
 8019676:	f7ff ff43 	bl	8019500 <RadioGetLoRaTimeOnAirNumerator>
 801967a:	4603      	mov	r3, r0
 801967c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019680:	fb02 f303 	mul.w	r3, r2, r3
 8019684:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8019686:	4a0a      	ldr	r2, [pc, #40]	@ (80196b0 <RadioTimeOnAir+0xac>)
 8019688:	68bb      	ldr	r3, [r7, #8]
 801968a:	4413      	add	r3, r2
 801968c:	781b      	ldrb	r3, [r3, #0]
 801968e:	4618      	mov	r0, r3
 8019690:	f7ff feb6 	bl	8019400 <RadioGetLoRaBandwidthInHz>
 8019694:	6138      	str	r0, [r7, #16]
        break;
 8019696:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8019698:	697a      	ldr	r2, [r7, #20]
 801969a:	693b      	ldr	r3, [r7, #16]
 801969c:	4413      	add	r3, r2
 801969e:	1e5a      	subs	r2, r3, #1
 80196a0:	693b      	ldr	r3, [r7, #16]
 80196a2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80196a6:	4618      	mov	r0, r3
 80196a8:	3718      	adds	r7, #24
 80196aa:	46bd      	mov	sp, r7
 80196ac:	bd80      	pop	{r7, pc}
 80196ae:	bf00      	nop
 80196b0:	08021568 	.word	0x08021568

080196b4 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 80196b4:	b580      	push	{r7, lr}
 80196b6:	b084      	sub	sp, #16
 80196b8:	af00      	add	r7, sp, #0
 80196ba:	6078      	str	r0, [r7, #4]
 80196bc:	460b      	mov	r3, r1
 80196be:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80196c0:	2300      	movs	r3, #0
 80196c2:	2200      	movs	r2, #0
 80196c4:	f240 2101 	movw	r1, #513	@ 0x201
 80196c8:	f240 2001 	movw	r0, #513	@ 0x201
 80196cc:	f001 fd72 	bl	801b1b4 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80196d0:	4b73      	ldr	r3, [pc, #460]	@ (80198a0 <RadioSend+0x1ec>)
 80196d2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80196d6:	2101      	movs	r1, #1
 80196d8:	4618      	mov	r0, r3
 80196da:	f002 fa23 	bl	801bb24 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80196de:	4b70      	ldr	r3, [pc, #448]	@ (80198a0 <RadioSend+0x1ec>)
 80196e0:	781b      	ldrb	r3, [r3, #0]
 80196e2:	2b01      	cmp	r3, #1
 80196e4:	d112      	bne.n	801970c <RadioSend+0x58>
 80196e6:	4b6e      	ldr	r3, [pc, #440]	@ (80198a0 <RadioSend+0x1ec>)
 80196e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80196ec:	2b06      	cmp	r3, #6
 80196ee:	d10d      	bne.n	801970c <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80196f0:	f640 0089 	movw	r0, #2185	@ 0x889
 80196f4:	f002 f92a 	bl	801b94c <SUBGRF_ReadRegister>
 80196f8:	4603      	mov	r3, r0
 80196fa:	f023 0304 	bic.w	r3, r3, #4
 80196fe:	b2db      	uxtb	r3, r3
 8019700:	4619      	mov	r1, r3
 8019702:	f640 0089 	movw	r0, #2185	@ 0x889
 8019706:	f002 f8ff 	bl	801b908 <SUBGRF_WriteRegister>
 801970a:	e00c      	b.n	8019726 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801970c:	f640 0089 	movw	r0, #2185	@ 0x889
 8019710:	f002 f91c 	bl	801b94c <SUBGRF_ReadRegister>
 8019714:	4603      	mov	r3, r0
 8019716:	f043 0304 	orr.w	r3, r3, #4
 801971a:	b2db      	uxtb	r3, r3
 801971c:	4619      	mov	r1, r3
 801971e:	f640 0089 	movw	r0, #2185	@ 0x889
 8019722:	f002 f8f1 	bl	801b908 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 8019726:	4b5e      	ldr	r3, [pc, #376]	@ (80198a0 <RadioSend+0x1ec>)
 8019728:	781b      	ldrb	r3, [r3, #0]
 801972a:	2b04      	cmp	r3, #4
 801972c:	f200 80a8 	bhi.w	8019880 <RadioSend+0x1cc>
 8019730:	a201      	add	r2, pc, #4	@ (adr r2, 8019738 <RadioSend+0x84>)
 8019732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019736:	bf00      	nop
 8019738:	08019767 	.word	0x08019767
 801973c:	0801974d 	.word	0x0801974d
 8019740:	08019767 	.word	0x08019767
 8019744:	080197c9 	.word	0x080197c9
 8019748:	080197e9 	.word	0x080197e9
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801974c:	4a54      	ldr	r2, [pc, #336]	@ (80198a0 <RadioSend+0x1ec>)
 801974e:	78fb      	ldrb	r3, [r7, #3]
 8019750:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019752:	4854      	ldr	r0, [pc, #336]	@ (80198a4 <RadioSend+0x1f0>)
 8019754:	f001 ff92 	bl	801b67c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8019758:	78fb      	ldrb	r3, [r7, #3]
 801975a:	2200      	movs	r2, #0
 801975c:	4619      	mov	r1, r3
 801975e:	6878      	ldr	r0, [r7, #4]
 8019760:	f001 fa3e 	bl	801abe0 <SUBGRF_SendPayload>
            break;
 8019764:	e08d      	b.n	8019882 <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8019766:	f002 fbd6 	bl	801bf16 <RFW_Is_Init>
 801976a:	4603      	mov	r3, r0
 801976c:	2b01      	cmp	r3, #1
 801976e:	d11e      	bne.n	80197ae <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8019770:	f107 020d 	add.w	r2, r7, #13
 8019774:	78fb      	ldrb	r3, [r7, #3]
 8019776:	4619      	mov	r1, r3
 8019778:	6878      	ldr	r0, [r7, #4]
 801977a:	f002 fbe4 	bl	801bf46 <RFW_TransmitInit>
 801977e:	4603      	mov	r3, r0
 8019780:	2b00      	cmp	r3, #0
 8019782:	d10c      	bne.n	801979e <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8019784:	7b7a      	ldrb	r2, [r7, #13]
 8019786:	4b46      	ldr	r3, [pc, #280]	@ (80198a0 <RadioSend+0x1ec>)
 8019788:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801978a:	4846      	ldr	r0, [pc, #280]	@ (80198a4 <RadioSend+0x1f0>)
 801978c:	f001 ff76 	bl	801b67c <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 8019790:	7b7b      	ldrb	r3, [r7, #13]
 8019792:	2200      	movs	r2, #0
 8019794:	4619      	mov	r1, r3
 8019796:	6878      	ldr	r0, [r7, #4]
 8019798:	f001 fa22 	bl	801abe0 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801979c:	e071      	b.n	8019882 <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 801979e:	4b42      	ldr	r3, [pc, #264]	@ (80198a8 <RadioSend+0x1f4>)
 80197a0:	2201      	movs	r2, #1
 80197a2:	2100      	movs	r1, #0
 80197a4:	2002      	movs	r0, #2
 80197a6:	f003 fc87 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 80197aa:	2303      	movs	r3, #3
 80197ac:	e073      	b.n	8019896 <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 80197ae:	4a3c      	ldr	r2, [pc, #240]	@ (80198a0 <RadioSend+0x1ec>)
 80197b0:	78fb      	ldrb	r3, [r7, #3]
 80197b2:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80197b4:	483b      	ldr	r0, [pc, #236]	@ (80198a4 <RadioSend+0x1f0>)
 80197b6:	f001 ff61 	bl	801b67c <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 80197ba:	78fb      	ldrb	r3, [r7, #3]
 80197bc:	2200      	movs	r2, #0
 80197be:	4619      	mov	r1, r3
 80197c0:	6878      	ldr	r0, [r7, #4]
 80197c2:	f001 fa0d 	bl	801abe0 <SUBGRF_SendPayload>
            break;
 80197c6:	e05c      	b.n	8019882 <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80197c8:	4b35      	ldr	r3, [pc, #212]	@ (80198a0 <RadioSend+0x1ec>)
 80197ca:	2202      	movs	r2, #2
 80197cc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80197ce:	4a34      	ldr	r2, [pc, #208]	@ (80198a0 <RadioSend+0x1ec>)
 80197d0:	78fb      	ldrb	r3, [r7, #3]
 80197d2:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80197d4:	4833      	ldr	r0, [pc, #204]	@ (80198a4 <RadioSend+0x1f0>)
 80197d6:	f001 ff51 	bl	801b67c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80197da:	78fb      	ldrb	r3, [r7, #3]
 80197dc:	2200      	movs	r2, #0
 80197de:	4619      	mov	r1, r3
 80197e0:	6878      	ldr	r0, [r7, #4]
 80197e2:	f001 f9fd 	bl	801abe0 <SUBGRF_SendPayload>
            break;
 80197e6:	e04c      	b.n	8019882 <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 80197e8:	78fb      	ldrb	r3, [r7, #3]
 80197ea:	461a      	mov	r2, r3
 80197ec:	6879      	ldr	r1, [r7, #4]
 80197ee:	482f      	ldr	r0, [pc, #188]	@ (80198ac <RadioSend+0x1f8>)
 80197f0:	f000 fcca 	bl	801a188 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80197f4:	4b2a      	ldr	r3, [pc, #168]	@ (80198a0 <RadioSend+0x1ec>)
 80197f6:	2202      	movs	r2, #2
 80197f8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 80197fa:	78fb      	ldrb	r3, [r7, #3]
 80197fc:	3301      	adds	r3, #1
 80197fe:	b2da      	uxtb	r2, r3
 8019800:	4b27      	ldr	r3, [pc, #156]	@ (80198a0 <RadioSend+0x1ec>)
 8019802:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019804:	4827      	ldr	r0, [pc, #156]	@ (80198a4 <RadioSend+0x1f0>)
 8019806:	f001 ff39 	bl	801b67c <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 801980a:	2100      	movs	r1, #0
 801980c:	20f1      	movs	r0, #241	@ 0xf1
 801980e:	f000 f965 	bl	8019adc <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8019812:	2100      	movs	r1, #0
 8019814:	20f0      	movs	r0, #240	@ 0xf0
 8019816:	f000 f961 	bl	8019adc <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801981a:	4b21      	ldr	r3, [pc, #132]	@ (80198a0 <RadioSend+0x1ec>)
 801981c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801981e:	2b64      	cmp	r3, #100	@ 0x64
 8019820:	d108      	bne.n	8019834 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8019822:	2170      	movs	r1, #112	@ 0x70
 8019824:	20f3      	movs	r0, #243	@ 0xf3
 8019826:	f000 f959 	bl	8019adc <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 801982a:	211d      	movs	r1, #29
 801982c:	20f2      	movs	r0, #242	@ 0xf2
 801982e:	f000 f955 	bl	8019adc <RadioWrite>
 8019832:	e007      	b.n	8019844 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8019834:	21e1      	movs	r1, #225	@ 0xe1
 8019836:	20f3      	movs	r0, #243	@ 0xf3
 8019838:	f000 f950 	bl	8019adc <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 801983c:	2104      	movs	r1, #4
 801983e:	20f2      	movs	r0, #242	@ 0xf2
 8019840:	f000 f94c 	bl	8019adc <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8019844:	78fb      	ldrb	r3, [r7, #3]
 8019846:	b29b      	uxth	r3, r3
 8019848:	00db      	lsls	r3, r3, #3
 801984a:	b29b      	uxth	r3, r3
 801984c:	3302      	adds	r3, #2
 801984e:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8019850:	89fb      	ldrh	r3, [r7, #14]
 8019852:	0a1b      	lsrs	r3, r3, #8
 8019854:	b29b      	uxth	r3, r3
 8019856:	b2db      	uxtb	r3, r3
 8019858:	4619      	mov	r1, r3
 801985a:	20f4      	movs	r0, #244	@ 0xf4
 801985c:	f000 f93e 	bl	8019adc <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8019860:	89fb      	ldrh	r3, [r7, #14]
 8019862:	b2db      	uxtb	r3, r3
 8019864:	4619      	mov	r1, r3
 8019866:	20f5      	movs	r0, #245	@ 0xf5
 8019868:	f000 f938 	bl	8019adc <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 801986c:	78fb      	ldrb	r3, [r7, #3]
 801986e:	3301      	adds	r3, #1
 8019870:	b2db      	uxtb	r3, r3
 8019872:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8019876:	4619      	mov	r1, r3
 8019878:	480c      	ldr	r0, [pc, #48]	@ (80198ac <RadioSend+0x1f8>)
 801987a:	f001 f9b1 	bl	801abe0 <SUBGRF_SendPayload>
            break;
 801987e:	e000      	b.n	8019882 <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8019880:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8019882:	4b07      	ldr	r3, [pc, #28]	@ (80198a0 <RadioSend+0x1ec>)
 8019884:	685b      	ldr	r3, [r3, #4]
 8019886:	4619      	mov	r1, r3
 8019888:	4809      	ldr	r0, [pc, #36]	@ (80198b0 <RadioSend+0x1fc>)
 801988a:	f003 fa7b 	bl	801cd84 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 801988e:	4808      	ldr	r0, [pc, #32]	@ (80198b0 <RadioSend+0x1fc>)
 8019890:	f003 f99a 	bl	801cbc8 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 8019894:	2300      	movs	r3, #0
}
 8019896:	4618      	mov	r0, r3
 8019898:	3710      	adds	r7, #16
 801989a:	46bd      	mov	sp, r7
 801989c:	bd80      	pop	{r7, pc}
 801989e:	bf00      	nop
 80198a0:	200020ac 	.word	0x200020ac
 80198a4:	200020ba 	.word	0x200020ba
 80198a8:	08020e98 	.word	0x08020e98
 80198ac:	20001fa8 	.word	0x20001fa8
 80198b0:	20002108 	.word	0x20002108

080198b4 <RadioSleep>:

static void RadioSleep( void )
{
 80198b4:	b580      	push	{r7, lr}
 80198b6:	b082      	sub	sp, #8
 80198b8:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 80198ba:	2300      	movs	r3, #0
 80198bc:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 80198be:	793b      	ldrb	r3, [r7, #4]
 80198c0:	f043 0304 	orr.w	r3, r3, #4
 80198c4:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 80198c6:	7938      	ldrb	r0, [r7, #4]
 80198c8:	f001 fa66 	bl	801ad98 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 80198cc:	2002      	movs	r0, #2
 80198ce:	f7e8 ff1b 	bl	8002708 <HAL_Delay>
}
 80198d2:	bf00      	nop
 80198d4:	3708      	adds	r7, #8
 80198d6:	46bd      	mov	sp, r7
 80198d8:	bd80      	pop	{r7, pc}

080198da <RadioStandby>:

static void RadioStandby( void )
{
 80198da:	b580      	push	{r7, lr}
 80198dc:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 80198de:	2000      	movs	r0, #0
 80198e0:	f001 fa8e 	bl	801ae00 <SUBGRF_SetStandby>
}
 80198e4:	bf00      	nop
 80198e6:	bd80      	pop	{r7, pc}

080198e8 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 80198e8:	b580      	push	{r7, lr}
 80198ea:	b082      	sub	sp, #8
 80198ec:	af00      	add	r7, sp, #0
 80198ee:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 80198f0:	f002 fb11 	bl	801bf16 <RFW_Is_Init>
 80198f4:	4603      	mov	r3, r0
 80198f6:	2b01      	cmp	r3, #1
 80198f8:	d102      	bne.n	8019900 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 80198fa:	f002 fb34 	bl	801bf66 <RFW_ReceiveInit>
 80198fe:	e007      	b.n	8019910 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019900:	2300      	movs	r3, #0
 8019902:	2200      	movs	r2, #0
 8019904:	f240 2162 	movw	r1, #610	@ 0x262
 8019908:	f240 2062 	movw	r0, #610	@ 0x262
 801990c:	f001 fc52 	bl	801b1b4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8019910:	687b      	ldr	r3, [r7, #4]
 8019912:	2b00      	cmp	r3, #0
 8019914:	d006      	beq.n	8019924 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019916:	6879      	ldr	r1, [r7, #4]
 8019918:	4811      	ldr	r0, [pc, #68]	@ (8019960 <RadioRx+0x78>)
 801991a:	f003 fa33 	bl	801cd84 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801991e:	4810      	ldr	r0, [pc, #64]	@ (8019960 <RadioRx+0x78>)
 8019920:	f003 f952 	bl	801cbc8 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019924:	4b0f      	ldr	r3, [pc, #60]	@ (8019964 <RadioRx+0x7c>)
 8019926:	2200      	movs	r2, #0
 8019928:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801992a:	4b0e      	ldr	r3, [pc, #56]	@ (8019964 <RadioRx+0x7c>)
 801992c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019930:	2100      	movs	r1, #0
 8019932:	4618      	mov	r0, r3
 8019934:	f002 f8f6 	bl	801bb24 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8019938:	4b0a      	ldr	r3, [pc, #40]	@ (8019964 <RadioRx+0x7c>)
 801993a:	785b      	ldrb	r3, [r3, #1]
 801993c:	2b00      	cmp	r3, #0
 801993e:	d004      	beq.n	801994a <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8019940:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8019944:	f001 fa98 	bl	801ae78 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8019948:	e005      	b.n	8019956 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801994a:	4b06      	ldr	r3, [pc, #24]	@ (8019964 <RadioRx+0x7c>)
 801994c:	689b      	ldr	r3, [r3, #8]
 801994e:	019b      	lsls	r3, r3, #6
 8019950:	4618      	mov	r0, r3
 8019952:	f001 fa91 	bl	801ae78 <SUBGRF_SetRx>
}
 8019956:	bf00      	nop
 8019958:	3708      	adds	r7, #8
 801995a:	46bd      	mov	sp, r7
 801995c:	bd80      	pop	{r7, pc}
 801995e:	bf00      	nop
 8019960:	20002120 	.word	0x20002120
 8019964:	200020ac 	.word	0x200020ac

08019968 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8019968:	b580      	push	{r7, lr}
 801996a:	b082      	sub	sp, #8
 801996c:	af00      	add	r7, sp, #0
 801996e:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 8019970:	f002 fad1 	bl	801bf16 <RFW_Is_Init>
 8019974:	4603      	mov	r3, r0
 8019976:	2b01      	cmp	r3, #1
 8019978:	d102      	bne.n	8019980 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801997a:	f002 faf4 	bl	801bf66 <RFW_ReceiveInit>
 801997e:	e007      	b.n	8019990 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019980:	2300      	movs	r3, #0
 8019982:	2200      	movs	r2, #0
 8019984:	f240 2162 	movw	r1, #610	@ 0x262
 8019988:	f240 2062 	movw	r0, #610	@ 0x262
 801998c:	f001 fc12 	bl	801b1b4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8019990:	687b      	ldr	r3, [r7, #4]
 8019992:	2b00      	cmp	r3, #0
 8019994:	d006      	beq.n	80199a4 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019996:	6879      	ldr	r1, [r7, #4]
 8019998:	4811      	ldr	r0, [pc, #68]	@ (80199e0 <RadioRxBoosted+0x78>)
 801999a:	f003 f9f3 	bl	801cd84 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801999e:	4810      	ldr	r0, [pc, #64]	@ (80199e0 <RadioRxBoosted+0x78>)
 80199a0:	f003 f912 	bl	801cbc8 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80199a4:	4b0f      	ldr	r3, [pc, #60]	@ (80199e4 <RadioRxBoosted+0x7c>)
 80199a6:	2200      	movs	r2, #0
 80199a8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80199aa:	4b0e      	ldr	r3, [pc, #56]	@ (80199e4 <RadioRxBoosted+0x7c>)
 80199ac:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80199b0:	2100      	movs	r1, #0
 80199b2:	4618      	mov	r0, r3
 80199b4:	f002 f8b6 	bl	801bb24 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 80199b8:	4b0a      	ldr	r3, [pc, #40]	@ (80199e4 <RadioRxBoosted+0x7c>)
 80199ba:	785b      	ldrb	r3, [r3, #1]
 80199bc:	2b00      	cmp	r3, #0
 80199be:	d004      	beq.n	80199ca <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 80199c0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80199c4:	f001 fa78 	bl	801aeb8 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 80199c8:	e005      	b.n	80199d6 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 80199ca:	4b06      	ldr	r3, [pc, #24]	@ (80199e4 <RadioRxBoosted+0x7c>)
 80199cc:	689b      	ldr	r3, [r3, #8]
 80199ce:	019b      	lsls	r3, r3, #6
 80199d0:	4618      	mov	r0, r3
 80199d2:	f001 fa71 	bl	801aeb8 <SUBGRF_SetRxBoosted>
}
 80199d6:	bf00      	nop
 80199d8:	3708      	adds	r7, #8
 80199da:	46bd      	mov	sp, r7
 80199dc:	bd80      	pop	{r7, pc}
 80199de:	bf00      	nop
 80199e0:	20002120 	.word	0x20002120
 80199e4:	200020ac 	.word	0x200020ac

080199e8 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80199e8:	b580      	push	{r7, lr}
 80199ea:	b082      	sub	sp, #8
 80199ec:	af00      	add	r7, sp, #0
 80199ee:	6078      	str	r0, [r7, #4]
 80199f0:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 80199f2:	687b      	ldr	r3, [r7, #4]
 80199f4:	005a      	lsls	r2, r3, #1
 80199f6:	683b      	ldr	r3, [r7, #0]
 80199f8:	4413      	add	r3, r2
 80199fa:	4a0c      	ldr	r2, [pc, #48]	@ (8019a2c <RadioSetRxDutyCycle+0x44>)
 80199fc:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80199fe:	2300      	movs	r3, #0
 8019a00:	2200      	movs	r2, #0
 8019a02:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8019a06:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8019a0a:	f001 fbd3 	bl	801b1b4 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019a0e:	4b07      	ldr	r3, [pc, #28]	@ (8019a2c <RadioSetRxDutyCycle+0x44>)
 8019a10:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019a14:	2100      	movs	r1, #0
 8019a16:	4618      	mov	r0, r3
 8019a18:	f002 f884 	bl	801bb24 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8019a1c:	6839      	ldr	r1, [r7, #0]
 8019a1e:	6878      	ldr	r0, [r7, #4]
 8019a20:	f001 fa6e 	bl	801af00 <SUBGRF_SetRxDutyCycle>
}
 8019a24:	bf00      	nop
 8019a26:	3708      	adds	r7, #8
 8019a28:	46bd      	mov	sp, r7
 8019a2a:	bd80      	pop	{r7, pc}
 8019a2c:	200020ac 	.word	0x200020ac

08019a30 <RadioStartCad>:

static void RadioStartCad( void )
{
 8019a30:	b580      	push	{r7, lr}
 8019a32:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019a34:	4b09      	ldr	r3, [pc, #36]	@ (8019a5c <RadioStartCad+0x2c>)
 8019a36:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019a3a:	2100      	movs	r1, #0
 8019a3c:	4618      	mov	r0, r3
 8019a3e:	f002 f871 	bl	801bb24 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8019a42:	2300      	movs	r3, #0
 8019a44:	2200      	movs	r2, #0
 8019a46:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8019a4a:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 8019a4e:	f001 fbb1 	bl	801b1b4 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8019a52:	f001 fa81 	bl	801af58 <SUBGRF_SetCad>
}
 8019a56:	bf00      	nop
 8019a58:	bd80      	pop	{r7, pc}
 8019a5a:	bf00      	nop
 8019a5c:	200020ac 	.word	0x200020ac

08019a60 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8019a60:	b580      	push	{r7, lr}
 8019a62:	b084      	sub	sp, #16
 8019a64:	af00      	add	r7, sp, #0
 8019a66:	6078      	str	r0, [r7, #4]
 8019a68:	460b      	mov	r3, r1
 8019a6a:	70fb      	strb	r3, [r7, #3]
 8019a6c:	4613      	mov	r3, r2
 8019a6e:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 8019a70:	883b      	ldrh	r3, [r7, #0]
 8019a72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019a76:	fb02 f303 	mul.w	r3, r2, r3
 8019a7a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8019a7c:	6878      	ldr	r0, [r7, #4]
 8019a7e:	f001 fbf5 	bl	801b26c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8019a82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019a86:	4618      	mov	r0, r3
 8019a88:	f002 f874 	bl	801bb74 <SUBGRF_SetRfTxPower>
 8019a8c:	4603      	mov	r3, r0
 8019a8e:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8019a90:	210e      	movs	r1, #14
 8019a92:	f640 101f 	movw	r0, #2335	@ 0x91f
 8019a96:	f001 ff37 	bl	801b908 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8019a9a:	7afb      	ldrb	r3, [r7, #11]
 8019a9c:	2101      	movs	r1, #1
 8019a9e:	4618      	mov	r0, r3
 8019aa0:	f002 f840 	bl	801bb24 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8019aa4:	f001 fa66 	bl	801af74 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8019aa8:	68f9      	ldr	r1, [r7, #12]
 8019aaa:	4805      	ldr	r0, [pc, #20]	@ (8019ac0 <RadioSetTxContinuousWave+0x60>)
 8019aac:	f003 f96a 	bl	801cd84 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019ab0:	4803      	ldr	r0, [pc, #12]	@ (8019ac0 <RadioSetTxContinuousWave+0x60>)
 8019ab2:	f003 f889 	bl	801cbc8 <UTIL_TIMER_Start>
}
 8019ab6:	bf00      	nop
 8019ab8:	3710      	adds	r7, #16
 8019aba:	46bd      	mov	sp, r7
 8019abc:	bd80      	pop	{r7, pc}
 8019abe:	bf00      	nop
 8019ac0:	20002108 	.word	0x20002108

08019ac4 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8019ac4:	b580      	push	{r7, lr}
 8019ac6:	b082      	sub	sp, #8
 8019ac8:	af00      	add	r7, sp, #0
 8019aca:	4603      	mov	r3, r0
 8019acc:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8019ace:	f001 fe88 	bl	801b7e2 <SUBGRF_GetRssiInst>
 8019ad2:	4603      	mov	r3, r0
}
 8019ad4:	4618      	mov	r0, r3
 8019ad6:	3708      	adds	r7, #8
 8019ad8:	46bd      	mov	sp, r7
 8019ada:	bd80      	pop	{r7, pc}

08019adc <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8019adc:	b580      	push	{r7, lr}
 8019ade:	b082      	sub	sp, #8
 8019ae0:	af00      	add	r7, sp, #0
 8019ae2:	4603      	mov	r3, r0
 8019ae4:	460a      	mov	r2, r1
 8019ae6:	80fb      	strh	r3, [r7, #6]
 8019ae8:	4613      	mov	r3, r2
 8019aea:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8019aec:	797a      	ldrb	r2, [r7, #5]
 8019aee:	88fb      	ldrh	r3, [r7, #6]
 8019af0:	4611      	mov	r1, r2
 8019af2:	4618      	mov	r0, r3
 8019af4:	f001 ff08 	bl	801b908 <SUBGRF_WriteRegister>
}
 8019af8:	bf00      	nop
 8019afa:	3708      	adds	r7, #8
 8019afc:	46bd      	mov	sp, r7
 8019afe:	bd80      	pop	{r7, pc}

08019b00 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8019b00:	b580      	push	{r7, lr}
 8019b02:	b082      	sub	sp, #8
 8019b04:	af00      	add	r7, sp, #0
 8019b06:	4603      	mov	r3, r0
 8019b08:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8019b0a:	88fb      	ldrh	r3, [r7, #6]
 8019b0c:	4618      	mov	r0, r3
 8019b0e:	f001 ff1d 	bl	801b94c <SUBGRF_ReadRegister>
 8019b12:	4603      	mov	r3, r0
}
 8019b14:	4618      	mov	r0, r3
 8019b16:	3708      	adds	r7, #8
 8019b18:	46bd      	mov	sp, r7
 8019b1a:	bd80      	pop	{r7, pc}

08019b1c <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019b1c:	b580      	push	{r7, lr}
 8019b1e:	b082      	sub	sp, #8
 8019b20:	af00      	add	r7, sp, #0
 8019b22:	4603      	mov	r3, r0
 8019b24:	6039      	str	r1, [r7, #0]
 8019b26:	80fb      	strh	r3, [r7, #6]
 8019b28:	4613      	mov	r3, r2
 8019b2a:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8019b2c:	797b      	ldrb	r3, [r7, #5]
 8019b2e:	b29a      	uxth	r2, r3
 8019b30:	88fb      	ldrh	r3, [r7, #6]
 8019b32:	6839      	ldr	r1, [r7, #0]
 8019b34:	4618      	mov	r0, r3
 8019b36:	f001 ff29 	bl	801b98c <SUBGRF_WriteRegisters>
}
 8019b3a:	bf00      	nop
 8019b3c:	3708      	adds	r7, #8
 8019b3e:	46bd      	mov	sp, r7
 8019b40:	bd80      	pop	{r7, pc}

08019b42 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019b42:	b580      	push	{r7, lr}
 8019b44:	b082      	sub	sp, #8
 8019b46:	af00      	add	r7, sp, #0
 8019b48:	4603      	mov	r3, r0
 8019b4a:	6039      	str	r1, [r7, #0]
 8019b4c:	80fb      	strh	r3, [r7, #6]
 8019b4e:	4613      	mov	r3, r2
 8019b50:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8019b52:	797b      	ldrb	r3, [r7, #5]
 8019b54:	b29a      	uxth	r2, r3
 8019b56:	88fb      	ldrh	r3, [r7, #6]
 8019b58:	6839      	ldr	r1, [r7, #0]
 8019b5a:	4618      	mov	r0, r3
 8019b5c:	f001 ff38 	bl	801b9d0 <SUBGRF_ReadRegisters>
}
 8019b60:	bf00      	nop
 8019b62:	3708      	adds	r7, #8
 8019b64:	46bd      	mov	sp, r7
 8019b66:	bd80      	pop	{r7, pc}

08019b68 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8019b68:	b580      	push	{r7, lr}
 8019b6a:	b082      	sub	sp, #8
 8019b6c:	af00      	add	r7, sp, #0
 8019b6e:	4603      	mov	r3, r0
 8019b70:	460a      	mov	r2, r1
 8019b72:	71fb      	strb	r3, [r7, #7]
 8019b74:	4613      	mov	r3, r2
 8019b76:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8019b78:	79fb      	ldrb	r3, [r7, #7]
 8019b7a:	2b01      	cmp	r3, #1
 8019b7c:	d10a      	bne.n	8019b94 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8019b7e:	4a0e      	ldr	r2, [pc, #56]	@ (8019bb8 <RadioSetMaxPayloadLength+0x50>)
 8019b80:	79bb      	ldrb	r3, [r7, #6]
 8019b82:	7013      	strb	r3, [r2, #0]
 8019b84:	4b0c      	ldr	r3, [pc, #48]	@ (8019bb8 <RadioSetMaxPayloadLength+0x50>)
 8019b86:	781a      	ldrb	r2, [r3, #0]
 8019b88:	4b0c      	ldr	r3, [pc, #48]	@ (8019bbc <RadioSetMaxPayloadLength+0x54>)
 8019b8a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019b8c:	480c      	ldr	r0, [pc, #48]	@ (8019bc0 <RadioSetMaxPayloadLength+0x58>)
 8019b8e:	f001 fd75 	bl	801b67c <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8019b92:	e00d      	b.n	8019bb0 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8019b94:	4b09      	ldr	r3, [pc, #36]	@ (8019bbc <RadioSetMaxPayloadLength+0x54>)
 8019b96:	7d5b      	ldrb	r3, [r3, #21]
 8019b98:	2b01      	cmp	r3, #1
 8019b9a:	d109      	bne.n	8019bb0 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8019b9c:	4a06      	ldr	r2, [pc, #24]	@ (8019bb8 <RadioSetMaxPayloadLength+0x50>)
 8019b9e:	79bb      	ldrb	r3, [r7, #6]
 8019ba0:	7013      	strb	r3, [r2, #0]
 8019ba2:	4b05      	ldr	r3, [pc, #20]	@ (8019bb8 <RadioSetMaxPayloadLength+0x50>)
 8019ba4:	781a      	ldrb	r2, [r3, #0]
 8019ba6:	4b05      	ldr	r3, [pc, #20]	@ (8019bbc <RadioSetMaxPayloadLength+0x54>)
 8019ba8:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019baa:	4805      	ldr	r0, [pc, #20]	@ (8019bc0 <RadioSetMaxPayloadLength+0x58>)
 8019bac:	f001 fd66 	bl	801b67c <SUBGRF_SetPacketParams>
}
 8019bb0:	bf00      	nop
 8019bb2:	3708      	adds	r7, #8
 8019bb4:	46bd      	mov	sp, r7
 8019bb6:	bd80      	pop	{r7, pc}
 8019bb8:	20000148 	.word	0x20000148
 8019bbc:	200020ac 	.word	0x200020ac
 8019bc0:	200020ba 	.word	0x200020ba

08019bc4 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8019bc4:	b580      	push	{r7, lr}
 8019bc6:	b082      	sub	sp, #8
 8019bc8:	af00      	add	r7, sp, #0
 8019bca:	4603      	mov	r3, r0
 8019bcc:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8019bce:	4a13      	ldr	r2, [pc, #76]	@ (8019c1c <RadioSetPublicNetwork+0x58>)
 8019bd0:	79fb      	ldrb	r3, [r7, #7]
 8019bd2:	7313      	strb	r3, [r2, #12]
 8019bd4:	4b11      	ldr	r3, [pc, #68]	@ (8019c1c <RadioSetPublicNetwork+0x58>)
 8019bd6:	7b1a      	ldrb	r2, [r3, #12]
 8019bd8:	4b10      	ldr	r3, [pc, #64]	@ (8019c1c <RadioSetPublicNetwork+0x58>)
 8019bda:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8019bdc:	2001      	movs	r0, #1
 8019bde:	f7ff f813 	bl	8018c08 <RadioSetModem>
    if( enable == true )
 8019be2:	79fb      	ldrb	r3, [r7, #7]
 8019be4:	2b00      	cmp	r3, #0
 8019be6:	d00a      	beq.n	8019bfe <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8019be8:	2134      	movs	r1, #52	@ 0x34
 8019bea:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8019bee:	f001 fe8b 	bl	801b908 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8019bf2:	2144      	movs	r1, #68	@ 0x44
 8019bf4:	f240 7041 	movw	r0, #1857	@ 0x741
 8019bf8:	f001 fe86 	bl	801b908 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8019bfc:	e009      	b.n	8019c12 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8019bfe:	2114      	movs	r1, #20
 8019c00:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8019c04:	f001 fe80 	bl	801b908 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8019c08:	2124      	movs	r1, #36	@ 0x24
 8019c0a:	f240 7041 	movw	r0, #1857	@ 0x741
 8019c0e:	f001 fe7b 	bl	801b908 <SUBGRF_WriteRegister>
}
 8019c12:	bf00      	nop
 8019c14:	3708      	adds	r7, #8
 8019c16:	46bd      	mov	sp, r7
 8019c18:	bd80      	pop	{r7, pc}
 8019c1a:	bf00      	nop
 8019c1c:	200020ac 	.word	0x200020ac

08019c20 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8019c20:	b580      	push	{r7, lr}
 8019c22:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8019c24:	f001 ffda 	bl	801bbdc <SUBGRF_GetRadioWakeUpTime>
 8019c28:	4603      	mov	r3, r0
 8019c2a:	3303      	adds	r3, #3
}
 8019c2c:	4618      	mov	r0, r3
 8019c2e:	bd80      	pop	{r7, pc}

08019c30 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8019c30:	b580      	push	{r7, lr}
 8019c32:	b082      	sub	sp, #8
 8019c34:	af00      	add	r7, sp, #0
 8019c36:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8019c38:	f000 f80e 	bl	8019c58 <RadioOnTxTimeoutProcess>
}
 8019c3c:	bf00      	nop
 8019c3e:	3708      	adds	r7, #8
 8019c40:	46bd      	mov	sp, r7
 8019c42:	bd80      	pop	{r7, pc}

08019c44 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8019c44:	b580      	push	{r7, lr}
 8019c46:	b082      	sub	sp, #8
 8019c48:	af00      	add	r7, sp, #0
 8019c4a:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8019c4c:	f000 f818 	bl	8019c80 <RadioOnRxTimeoutProcess>
}
 8019c50:	bf00      	nop
 8019c52:	3708      	adds	r7, #8
 8019c54:	46bd      	mov	sp, r7
 8019c56:	bd80      	pop	{r7, pc}

08019c58 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8019c58:	b580      	push	{r7, lr}
 8019c5a:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8019c5c:	4b07      	ldr	r3, [pc, #28]	@ (8019c7c <RadioOnTxTimeoutProcess+0x24>)
 8019c5e:	681b      	ldr	r3, [r3, #0]
 8019c60:	2b00      	cmp	r3, #0
 8019c62:	d008      	beq.n	8019c76 <RadioOnTxTimeoutProcess+0x1e>
 8019c64:	4b05      	ldr	r3, [pc, #20]	@ (8019c7c <RadioOnTxTimeoutProcess+0x24>)
 8019c66:	681b      	ldr	r3, [r3, #0]
 8019c68:	685b      	ldr	r3, [r3, #4]
 8019c6a:	2b00      	cmp	r3, #0
 8019c6c:	d003      	beq.n	8019c76 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8019c6e:	4b03      	ldr	r3, [pc, #12]	@ (8019c7c <RadioOnTxTimeoutProcess+0x24>)
 8019c70:	681b      	ldr	r3, [r3, #0]
 8019c72:	685b      	ldr	r3, [r3, #4]
 8019c74:	4798      	blx	r3
    }
}
 8019c76:	bf00      	nop
 8019c78:	bd80      	pop	{r7, pc}
 8019c7a:	bf00      	nop
 8019c7c:	200020a8 	.word	0x200020a8

08019c80 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8019c80:	b580      	push	{r7, lr}
 8019c82:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8019c84:	4b07      	ldr	r3, [pc, #28]	@ (8019ca4 <RadioOnRxTimeoutProcess+0x24>)
 8019c86:	681b      	ldr	r3, [r3, #0]
 8019c88:	2b00      	cmp	r3, #0
 8019c8a:	d008      	beq.n	8019c9e <RadioOnRxTimeoutProcess+0x1e>
 8019c8c:	4b05      	ldr	r3, [pc, #20]	@ (8019ca4 <RadioOnRxTimeoutProcess+0x24>)
 8019c8e:	681b      	ldr	r3, [r3, #0]
 8019c90:	68db      	ldr	r3, [r3, #12]
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	d003      	beq.n	8019c9e <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8019c96:	4b03      	ldr	r3, [pc, #12]	@ (8019ca4 <RadioOnRxTimeoutProcess+0x24>)
 8019c98:	681b      	ldr	r3, [r3, #0]
 8019c9a:	68db      	ldr	r3, [r3, #12]
 8019c9c:	4798      	blx	r3
    }
}
 8019c9e:	bf00      	nop
 8019ca0:	bd80      	pop	{r7, pc}
 8019ca2:	bf00      	nop
 8019ca4:	200020a8 	.word	0x200020a8

08019ca8 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8019ca8:	b580      	push	{r7, lr}
 8019caa:	b082      	sub	sp, #8
 8019cac:	af00      	add	r7, sp, #0
 8019cae:	4603      	mov	r3, r0
 8019cb0:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8019cb2:	4a05      	ldr	r2, [pc, #20]	@ (8019cc8 <RadioOnDioIrq+0x20>)
 8019cb4:	88fb      	ldrh	r3, [r7, #6]
 8019cb6:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 8019cba:	f000 f807 	bl	8019ccc <RadioIrqProcess>
}
 8019cbe:	bf00      	nop
 8019cc0:	3708      	adds	r7, #8
 8019cc2:	46bd      	mov	sp, r7
 8019cc4:	bd80      	pop	{r7, pc}
 8019cc6:	bf00      	nop
 8019cc8:	200020ac 	.word	0x200020ac

08019ccc <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8019ccc:	b5b0      	push	{r4, r5, r7, lr}
 8019cce:	b082      	sub	sp, #8
 8019cd0:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8019cd2:	2300      	movs	r3, #0
 8019cd4:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 8019cd6:	2300      	movs	r3, #0
 8019cd8:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 8019cda:	4ba8      	ldr	r3, [pc, #672]	@ (8019f7c <RadioIrqProcess+0x2b0>)
 8019cdc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8019ce0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019ce4:	f000 810d 	beq.w	8019f02 <RadioIrqProcess+0x236>
 8019ce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019cec:	f300 81e8 	bgt.w	801a0c0 <RadioIrqProcess+0x3f4>
 8019cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8019cf4:	f000 80f1 	beq.w	8019eda <RadioIrqProcess+0x20e>
 8019cf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8019cfc:	f300 81e0 	bgt.w	801a0c0 <RadioIrqProcess+0x3f4>
 8019d00:	2b80      	cmp	r3, #128	@ 0x80
 8019d02:	f000 80d6 	beq.w	8019eb2 <RadioIrqProcess+0x1e6>
 8019d06:	2b80      	cmp	r3, #128	@ 0x80
 8019d08:	f300 81da 	bgt.w	801a0c0 <RadioIrqProcess+0x3f4>
 8019d0c:	2b20      	cmp	r3, #32
 8019d0e:	dc49      	bgt.n	8019da4 <RadioIrqProcess+0xd8>
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	f340 81d5 	ble.w	801a0c0 <RadioIrqProcess+0x3f4>
 8019d16:	3b01      	subs	r3, #1
 8019d18:	2b1f      	cmp	r3, #31
 8019d1a:	f200 81d1 	bhi.w	801a0c0 <RadioIrqProcess+0x3f4>
 8019d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8019d24 <RadioIrqProcess+0x58>)
 8019d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019d24:	08019dad 	.word	0x08019dad
 8019d28:	08019de7 	.word	0x08019de7
 8019d2c:	0801a0c1 	.word	0x0801a0c1
 8019d30:	08019f9d 	.word	0x08019f9d
 8019d34:	0801a0c1 	.word	0x0801a0c1
 8019d38:	0801a0c1 	.word	0x0801a0c1
 8019d3c:	0801a0c1 	.word	0x0801a0c1
 8019d40:	0801a019 	.word	0x0801a019
 8019d44:	0801a0c1 	.word	0x0801a0c1
 8019d48:	0801a0c1 	.word	0x0801a0c1
 8019d4c:	0801a0c1 	.word	0x0801a0c1
 8019d50:	0801a0c1 	.word	0x0801a0c1
 8019d54:	0801a0c1 	.word	0x0801a0c1
 8019d58:	0801a0c1 	.word	0x0801a0c1
 8019d5c:	0801a0c1 	.word	0x0801a0c1
 8019d60:	0801a035 	.word	0x0801a035
 8019d64:	0801a0c1 	.word	0x0801a0c1
 8019d68:	0801a0c1 	.word	0x0801a0c1
 8019d6c:	0801a0c1 	.word	0x0801a0c1
 8019d70:	0801a0c1 	.word	0x0801a0c1
 8019d74:	0801a0c1 	.word	0x0801a0c1
 8019d78:	0801a0c1 	.word	0x0801a0c1
 8019d7c:	0801a0c1 	.word	0x0801a0c1
 8019d80:	0801a0c1 	.word	0x0801a0c1
 8019d84:	0801a0c1 	.word	0x0801a0c1
 8019d88:	0801a0c1 	.word	0x0801a0c1
 8019d8c:	0801a0c1 	.word	0x0801a0c1
 8019d90:	0801a0c1 	.word	0x0801a0c1
 8019d94:	0801a0c1 	.word	0x0801a0c1
 8019d98:	0801a0c1 	.word	0x0801a0c1
 8019d9c:	0801a0c1 	.word	0x0801a0c1
 8019da0:	0801a043 	.word	0x0801a043
 8019da4:	2b40      	cmp	r3, #64	@ 0x40
 8019da6:	f000 816d 	beq.w	801a084 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 8019daa:	e189      	b.n	801a0c0 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 8019dac:	4874      	ldr	r0, [pc, #464]	@ (8019f80 <RadioIrqProcess+0x2b4>)
 8019dae:	f002 ff79 	bl	801cca4 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8019db2:	2000      	movs	r0, #0
 8019db4:	f001 f824 	bl	801ae00 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8019db8:	f002 f8b4 	bl	801bf24 <RFW_Is_LongPacketModeEnabled>
 8019dbc:	4603      	mov	r3, r0
 8019dbe:	2b01      	cmp	r3, #1
 8019dc0:	d101      	bne.n	8019dc6 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8019dc2:	f002 f8d8 	bl	801bf76 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8019dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019dc8:	681b      	ldr	r3, [r3, #0]
 8019dca:	2b00      	cmp	r3, #0
 8019dcc:	f000 817a 	beq.w	801a0c4 <RadioIrqProcess+0x3f8>
 8019dd0:	4b6c      	ldr	r3, [pc, #432]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019dd2:	681b      	ldr	r3, [r3, #0]
 8019dd4:	681b      	ldr	r3, [r3, #0]
 8019dd6:	2b00      	cmp	r3, #0
 8019dd8:	f000 8174 	beq.w	801a0c4 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8019ddc:	4b69      	ldr	r3, [pc, #420]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019dde:	681b      	ldr	r3, [r3, #0]
 8019de0:	681b      	ldr	r3, [r3, #0]
 8019de2:	4798      	blx	r3
        break;
 8019de4:	e16e      	b.n	801a0c4 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 8019de6:	4868      	ldr	r0, [pc, #416]	@ (8019f88 <RadioIrqProcess+0x2bc>)
 8019de8:	f002 ff5c 	bl	801cca4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8019dec:	4b63      	ldr	r3, [pc, #396]	@ (8019f7c <RadioIrqProcess+0x2b0>)
 8019dee:	785b      	ldrb	r3, [r3, #1]
 8019df0:	f083 0301 	eor.w	r3, r3, #1
 8019df4:	b2db      	uxtb	r3, r3
 8019df6:	2b00      	cmp	r3, #0
 8019df8:	d014      	beq.n	8019e24 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8019dfa:	2000      	movs	r0, #0
 8019dfc:	f001 f800 	bl	801ae00 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8019e00:	2100      	movs	r1, #0
 8019e02:	f640 1002 	movw	r0, #2306	@ 0x902
 8019e06:	f001 fd7f 	bl	801b908 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8019e0a:	f640 1044 	movw	r0, #2372	@ 0x944
 8019e0e:	f001 fd9d 	bl	801b94c <SUBGRF_ReadRegister>
 8019e12:	4603      	mov	r3, r0
 8019e14:	f043 0302 	orr.w	r3, r3, #2
 8019e18:	b2db      	uxtb	r3, r3
 8019e1a:	4619      	mov	r1, r3
 8019e1c:	f640 1044 	movw	r0, #2372	@ 0x944
 8019e20:	f001 fd72 	bl	801b908 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8019e24:	1dfb      	adds	r3, r7, #7
 8019e26:	22ff      	movs	r2, #255	@ 0xff
 8019e28:	4619      	mov	r1, r3
 8019e2a:	4858      	ldr	r0, [pc, #352]	@ (8019f8c <RadioIrqProcess+0x2c0>)
 8019e2c:	f000 feb6 	bl	801ab9c <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8019e30:	4857      	ldr	r0, [pc, #348]	@ (8019f90 <RadioIrqProcess+0x2c4>)
 8019e32:	f001 fd17 	bl	801b864 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8019e36:	4b53      	ldr	r3, [pc, #332]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019e38:	681b      	ldr	r3, [r3, #0]
 8019e3a:	2b00      	cmp	r3, #0
 8019e3c:	f000 8144 	beq.w	801a0c8 <RadioIrqProcess+0x3fc>
 8019e40:	4b50      	ldr	r3, [pc, #320]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019e42:	681b      	ldr	r3, [r3, #0]
 8019e44:	689b      	ldr	r3, [r3, #8]
 8019e46:	2b00      	cmp	r3, #0
 8019e48:	f000 813e 	beq.w	801a0c8 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 8019e4c:	4b4b      	ldr	r3, [pc, #300]	@ (8019f7c <RadioIrqProcess+0x2b0>)
 8019e4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8019e52:	2b01      	cmp	r3, #1
 8019e54:	d10e      	bne.n	8019e74 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8019e56:	4b4b      	ldr	r3, [pc, #300]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019e58:	681b      	ldr	r3, [r3, #0]
 8019e5a:	689c      	ldr	r4, [r3, #8]
 8019e5c:	79fb      	ldrb	r3, [r7, #7]
 8019e5e:	4619      	mov	r1, r3
 8019e60:	4b46      	ldr	r3, [pc, #280]	@ (8019f7c <RadioIrqProcess+0x2b0>)
 8019e62:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8019e66:	461a      	mov	r2, r3
 8019e68:	4b44      	ldr	r3, [pc, #272]	@ (8019f7c <RadioIrqProcess+0x2b0>)
 8019e6a:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 8019e6e:	4847      	ldr	r0, [pc, #284]	@ (8019f8c <RadioIrqProcess+0x2c0>)
 8019e70:	47a0      	blx	r4
                break;
 8019e72:	e01d      	b.n	8019eb0 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8019e74:	4b41      	ldr	r3, [pc, #260]	@ (8019f7c <RadioIrqProcess+0x2b0>)
 8019e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019e78:	463a      	mov	r2, r7
 8019e7a:	4611      	mov	r1, r2
 8019e7c:	4618      	mov	r0, r3
 8019e7e:	f001 ff9f 	bl	801bdc0 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8019e82:	4b40      	ldr	r3, [pc, #256]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019e84:	681b      	ldr	r3, [r3, #0]
 8019e86:	689c      	ldr	r4, [r3, #8]
 8019e88:	79fb      	ldrb	r3, [r7, #7]
 8019e8a:	4619      	mov	r1, r3
 8019e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8019f7c <RadioIrqProcess+0x2b0>)
 8019e8e:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 8019e92:	4618      	mov	r0, r3
 8019e94:	683b      	ldr	r3, [r7, #0]
 8019e96:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8019e9a:	4a3e      	ldr	r2, [pc, #248]	@ (8019f94 <RadioIrqProcess+0x2c8>)
 8019e9c:	fb82 5203 	smull	r5, r2, r2, r3
 8019ea0:	1192      	asrs	r2, r2, #6
 8019ea2:	17db      	asrs	r3, r3, #31
 8019ea4:	1ad3      	subs	r3, r2, r3
 8019ea6:	b25b      	sxtb	r3, r3
 8019ea8:	4602      	mov	r2, r0
 8019eaa:	4838      	ldr	r0, [pc, #224]	@ (8019f8c <RadioIrqProcess+0x2c0>)
 8019eac:	47a0      	blx	r4
                break;
 8019eae:	bf00      	nop
        break;
 8019eb0:	e10a      	b.n	801a0c8 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 8019eb2:	2000      	movs	r0, #0
 8019eb4:	f000 ffa4 	bl	801ae00 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8019eb8:	4b32      	ldr	r3, [pc, #200]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019eba:	681b      	ldr	r3, [r3, #0]
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	f000 8105 	beq.w	801a0cc <RadioIrqProcess+0x400>
 8019ec2:	4b30      	ldr	r3, [pc, #192]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019ec4:	681b      	ldr	r3, [r3, #0]
 8019ec6:	699b      	ldr	r3, [r3, #24]
 8019ec8:	2b00      	cmp	r3, #0
 8019eca:	f000 80ff 	beq.w	801a0cc <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 8019ece:	4b2d      	ldr	r3, [pc, #180]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019ed0:	681b      	ldr	r3, [r3, #0]
 8019ed2:	699b      	ldr	r3, [r3, #24]
 8019ed4:	2000      	movs	r0, #0
 8019ed6:	4798      	blx	r3
        break;
 8019ed8:	e0f8      	b.n	801a0cc <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 8019eda:	2000      	movs	r0, #0
 8019edc:	f000 ff90 	bl	801ae00 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8019ee0:	4b28      	ldr	r3, [pc, #160]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019ee2:	681b      	ldr	r3, [r3, #0]
 8019ee4:	2b00      	cmp	r3, #0
 8019ee6:	f000 80f3 	beq.w	801a0d0 <RadioIrqProcess+0x404>
 8019eea:	4b26      	ldr	r3, [pc, #152]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019eec:	681b      	ldr	r3, [r3, #0]
 8019eee:	699b      	ldr	r3, [r3, #24]
 8019ef0:	2b00      	cmp	r3, #0
 8019ef2:	f000 80ed 	beq.w	801a0d0 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 8019ef6:	4b23      	ldr	r3, [pc, #140]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019ef8:	681b      	ldr	r3, [r3, #0]
 8019efa:	699b      	ldr	r3, [r3, #24]
 8019efc:	2001      	movs	r0, #1
 8019efe:	4798      	blx	r3
        break;
 8019f00:	e0e6      	b.n	801a0d0 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8019f02:	4b25      	ldr	r3, [pc, #148]	@ (8019f98 <RadioIrqProcess+0x2cc>)
 8019f04:	2201      	movs	r2, #1
 8019f06:	2100      	movs	r1, #0
 8019f08:	2002      	movs	r0, #2
 8019f0a:	f003 f8d5 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8019f0e:	f000 fe2b 	bl	801ab68 <SUBGRF_GetOperatingMode>
 8019f12:	4603      	mov	r3, r0
 8019f14:	2b04      	cmp	r3, #4
 8019f16:	d115      	bne.n	8019f44 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 8019f18:	4819      	ldr	r0, [pc, #100]	@ (8019f80 <RadioIrqProcess+0x2b4>)
 8019f1a:	f002 fec3 	bl	801cca4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8019f1e:	2000      	movs	r0, #0
 8019f20:	f000 ff6e 	bl	801ae00 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8019f24:	4b17      	ldr	r3, [pc, #92]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019f26:	681b      	ldr	r3, [r3, #0]
 8019f28:	2b00      	cmp	r3, #0
 8019f2a:	f000 80d3 	beq.w	801a0d4 <RadioIrqProcess+0x408>
 8019f2e:	4b15      	ldr	r3, [pc, #84]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019f30:	681b      	ldr	r3, [r3, #0]
 8019f32:	685b      	ldr	r3, [r3, #4]
 8019f34:	2b00      	cmp	r3, #0
 8019f36:	f000 80cd 	beq.w	801a0d4 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 8019f3a:	4b12      	ldr	r3, [pc, #72]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019f3c:	681b      	ldr	r3, [r3, #0]
 8019f3e:	685b      	ldr	r3, [r3, #4]
 8019f40:	4798      	blx	r3
        break;
 8019f42:	e0c7      	b.n	801a0d4 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8019f44:	f000 fe10 	bl	801ab68 <SUBGRF_GetOperatingMode>
 8019f48:	4603      	mov	r3, r0
 8019f4a:	2b05      	cmp	r3, #5
 8019f4c:	f040 80c2 	bne.w	801a0d4 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 8019f50:	480d      	ldr	r0, [pc, #52]	@ (8019f88 <RadioIrqProcess+0x2bc>)
 8019f52:	f002 fea7 	bl	801cca4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8019f56:	2000      	movs	r0, #0
 8019f58:	f000 ff52 	bl	801ae00 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8019f5c:	4b09      	ldr	r3, [pc, #36]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019f5e:	681b      	ldr	r3, [r3, #0]
 8019f60:	2b00      	cmp	r3, #0
 8019f62:	f000 80b7 	beq.w	801a0d4 <RadioIrqProcess+0x408>
 8019f66:	4b07      	ldr	r3, [pc, #28]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019f68:	681b      	ldr	r3, [r3, #0]
 8019f6a:	68db      	ldr	r3, [r3, #12]
 8019f6c:	2b00      	cmp	r3, #0
 8019f6e:	f000 80b1 	beq.w	801a0d4 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 8019f72:	4b04      	ldr	r3, [pc, #16]	@ (8019f84 <RadioIrqProcess+0x2b8>)
 8019f74:	681b      	ldr	r3, [r3, #0]
 8019f76:	68db      	ldr	r3, [r3, #12]
 8019f78:	4798      	blx	r3
        break;
 8019f7a:	e0ab      	b.n	801a0d4 <RadioIrqProcess+0x408>
 8019f7c:	200020ac 	.word	0x200020ac
 8019f80:	20002108 	.word	0x20002108
 8019f84:	200020a8 	.word	0x200020a8
 8019f88:	20002120 	.word	0x20002120
 8019f8c:	20001fa8 	.word	0x20001fa8
 8019f90:	200020d0 	.word	0x200020d0
 8019f94:	10624dd3 	.word	0x10624dd3
 8019f98:	08020eb0 	.word	0x08020eb0
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8019f9c:	4b54      	ldr	r3, [pc, #336]	@ (801a0f0 <RadioIrqProcess+0x424>)
 8019f9e:	2201      	movs	r2, #1
 8019fa0:	2100      	movs	r1, #0
 8019fa2:	2002      	movs	r0, #2
 8019fa4:	f003 f888 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8019fa8:	4b52      	ldr	r3, [pc, #328]	@ (801a0f4 <RadioIrqProcess+0x428>)
 8019faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019fac:	2b00      	cmp	r3, #0
 8019fae:	f000 8093 	beq.w	801a0d8 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 8019fb2:	4a51      	ldr	r2, [pc, #324]	@ (801a0f8 <RadioIrqProcess+0x42c>)
 8019fb4:	4b4f      	ldr	r3, [pc, #316]	@ (801a0f4 <RadioIrqProcess+0x428>)
 8019fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019fb8:	0c1b      	lsrs	r3, r3, #16
 8019fba:	b2db      	uxtb	r3, r3
 8019fbc:	4619      	mov	r1, r3
 8019fbe:	f640 1003 	movw	r0, #2307	@ 0x903
 8019fc2:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 8019fc4:	4a4c      	ldr	r2, [pc, #304]	@ (801a0f8 <RadioIrqProcess+0x42c>)
 8019fc6:	4b4b      	ldr	r3, [pc, #300]	@ (801a0f4 <RadioIrqProcess+0x428>)
 8019fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019fca:	0a1b      	lsrs	r3, r3, #8
 8019fcc:	b2db      	uxtb	r3, r3
 8019fce:	4619      	mov	r1, r3
 8019fd0:	f640 1004 	movw	r0, #2308	@ 0x904
 8019fd4:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 8019fd6:	4a48      	ldr	r2, [pc, #288]	@ (801a0f8 <RadioIrqProcess+0x42c>)
 8019fd8:	4b46      	ldr	r3, [pc, #280]	@ (801a0f4 <RadioIrqProcess+0x428>)
 8019fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019fdc:	b2db      	uxtb	r3, r3
 8019fde:	4619      	mov	r1, r3
 8019fe0:	f640 1005 	movw	r0, #2309	@ 0x905
 8019fe4:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 8019fe6:	4c44      	ldr	r4, [pc, #272]	@ (801a0f8 <RadioIrqProcess+0x42c>)
 8019fe8:	4b44      	ldr	r3, [pc, #272]	@ (801a0fc <RadioIrqProcess+0x430>)
 8019fea:	f640 1002 	movw	r0, #2306	@ 0x902
 8019fee:	4798      	blx	r3
 8019ff0:	4603      	mov	r3, r0
 8019ff2:	f043 0301 	orr.w	r3, r3, #1
 8019ff6:	b2db      	uxtb	r3, r3
 8019ff8:	4619      	mov	r1, r3
 8019ffa:	f640 1002 	movw	r0, #2306	@ 0x902
 8019ffe:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801a000:	4b3c      	ldr	r3, [pc, #240]	@ (801a0f4 <RadioIrqProcess+0x428>)
 801a002:	2200      	movs	r2, #0
 801a004:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801a006:	2300      	movs	r3, #0
 801a008:	2200      	movs	r2, #0
 801a00a:	f240 2162 	movw	r1, #610	@ 0x262
 801a00e:	f240 2062 	movw	r0, #610	@ 0x262
 801a012:	f001 f8cf 	bl	801b1b4 <SUBGRF_SetDioIrqParams>
        break;
 801a016:	e05f      	b.n	801a0d8 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801a018:	4b39      	ldr	r3, [pc, #228]	@ (801a100 <RadioIrqProcess+0x434>)
 801a01a:	2201      	movs	r2, #1
 801a01c:	2100      	movs	r1, #0
 801a01e:	2002      	movs	r0, #2
 801a020:	f003 f84a 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801a024:	f001 ff77 	bl	801bf16 <RFW_Is_Init>
 801a028:	4603      	mov	r3, r0
 801a02a:	2b01      	cmp	r3, #1
 801a02c:	d156      	bne.n	801a0dc <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801a02e:	f001 ffa8 	bl	801bf82 <RFW_ReceivePayload>
        break;
 801a032:	e053      	b.n	801a0dc <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801a034:	4b33      	ldr	r3, [pc, #204]	@ (801a104 <RadioIrqProcess+0x438>)
 801a036:	2201      	movs	r2, #1
 801a038:	2100      	movs	r1, #0
 801a03a:	2002      	movs	r0, #2
 801a03c:	f003 f83c 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a040:	e051      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801a042:	4831      	ldr	r0, [pc, #196]	@ (801a108 <RadioIrqProcess+0x43c>)
 801a044:	f002 fe2e 	bl	801cca4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a048:	4b2a      	ldr	r3, [pc, #168]	@ (801a0f4 <RadioIrqProcess+0x428>)
 801a04a:	785b      	ldrb	r3, [r3, #1]
 801a04c:	f083 0301 	eor.w	r3, r3, #1
 801a050:	b2db      	uxtb	r3, r3
 801a052:	2b00      	cmp	r3, #0
 801a054:	d002      	beq.n	801a05c <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801a056:	2000      	movs	r0, #0
 801a058:	f000 fed2 	bl	801ae00 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a05c:	4b2b      	ldr	r3, [pc, #172]	@ (801a10c <RadioIrqProcess+0x440>)
 801a05e:	681b      	ldr	r3, [r3, #0]
 801a060:	2b00      	cmp	r3, #0
 801a062:	d03d      	beq.n	801a0e0 <RadioIrqProcess+0x414>
 801a064:	4b29      	ldr	r3, [pc, #164]	@ (801a10c <RadioIrqProcess+0x440>)
 801a066:	681b      	ldr	r3, [r3, #0]
 801a068:	68db      	ldr	r3, [r3, #12]
 801a06a:	2b00      	cmp	r3, #0
 801a06c:	d038      	beq.n	801a0e0 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801a06e:	4b27      	ldr	r3, [pc, #156]	@ (801a10c <RadioIrqProcess+0x440>)
 801a070:	681b      	ldr	r3, [r3, #0]
 801a072:	68db      	ldr	r3, [r3, #12]
 801a074:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801a076:	4b26      	ldr	r3, [pc, #152]	@ (801a110 <RadioIrqProcess+0x444>)
 801a078:	2201      	movs	r2, #1
 801a07a:	2100      	movs	r1, #0
 801a07c:	2002      	movs	r0, #2
 801a07e:	f003 f81b 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a082:	e02d      	b.n	801a0e0 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801a084:	4b23      	ldr	r3, [pc, #140]	@ (801a114 <RadioIrqProcess+0x448>)
 801a086:	2201      	movs	r2, #1
 801a088:	2100      	movs	r1, #0
 801a08a:	2002      	movs	r0, #2
 801a08c:	f003 f814 	bl	801d0b8 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801a090:	4b18      	ldr	r3, [pc, #96]	@ (801a0f4 <RadioIrqProcess+0x428>)
 801a092:	785b      	ldrb	r3, [r3, #1]
 801a094:	f083 0301 	eor.w	r3, r3, #1
 801a098:	b2db      	uxtb	r3, r3
 801a09a:	2b00      	cmp	r3, #0
 801a09c:	d002      	beq.n	801a0a4 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801a09e:	2000      	movs	r0, #0
 801a0a0:	f000 feae 	bl	801ae00 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801a0a4:	4b19      	ldr	r3, [pc, #100]	@ (801a10c <RadioIrqProcess+0x440>)
 801a0a6:	681b      	ldr	r3, [r3, #0]
 801a0a8:	2b00      	cmp	r3, #0
 801a0aa:	d01b      	beq.n	801a0e4 <RadioIrqProcess+0x418>
 801a0ac:	4b17      	ldr	r3, [pc, #92]	@ (801a10c <RadioIrqProcess+0x440>)
 801a0ae:	681b      	ldr	r3, [r3, #0]
 801a0b0:	691b      	ldr	r3, [r3, #16]
 801a0b2:	2b00      	cmp	r3, #0
 801a0b4:	d016      	beq.n	801a0e4 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801a0b6:	4b15      	ldr	r3, [pc, #84]	@ (801a10c <RadioIrqProcess+0x440>)
 801a0b8:	681b      	ldr	r3, [r3, #0]
 801a0ba:	691b      	ldr	r3, [r3, #16]
 801a0bc:	4798      	blx	r3
        break;
 801a0be:	e011      	b.n	801a0e4 <RadioIrqProcess+0x418>
        break;
 801a0c0:	bf00      	nop
 801a0c2:	e010      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0c4:	bf00      	nop
 801a0c6:	e00e      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0c8:	bf00      	nop
 801a0ca:	e00c      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0cc:	bf00      	nop
 801a0ce:	e00a      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0d0:	bf00      	nop
 801a0d2:	e008      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0d4:	bf00      	nop
 801a0d6:	e006      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0d8:	bf00      	nop
 801a0da:	e004      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0dc:	bf00      	nop
 801a0de:	e002      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0e0:	bf00      	nop
 801a0e2:	e000      	b.n	801a0e6 <RadioIrqProcess+0x41a>
        break;
 801a0e4:	bf00      	nop
    }
}
 801a0e6:	bf00      	nop
 801a0e8:	3708      	adds	r7, #8
 801a0ea:	46bd      	mov	sp, r7
 801a0ec:	bdb0      	pop	{r4, r5, r7, pc}
 801a0ee:	bf00      	nop
 801a0f0:	08020ec4 	.word	0x08020ec4
 801a0f4:	200020ac 	.word	0x200020ac
 801a0f8:	08019add 	.word	0x08019add
 801a0fc:	08019b01 	.word	0x08019b01
 801a100:	08020ed0 	.word	0x08020ed0
 801a104:	08020edc 	.word	0x08020edc
 801a108:	20002120 	.word	0x20002120
 801a10c:	200020a8 	.word	0x200020a8
 801a110:	08020ee8 	.word	0x08020ee8
 801a114:	08020ef4 	.word	0x08020ef4

0801a118 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801a118:	b580      	push	{r7, lr}
 801a11a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801a11c:	4b09      	ldr	r3, [pc, #36]	@ (801a144 <RadioTxPrbs+0x2c>)
 801a11e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801a122:	2101      	movs	r1, #1
 801a124:	4618      	mov	r0, r3
 801a126:	f001 fcfd 	bl	801bb24 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801a12a:	4b07      	ldr	r3, [pc, #28]	@ (801a148 <RadioTxPrbs+0x30>)
 801a12c:	212d      	movs	r1, #45	@ 0x2d
 801a12e:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801a132:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801a134:	f000 ff27 	bl	801af86 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801a138:	4804      	ldr	r0, [pc, #16]	@ (801a14c <RadioTxPrbs+0x34>)
 801a13a:	f000 fe7d 	bl	801ae38 <SUBGRF_SetTx>
}
 801a13e:	bf00      	nop
 801a140:	bd80      	pop	{r7, pc}
 801a142:	bf00      	nop
 801a144:	200020ac 	.word	0x200020ac
 801a148:	08019add 	.word	0x08019add
 801a14c:	000fffff 	.word	0x000fffff

0801a150 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801a150:	b580      	push	{r7, lr}
 801a152:	b084      	sub	sp, #16
 801a154:	af00      	add	r7, sp, #0
 801a156:	4603      	mov	r3, r0
 801a158:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801a15a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a15e:	4618      	mov	r0, r3
 801a160:	f001 fd08 	bl	801bb74 <SUBGRF_SetRfTxPower>
 801a164:	4603      	mov	r3, r0
 801a166:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801a168:	210e      	movs	r1, #14
 801a16a:	f640 101f 	movw	r0, #2335	@ 0x91f
 801a16e:	f001 fbcb 	bl	801b908 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801a172:	7bfb      	ldrb	r3, [r7, #15]
 801a174:	2101      	movs	r1, #1
 801a176:	4618      	mov	r0, r3
 801a178:	f001 fcd4 	bl	801bb24 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801a17c:	f000 fefa 	bl	801af74 <SUBGRF_SetTxContinuousWave>
}
 801a180:	bf00      	nop
 801a182:	3710      	adds	r7, #16
 801a184:	46bd      	mov	sp, r7
 801a186:	bd80      	pop	{r7, pc}

0801a188 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801a188:	b480      	push	{r7}
 801a18a:	b089      	sub	sp, #36	@ 0x24
 801a18c:	af00      	add	r7, sp, #0
 801a18e:	60f8      	str	r0, [r7, #12]
 801a190:	60b9      	str	r1, [r7, #8]
 801a192:	4613      	mov	r3, r2
 801a194:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801a196:	2300      	movs	r3, #0
 801a198:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801a19a:	2300      	movs	r3, #0
 801a19c:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801a19e:	2300      	movs	r3, #0
 801a1a0:	61bb      	str	r3, [r7, #24]
 801a1a2:	e011      	b.n	801a1c8 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801a1a4:	69bb      	ldr	r3, [r7, #24]
 801a1a6:	68ba      	ldr	r2, [r7, #8]
 801a1a8:	4413      	add	r3, r2
 801a1aa:	781a      	ldrb	r2, [r3, #0]
 801a1ac:	69bb      	ldr	r3, [r7, #24]
 801a1ae:	68b9      	ldr	r1, [r7, #8]
 801a1b0:	440b      	add	r3, r1
 801a1b2:	43d2      	mvns	r2, r2
 801a1b4:	b2d2      	uxtb	r2, r2
 801a1b6:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801a1b8:	69bb      	ldr	r3, [r7, #24]
 801a1ba:	68fa      	ldr	r2, [r7, #12]
 801a1bc:	4413      	add	r3, r2
 801a1be:	2200      	movs	r2, #0
 801a1c0:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801a1c2:	69bb      	ldr	r3, [r7, #24]
 801a1c4:	3301      	adds	r3, #1
 801a1c6:	61bb      	str	r3, [r7, #24]
 801a1c8:	79fb      	ldrb	r3, [r7, #7]
 801a1ca:	69ba      	ldr	r2, [r7, #24]
 801a1cc:	429a      	cmp	r2, r3
 801a1ce:	dbe9      	blt.n	801a1a4 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801a1d0:	2300      	movs	r3, #0
 801a1d2:	61bb      	str	r3, [r7, #24]
 801a1d4:	e049      	b.n	801a26a <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801a1d6:	69bb      	ldr	r3, [r7, #24]
 801a1d8:	425a      	negs	r2, r3
 801a1da:	f003 0307 	and.w	r3, r3, #7
 801a1de:	f002 0207 	and.w	r2, r2, #7
 801a1e2:	bf58      	it	pl
 801a1e4:	4253      	negpl	r3, r2
 801a1e6:	b2db      	uxtb	r3, r3
 801a1e8:	f1c3 0307 	rsb	r3, r3, #7
 801a1ec:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801a1ee:	69bb      	ldr	r3, [r7, #24]
 801a1f0:	2b00      	cmp	r3, #0
 801a1f2:	da00      	bge.n	801a1f6 <payload_integration+0x6e>
 801a1f4:	3307      	adds	r3, #7
 801a1f6:	10db      	asrs	r3, r3, #3
 801a1f8:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801a1fa:	69bb      	ldr	r3, [r7, #24]
 801a1fc:	3301      	adds	r3, #1
 801a1fe:	425a      	negs	r2, r3
 801a200:	f003 0307 	and.w	r3, r3, #7
 801a204:	f002 0207 	and.w	r2, r2, #7
 801a208:	bf58      	it	pl
 801a20a:	4253      	negpl	r3, r2
 801a20c:	b2db      	uxtb	r3, r3
 801a20e:	f1c3 0307 	rsb	r3, r3, #7
 801a212:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801a214:	69bb      	ldr	r3, [r7, #24]
 801a216:	3301      	adds	r3, #1
 801a218:	2b00      	cmp	r3, #0
 801a21a:	da00      	bge.n	801a21e <payload_integration+0x96>
 801a21c:	3307      	adds	r3, #7
 801a21e:	10db      	asrs	r3, r3, #3
 801a220:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801a222:	7dbb      	ldrb	r3, [r7, #22]
 801a224:	68ba      	ldr	r2, [r7, #8]
 801a226:	4413      	add	r3, r2
 801a228:	781b      	ldrb	r3, [r3, #0]
 801a22a:	461a      	mov	r2, r3
 801a22c:	7dfb      	ldrb	r3, [r7, #23]
 801a22e:	fa42 f303 	asr.w	r3, r2, r3
 801a232:	b2db      	uxtb	r3, r3
 801a234:	f003 0301 	and.w	r3, r3, #1
 801a238:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801a23a:	7ffa      	ldrb	r2, [r7, #31]
 801a23c:	7cfb      	ldrb	r3, [r7, #19]
 801a23e:	4053      	eors	r3, r2
 801a240:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801a242:	7d3b      	ldrb	r3, [r7, #20]
 801a244:	68fa      	ldr	r2, [r7, #12]
 801a246:	4413      	add	r3, r2
 801a248:	781b      	ldrb	r3, [r3, #0]
 801a24a:	b25a      	sxtb	r2, r3
 801a24c:	7ff9      	ldrb	r1, [r7, #31]
 801a24e:	7d7b      	ldrb	r3, [r7, #21]
 801a250:	fa01 f303 	lsl.w	r3, r1, r3
 801a254:	b25b      	sxtb	r3, r3
 801a256:	4313      	orrs	r3, r2
 801a258:	b259      	sxtb	r1, r3
 801a25a:	7d3b      	ldrb	r3, [r7, #20]
 801a25c:	68fa      	ldr	r2, [r7, #12]
 801a25e:	4413      	add	r3, r2
 801a260:	b2ca      	uxtb	r2, r1
 801a262:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801a264:	69bb      	ldr	r3, [r7, #24]
 801a266:	3301      	adds	r3, #1
 801a268:	61bb      	str	r3, [r7, #24]
 801a26a:	79fb      	ldrb	r3, [r7, #7]
 801a26c:	00db      	lsls	r3, r3, #3
 801a26e:	69ba      	ldr	r2, [r7, #24]
 801a270:	429a      	cmp	r2, r3
 801a272:	dbb0      	blt.n	801a1d6 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801a274:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a278:	01db      	lsls	r3, r3, #7
 801a27a:	b25a      	sxtb	r2, r3
 801a27c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a280:	019b      	lsls	r3, r3, #6
 801a282:	b25b      	sxtb	r3, r3
 801a284:	4313      	orrs	r3, r2
 801a286:	b25b      	sxtb	r3, r3
 801a288:	7ffa      	ldrb	r2, [r7, #31]
 801a28a:	2a00      	cmp	r2, #0
 801a28c:	d101      	bne.n	801a292 <payload_integration+0x10a>
 801a28e:	2220      	movs	r2, #32
 801a290:	e000      	b.n	801a294 <payload_integration+0x10c>
 801a292:	2200      	movs	r2, #0
 801a294:	4313      	orrs	r3, r2
 801a296:	b259      	sxtb	r1, r3
 801a298:	79fb      	ldrb	r3, [r7, #7]
 801a29a:	68fa      	ldr	r2, [r7, #12]
 801a29c:	4413      	add	r3, r2
 801a29e:	b2ca      	uxtb	r2, r1
 801a2a0:	701a      	strb	r2, [r3, #0]
}
 801a2a2:	bf00      	nop
 801a2a4:	3724      	adds	r7, #36	@ 0x24
 801a2a6:	46bd      	mov	sp, r7
 801a2a8:	bc80      	pop	{r7}
 801a2aa:	4770      	bx	lr

0801a2ac <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801a2ac:	b580      	push	{r7, lr}
 801a2ae:	b08c      	sub	sp, #48	@ 0x30
 801a2b0:	af00      	add	r7, sp, #0
 801a2b2:	60b9      	str	r1, [r7, #8]
 801a2b4:	607a      	str	r2, [r7, #4]
 801a2b6:	603b      	str	r3, [r7, #0]
 801a2b8:	4603      	mov	r3, r0
 801a2ba:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801a2bc:	2300      	movs	r3, #0
 801a2be:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801a2c0:	f107 0320 	add.w	r3, r7, #32
 801a2c4:	2200      	movs	r2, #0
 801a2c6:	601a      	str	r2, [r3, #0]
 801a2c8:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a2ca:	f001 fe1e 	bl	801bf0a <RFW_DeInit>

    if( rxContinuous != 0 )
 801a2ce:	687b      	ldr	r3, [r7, #4]
 801a2d0:	2b00      	cmp	r3, #0
 801a2d2:	d001      	beq.n	801a2d8 <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 801a2d4:	2300      	movs	r3, #0
 801a2d6:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801a2d8:	687b      	ldr	r3, [r7, #4]
 801a2da:	2b00      	cmp	r3, #0
 801a2dc:	bf14      	ite	ne
 801a2de:	2301      	movne	r3, #1
 801a2e0:	2300      	moveq	r3, #0
 801a2e2:	b2da      	uxtb	r2, r3
 801a2e4:	4ba3      	ldr	r3, [pc, #652]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a2e6:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801a2e8:	7bfb      	ldrb	r3, [r7, #15]
 801a2ea:	2b00      	cmp	r3, #0
 801a2ec:	d003      	beq.n	801a2f6 <RadioSetRxGenericConfig+0x4a>
 801a2ee:	2b01      	cmp	r3, #1
 801a2f0:	f000 80dc 	beq.w	801a4ac <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801a2f4:	e195      	b.n	801a622 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801a2f6:	68bb      	ldr	r3, [r7, #8]
 801a2f8:	689b      	ldr	r3, [r3, #8]
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	d003      	beq.n	801a306 <RadioSetRxGenericConfig+0x5a>
 801a2fe:	68bb      	ldr	r3, [r7, #8]
 801a300:	68db      	ldr	r3, [r3, #12]
 801a302:	2b00      	cmp	r3, #0
 801a304:	d102      	bne.n	801a30c <RadioSetRxGenericConfig+0x60>
            return -1;
 801a306:	f04f 33ff 	mov.w	r3, #4294967295
 801a30a:	e18b      	b.n	801a624 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 801a30c:	68bb      	ldr	r3, [r7, #8]
 801a30e:	7f9b      	ldrb	r3, [r3, #30]
 801a310:	2b08      	cmp	r3, #8
 801a312:	d902      	bls.n	801a31a <RadioSetRxGenericConfig+0x6e>
            return -1;
 801a314:	f04f 33ff 	mov.w	r3, #4294967295
 801a318:	e184      	b.n	801a624 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801a31a:	68bb      	ldr	r3, [r7, #8]
 801a31c:	6919      	ldr	r1, [r3, #16]
 801a31e:	68bb      	ldr	r3, [r7, #8]
 801a320:	7f9b      	ldrb	r3, [r3, #30]
 801a322:	461a      	mov	r2, r3
 801a324:	f107 0320 	add.w	r3, r7, #32
 801a328:	4618      	mov	r0, r3
 801a32a:	f001 fee1 	bl	801c0f0 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a32e:	68bb      	ldr	r3, [r7, #8]
 801a330:	681b      	ldr	r3, [r3, #0]
 801a332:	2b00      	cmp	r3, #0
 801a334:	bf14      	ite	ne
 801a336:	2301      	movne	r3, #1
 801a338:	2300      	moveq	r3, #0
 801a33a:	b2db      	uxtb	r3, r3
 801a33c:	4618      	mov	r0, r3
 801a33e:	f000 fe2b 	bl	801af98 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a342:	4b8c      	ldr	r3, [pc, #560]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a344:	2200      	movs	r2, #0
 801a346:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a34a:	68bb      	ldr	r3, [r7, #8]
 801a34c:	689b      	ldr	r3, [r3, #8]
 801a34e:	4a89      	ldr	r2, [pc, #548]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a350:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801a352:	68bb      	ldr	r3, [r7, #8]
 801a354:	f893 2020 	ldrb.w	r2, [r3, #32]
 801a358:	4b86      	ldr	r3, [pc, #536]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a35a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801a35e:	68bb      	ldr	r3, [r7, #8]
 801a360:	685b      	ldr	r3, [r3, #4]
 801a362:	4618      	mov	r0, r3
 801a364:	f001 fd04 	bl	801bd70 <SUBGRF_GetFskBandwidthRegValue>
 801a368:	4603      	mov	r3, r0
 801a36a:	461a      	mov	r2, r3
 801a36c:	4b81      	ldr	r3, [pc, #516]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a36e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a372:	4b80      	ldr	r3, [pc, #512]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a374:	2200      	movs	r2, #0
 801a376:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801a378:	68bb      	ldr	r3, [r7, #8]
 801a37a:	68db      	ldr	r3, [r3, #12]
 801a37c:	b29b      	uxth	r3, r3
 801a37e:	00db      	lsls	r3, r3, #3
 801a380:	b29a      	uxth	r2, r3
 801a382:	4b7c      	ldr	r3, [pc, #496]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a384:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801a386:	68bb      	ldr	r3, [r7, #8]
 801a388:	7fda      	ldrb	r2, [r3, #31]
 801a38a:	4b7a      	ldr	r3, [pc, #488]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a38c:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a38e:	68bb      	ldr	r3, [r7, #8]
 801a390:	7f9b      	ldrb	r3, [r3, #30]
 801a392:	00db      	lsls	r3, r3, #3
 801a394:	b2da      	uxtb	r2, r3
 801a396:	4b77      	ldr	r3, [pc, #476]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a398:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801a39a:	68bb      	ldr	r3, [r7, #8]
 801a39c:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801a3a0:	4b74      	ldr	r3, [pc, #464]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a3a2:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801a3a4:	68bb      	ldr	r3, [r7, #8]
 801a3a6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a3aa:	2b00      	cmp	r3, #0
 801a3ac:	d105      	bne.n	801a3ba <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801a3ae:	68bb      	ldr	r3, [r7, #8]
 801a3b0:	695b      	ldr	r3, [r3, #20]
 801a3b2:	b2da      	uxtb	r2, r3
 801a3b4:	4b6f      	ldr	r3, [pc, #444]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a3b6:	759a      	strb	r2, [r3, #22]
 801a3b8:	e00b      	b.n	801a3d2 <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801a3ba:	68bb      	ldr	r3, [r7, #8]
 801a3bc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a3c0:	2b02      	cmp	r3, #2
 801a3c2:	d103      	bne.n	801a3cc <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a3c4:	4b6b      	ldr	r3, [pc, #428]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a3c6:	22ff      	movs	r2, #255	@ 0xff
 801a3c8:	759a      	strb	r2, [r3, #22]
 801a3ca:	e002      	b.n	801a3d2 <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a3cc:	4b69      	ldr	r3, [pc, #420]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a3ce:	22ff      	movs	r2, #255	@ 0xff
 801a3d0:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801a3d2:	68bb      	ldr	r3, [r7, #8]
 801a3d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801a3d8:	2b02      	cmp	r3, #2
 801a3da:	d004      	beq.n	801a3e6 <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a3dc:	68bb      	ldr	r3, [r7, #8]
 801a3de:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a3e2:	2b02      	cmp	r3, #2
 801a3e4:	d12d      	bne.n	801a442 <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801a3e6:	68bb      	ldr	r3, [r7, #8]
 801a3e8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a3ec:	2bf1      	cmp	r3, #241	@ 0xf1
 801a3ee:	d00c      	beq.n	801a40a <RadioSetRxGenericConfig+0x15e>
 801a3f0:	68bb      	ldr	r3, [r7, #8]
 801a3f2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a3f6:	2bf2      	cmp	r3, #242	@ 0xf2
 801a3f8:	d007      	beq.n	801a40a <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a3fa:	68bb      	ldr	r3, [r7, #8]
 801a3fc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a400:	2b01      	cmp	r3, #1
 801a402:	d002      	beq.n	801a40a <RadioSetRxGenericConfig+0x15e>
                return -1;
 801a404:	f04f 33ff 	mov.w	r3, #4294967295
 801a408:	e10c      	b.n	801a624 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801a40a:	2300      	movs	r3, #0
 801a40c:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801a40e:	68bb      	ldr	r3, [r7, #8]
 801a410:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801a412:	4b59      	ldr	r3, [pc, #356]	@ (801a578 <RadioSetRxGenericConfig+0x2cc>)
 801a414:	6819      	ldr	r1, [r3, #0]
 801a416:	f107 0314 	add.w	r3, r7, #20
 801a41a:	4a58      	ldr	r2, [pc, #352]	@ (801a57c <RadioSetRxGenericConfig+0x2d0>)
 801a41c:	4618      	mov	r0, r3
 801a41e:	f001 fd67 	bl	801bef0 <RFW_Init>
 801a422:	4603      	mov	r3, r0
 801a424:	2b00      	cmp	r3, #0
 801a426:	d002      	beq.n	801a42e <RadioSetRxGenericConfig+0x182>
                return -1;
 801a428:	f04f 33ff 	mov.w	r3, #4294967295
 801a42c:	e0fa      	b.n	801a624 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a42e:	4b51      	ldr	r3, [pc, #324]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a430:	2200      	movs	r2, #0
 801a432:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a434:	4b4f      	ldr	r3, [pc, #316]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a436:	2201      	movs	r2, #1
 801a438:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a43a:	4b4e      	ldr	r3, [pc, #312]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a43c:	2200      	movs	r2, #0
 801a43e:	755a      	strb	r2, [r3, #21]
        {
 801a440:	e00e      	b.n	801a460 <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801a442:	68bb      	ldr	r3, [r7, #8]
 801a444:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801a448:	4b4a      	ldr	r3, [pc, #296]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a44a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801a44c:	68bb      	ldr	r3, [r7, #8]
 801a44e:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801a452:	4b48      	ldr	r3, [pc, #288]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a454:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801a456:	68bb      	ldr	r3, [r7, #8]
 801a458:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801a45c:	4b45      	ldr	r3, [pc, #276]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a45e:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801a460:	f7ff fa3b 	bl	80198da <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801a464:	2000      	movs	r0, #0
 801a466:	f7fe fbcf 	bl	8018c08 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a46a:	4845      	ldr	r0, [pc, #276]	@ (801a580 <RadioSetRxGenericConfig+0x2d4>)
 801a46c:	f001 f838 	bl	801b4e0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a470:	4844      	ldr	r0, [pc, #272]	@ (801a584 <RadioSetRxGenericConfig+0x2d8>)
 801a472:	f001 f903 	bl	801b67c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a476:	f107 0320 	add.w	r3, r7, #32
 801a47a:	4618      	mov	r0, r3
 801a47c:	f000 fbc3 	bl	801ac06 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801a480:	68bb      	ldr	r3, [r7, #8]
 801a482:	8b9b      	ldrh	r3, [r3, #28]
 801a484:	4618      	mov	r0, r3
 801a486:	f000 fc0d 	bl	801aca4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801a48a:	68bb      	ldr	r3, [r7, #8]
 801a48c:	8b1b      	ldrh	r3, [r3, #24]
 801a48e:	4618      	mov	r0, r3
 801a490:	f000 fbe8 	bl	801ac64 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801a494:	683b      	ldr	r3, [r7, #0]
 801a496:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801a49a:	fb03 f202 	mul.w	r2, r3, r2
 801a49e:	68bb      	ldr	r3, [r7, #8]
 801a4a0:	689b      	ldr	r3, [r3, #8]
 801a4a2:	fbb2 f3f3 	udiv	r3, r2, r3
 801a4a6:	4a33      	ldr	r2, [pc, #204]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a4a8:	6093      	str	r3, [r2, #8]
        break;
 801a4aa:	e0ba      	b.n	801a622 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 801a4ac:	68bb      	ldr	r3, [r7, #8]
 801a4ae:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801a4b0:	2b00      	cmp	r3, #0
 801a4b2:	d102      	bne.n	801a4ba <RadioSetRxGenericConfig+0x20e>
            return -1;
 801a4b4:	f04f 33ff 	mov.w	r3, #4294967295
 801a4b8:	e0b4      	b.n	801a624 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801a4ba:	68bb      	ldr	r3, [r7, #8]
 801a4bc:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801a4c0:	2b01      	cmp	r3, #1
 801a4c2:	d105      	bne.n	801a4d0 <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 801a4c4:	68bb      	ldr	r3, [r7, #8]
 801a4c6:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801a4ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801a4ce:	e002      	b.n	801a4d6 <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 801a4d0:	23ff      	movs	r3, #255	@ 0xff
 801a4d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a4d6:	68bb      	ldr	r3, [r7, #8]
 801a4d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a4da:	2b00      	cmp	r3, #0
 801a4dc:	bf14      	ite	ne
 801a4de:	2301      	movne	r3, #1
 801a4e0:	2300      	moveq	r3, #0
 801a4e2:	b2db      	uxtb	r3, r3
 801a4e4:	4618      	mov	r0, r3
 801a4e6:	f000 fd57 	bl	801af98 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801a4ea:	683b      	ldr	r3, [r7, #0]
 801a4ec:	b2db      	uxtb	r3, r3
 801a4ee:	4618      	mov	r0, r3
 801a4f0:	f000 fd61 	bl	801afb6 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801a4f4:	4b1f      	ldr	r3, [pc, #124]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a4f6:	2201      	movs	r2, #1
 801a4f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801a4fc:	68bb      	ldr	r3, [r7, #8]
 801a4fe:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801a502:	4b1c      	ldr	r3, [pc, #112]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a504:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801a508:	68bb      	ldr	r3, [r7, #8]
 801a50a:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801a50e:	4b19      	ldr	r3, [pc, #100]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a510:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801a514:	68bb      	ldr	r3, [r7, #8]
 801a516:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801a51a:	4b16      	ldr	r3, [pc, #88]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a51c:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801a520:	68bb      	ldr	r3, [r7, #8]
 801a522:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801a526:	2b02      	cmp	r3, #2
 801a528:	d010      	beq.n	801a54c <RadioSetRxGenericConfig+0x2a0>
 801a52a:	2b02      	cmp	r3, #2
 801a52c:	dc2c      	bgt.n	801a588 <RadioSetRxGenericConfig+0x2dc>
 801a52e:	2b00      	cmp	r3, #0
 801a530:	d002      	beq.n	801a538 <RadioSetRxGenericConfig+0x28c>
 801a532:	2b01      	cmp	r3, #1
 801a534:	d005      	beq.n	801a542 <RadioSetRxGenericConfig+0x296>
            break;
 801a536:	e027      	b.n	801a588 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a538:	4b0e      	ldr	r3, [pc, #56]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a53a:	2200      	movs	r2, #0
 801a53c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a540:	e023      	b.n	801a58a <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a542:	4b0c      	ldr	r3, [pc, #48]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a544:	2201      	movs	r2, #1
 801a546:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a54a:	e01e      	b.n	801a58a <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801a54c:	68bb      	ldr	r3, [r7, #8]
 801a54e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801a552:	2b0b      	cmp	r3, #11
 801a554:	d004      	beq.n	801a560 <RadioSetRxGenericConfig+0x2b4>
 801a556:	68bb      	ldr	r3, [r7, #8]
 801a558:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801a55c:	2b0c      	cmp	r3, #12
 801a55e:	d104      	bne.n	801a56a <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a560:	4b04      	ldr	r3, [pc, #16]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a562:	2201      	movs	r2, #1
 801a564:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a568:	e00f      	b.n	801a58a <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a56a:	4b02      	ldr	r3, [pc, #8]	@ (801a574 <RadioSetRxGenericConfig+0x2c8>)
 801a56c:	2200      	movs	r2, #0
 801a56e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a572:	e00a      	b.n	801a58a <RadioSetRxGenericConfig+0x2de>
 801a574:	200020ac 	.word	0x200020ac
 801a578:	200020a8 	.word	0x200020a8
 801a57c:	20002120 	.word	0x20002120
 801a580:	200020e4 	.word	0x200020e4
 801a584:	200020ba 	.word	0x200020ba
            break;
 801a588:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801a58a:	4b28      	ldr	r3, [pc, #160]	@ (801a62c <RadioSetRxGenericConfig+0x380>)
 801a58c:	2201      	movs	r2, #1
 801a58e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801a590:	68bb      	ldr	r3, [r7, #8]
 801a592:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 801a594:	4b25      	ldr	r3, [pc, #148]	@ (801a62c <RadioSetRxGenericConfig+0x380>)
 801a596:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801a598:	68bb      	ldr	r3, [r7, #8]
 801a59a:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801a59e:	4b23      	ldr	r3, [pc, #140]	@ (801a62c <RadioSetRxGenericConfig+0x380>)
 801a5a0:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801a5a2:	4a22      	ldr	r2, [pc, #136]	@ (801a62c <RadioSetRxGenericConfig+0x380>)
 801a5a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801a5a8:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801a5aa:	68bb      	ldr	r3, [r7, #8]
 801a5ac:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801a5b0:	4b1e      	ldr	r3, [pc, #120]	@ (801a62c <RadioSetRxGenericConfig+0x380>)
 801a5b2:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801a5b6:	68bb      	ldr	r3, [r7, #8]
 801a5b8:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 801a5bc:	4b1b      	ldr	r3, [pc, #108]	@ (801a62c <RadioSetRxGenericConfig+0x380>)
 801a5be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 801a5c2:	f7ff f98a 	bl	80198da <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801a5c6:	2001      	movs	r0, #1
 801a5c8:	f7fe fb1e 	bl	8018c08 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a5cc:	4818      	ldr	r0, [pc, #96]	@ (801a630 <RadioSetRxGenericConfig+0x384>)
 801a5ce:	f000 ff87 	bl	801b4e0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a5d2:	4818      	ldr	r0, [pc, #96]	@ (801a634 <RadioSetRxGenericConfig+0x388>)
 801a5d4:	f001 f852 	bl	801b67c <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801a5d8:	4b14      	ldr	r3, [pc, #80]	@ (801a62c <RadioSetRxGenericConfig+0x380>)
 801a5da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801a5de:	2b01      	cmp	r3, #1
 801a5e0:	d10d      	bne.n	801a5fe <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801a5e2:	f240 7036 	movw	r0, #1846	@ 0x736
 801a5e6:	f001 f9b1 	bl	801b94c <SUBGRF_ReadRegister>
 801a5ea:	4603      	mov	r3, r0
 801a5ec:	f023 0304 	bic.w	r3, r3, #4
 801a5f0:	b2db      	uxtb	r3, r3
 801a5f2:	4619      	mov	r1, r3
 801a5f4:	f240 7036 	movw	r0, #1846	@ 0x736
 801a5f8:	f001 f986 	bl	801b908 <SUBGRF_WriteRegister>
 801a5fc:	e00c      	b.n	801a618 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801a5fe:	f240 7036 	movw	r0, #1846	@ 0x736
 801a602:	f001 f9a3 	bl	801b94c <SUBGRF_ReadRegister>
 801a606:	4603      	mov	r3, r0
 801a608:	f043 0304 	orr.w	r3, r3, #4
 801a60c:	b2db      	uxtb	r3, r3
 801a60e:	4619      	mov	r1, r3
 801a610:	f240 7036 	movw	r0, #1846	@ 0x736
 801a614:	f001 f978 	bl	801b908 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801a618:	4b04      	ldr	r3, [pc, #16]	@ (801a62c <RadioSetRxGenericConfig+0x380>)
 801a61a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a61e:	609a      	str	r2, [r3, #8]
        break;
 801a620:	bf00      	nop
    }
    return status;
 801a622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801a624:	4618      	mov	r0, r3
 801a626:	3730      	adds	r7, #48	@ 0x30
 801a628:	46bd      	mov	sp, r7
 801a62a:	bd80      	pop	{r7, pc}
 801a62c:	200020ac 	.word	0x200020ac
 801a630:	200020e4 	.word	0x200020e4
 801a634:	200020ba 	.word	0x200020ba

0801a638 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801a638:	b580      	push	{r7, lr}
 801a63a:	b08e      	sub	sp, #56	@ 0x38
 801a63c:	af00      	add	r7, sp, #0
 801a63e:	60b9      	str	r1, [r7, #8]
 801a640:	607b      	str	r3, [r7, #4]
 801a642:	4603      	mov	r3, r0
 801a644:	73fb      	strb	r3, [r7, #15]
 801a646:	4613      	mov	r3, r2
 801a648:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801a64a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a64e:	2200      	movs	r2, #0
 801a650:	601a      	str	r2, [r3, #0]
 801a652:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a654:	f001 fc59 	bl	801bf0a <RFW_DeInit>
    switch( modem )
 801a658:	7bfb      	ldrb	r3, [r7, #15]
 801a65a:	2b03      	cmp	r3, #3
 801a65c:	f200 8205 	bhi.w	801aa6a <RadioSetTxGenericConfig+0x432>
 801a660:	a201      	add	r2, pc, #4	@ (adr r2, 801a668 <RadioSetTxGenericConfig+0x30>)
 801a662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a666:	bf00      	nop
 801a668:	0801a7ed 	.word	0x0801a7ed
 801a66c:	0801a935 	.word	0x0801a935
 801a670:	0801aa2d 	.word	0x0801aa2d
 801a674:	0801a679 	.word	0x0801a679
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801a678:	68bb      	ldr	r3, [r7, #8]
 801a67a:	7c9b      	ldrb	r3, [r3, #18]
 801a67c:	2b08      	cmp	r3, #8
 801a67e:	d902      	bls.n	801a686 <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 801a680:	f04f 33ff 	mov.w	r3, #4294967295
 801a684:	e206      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801a686:	68bb      	ldr	r3, [r7, #8]
 801a688:	6899      	ldr	r1, [r3, #8]
 801a68a:	68bb      	ldr	r3, [r7, #8]
 801a68c:	7c9b      	ldrb	r3, [r3, #18]
 801a68e:	461a      	mov	r2, r3
 801a690:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a694:	4618      	mov	r0, r3
 801a696:	f001 fd2b 	bl	801c0f0 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801a69a:	68bb      	ldr	r3, [r7, #8]
 801a69c:	681b      	ldr	r3, [r3, #0]
 801a69e:	2b00      	cmp	r3, #0
 801a6a0:	d102      	bne.n	801a6a8 <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 801a6a2:	f04f 33ff 	mov.w	r3, #4294967295
 801a6a6:	e1f5      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 801a6a8:	68bb      	ldr	r3, [r7, #8]
 801a6aa:	681b      	ldr	r3, [r3, #0]
 801a6ac:	f242 7210 	movw	r2, #10000	@ 0x2710
 801a6b0:	4293      	cmp	r3, r2
 801a6b2:	d813      	bhi.n	801a6dc <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801a6b4:	2302      	movs	r3, #2
 801a6b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801a6ba:	4b99      	ldr	r3, [pc, #612]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a6bc:	2203      	movs	r2, #3
 801a6be:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801a6c0:	4b97      	ldr	r3, [pc, #604]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a6c2:	2203      	movs	r2, #3
 801a6c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801a6c8:	68bb      	ldr	r3, [r7, #8]
 801a6ca:	681b      	ldr	r3, [r3, #0]
 801a6cc:	4a94      	ldr	r2, [pc, #592]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a6ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801a6d0:	68bb      	ldr	r3, [r7, #8]
 801a6d2:	7cda      	ldrb	r2, [r3, #19]
 801a6d4:	4b92      	ldr	r3, [pc, #584]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a6d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801a6da:	e017      	b.n	801a70c <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801a6dc:	2300      	movs	r3, #0
 801a6de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a6e2:	4b8f      	ldr	r3, [pc, #572]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a6e4:	2200      	movs	r2, #0
 801a6e6:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a6e8:	4b8d      	ldr	r3, [pc, #564]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a6ea:	2200      	movs	r2, #0
 801a6ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801a6f0:	68bb      	ldr	r3, [r7, #8]
 801a6f2:	681b      	ldr	r3, [r3, #0]
 801a6f4:	4a8a      	ldr	r2, [pc, #552]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a6f6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801a6f8:	68bb      	ldr	r3, [r7, #8]
 801a6fa:	7cda      	ldrb	r2, [r3, #19]
 801a6fc:	4b88      	ldr	r3, [pc, #544]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a6fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801a702:	68bb      	ldr	r3, [r7, #8]
 801a704:	681b      	ldr	r3, [r3, #0]
 801a706:	089b      	lsrs	r3, r3, #2
 801a708:	4a85      	ldr	r2, [pc, #532]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a70a:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801a70c:	68bb      	ldr	r3, [r7, #8]
 801a70e:	685b      	ldr	r3, [r3, #4]
 801a710:	b29b      	uxth	r3, r3
 801a712:	00db      	lsls	r3, r3, #3
 801a714:	b29a      	uxth	r2, r3
 801a716:	4b82      	ldr	r3, [pc, #520]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a718:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801a71a:	4b81      	ldr	r3, [pc, #516]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a71c:	2204      	movs	r2, #4
 801a71e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801a720:	68bb      	ldr	r3, [r7, #8]
 801a722:	7c9b      	ldrb	r3, [r3, #18]
 801a724:	00db      	lsls	r3, r3, #3
 801a726:	b2da      	uxtb	r2, r3
 801a728:	4b7d      	ldr	r3, [pc, #500]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a72a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801a72c:	4b7c      	ldr	r3, [pc, #496]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a72e:	2200      	movs	r2, #0
 801a730:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801a732:	68bb      	ldr	r3, [r7, #8]
 801a734:	7d9b      	ldrb	r3, [r3, #22]
 801a736:	2b02      	cmp	r3, #2
 801a738:	d003      	beq.n	801a742 <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a73a:	68bb      	ldr	r3, [r7, #8]
 801a73c:	7d1b      	ldrb	r3, [r3, #20]
 801a73e:	2b02      	cmp	r3, #2
 801a740:	d12b      	bne.n	801a79a <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801a742:	68bb      	ldr	r3, [r7, #8]
 801a744:	7d5b      	ldrb	r3, [r3, #21]
 801a746:	2bf1      	cmp	r3, #241	@ 0xf1
 801a748:	d00a      	beq.n	801a760 <RadioSetTxGenericConfig+0x128>
 801a74a:	68bb      	ldr	r3, [r7, #8]
 801a74c:	7d5b      	ldrb	r3, [r3, #21]
 801a74e:	2bf2      	cmp	r3, #242	@ 0xf2
 801a750:	d006      	beq.n	801a760 <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a752:	68bb      	ldr	r3, [r7, #8]
 801a754:	7d5b      	ldrb	r3, [r3, #21]
 801a756:	2b01      	cmp	r3, #1
 801a758:	d002      	beq.n	801a760 <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 801a75a:	f04f 33ff 	mov.w	r3, #4294967295
 801a75e:	e199      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801a760:	68bb      	ldr	r3, [r7, #8]
 801a762:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801a764:	2301      	movs	r3, #1
 801a766:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801a76a:	4b6e      	ldr	r3, [pc, #440]	@ (801a924 <RadioSetTxGenericConfig+0x2ec>)
 801a76c:	6819      	ldr	r1, [r3, #0]
 801a76e:	f107 0320 	add.w	r3, r7, #32
 801a772:	4a6d      	ldr	r2, [pc, #436]	@ (801a928 <RadioSetTxGenericConfig+0x2f0>)
 801a774:	4618      	mov	r0, r3
 801a776:	f001 fbbb 	bl	801bef0 <RFW_Init>
 801a77a:	4603      	mov	r3, r0
 801a77c:	2b00      	cmp	r3, #0
 801a77e:	d002      	beq.n	801a786 <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 801a780:	f04f 33ff 	mov.w	r3, #4294967295
 801a784:	e186      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a786:	4b66      	ldr	r3, [pc, #408]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a788:	2200      	movs	r2, #0
 801a78a:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a78c:	4b64      	ldr	r3, [pc, #400]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a78e:	2201      	movs	r2, #1
 801a790:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a792:	4b63      	ldr	r3, [pc, #396]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a794:	2200      	movs	r2, #0
 801a796:	755a      	strb	r2, [r3, #21]
        {
 801a798:	e00b      	b.n	801a7b2 <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801a79a:	68bb      	ldr	r3, [r7, #8]
 801a79c:	7d5a      	ldrb	r2, [r3, #21]
 801a79e:	4b60      	ldr	r3, [pc, #384]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a7a0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801a7a2:	68bb      	ldr	r3, [r7, #8]
 801a7a4:	7d9a      	ldrb	r2, [r3, #22]
 801a7a6:	4b5e      	ldr	r3, [pc, #376]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a7a8:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801a7aa:	68bb      	ldr	r3, [r7, #8]
 801a7ac:	7d1a      	ldrb	r2, [r3, #20]
 801a7ae:	4b5c      	ldr	r3, [pc, #368]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a7b0:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801a7b2:	f7ff f892 	bl	80198da <RadioStandby>
        RadioSetModem( radio_modem );
 801a7b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801a7ba:	4618      	mov	r0, r3
 801a7bc:	f7fe fa24 	bl	8018c08 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a7c0:	485a      	ldr	r0, [pc, #360]	@ (801a92c <RadioSetTxGenericConfig+0x2f4>)
 801a7c2:	f000 fe8d 	bl	801b4e0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a7c6:	485a      	ldr	r0, [pc, #360]	@ (801a930 <RadioSetTxGenericConfig+0x2f8>)
 801a7c8:	f000 ff58 	bl	801b67c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a7cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a7d0:	4618      	mov	r0, r3
 801a7d2:	f000 fa18 	bl	801ac06 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801a7d6:	68bb      	ldr	r3, [r7, #8]
 801a7d8:	8a1b      	ldrh	r3, [r3, #16]
 801a7da:	4618      	mov	r0, r3
 801a7dc:	f000 fa62 	bl	801aca4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801a7e0:	68bb      	ldr	r3, [r7, #8]
 801a7e2:	899b      	ldrh	r3, [r3, #12]
 801a7e4:	4618      	mov	r0, r3
 801a7e6:	f000 fa3d 	bl	801ac64 <SUBGRF_SetCrcPolynomial>
        break;
 801a7ea:	e13f      	b.n	801aa6c <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801a7ec:	68bb      	ldr	r3, [r7, #8]
 801a7ee:	681b      	ldr	r3, [r3, #0]
 801a7f0:	2b00      	cmp	r3, #0
 801a7f2:	d102      	bne.n	801a7fa <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 801a7f4:	f04f 33ff 	mov.w	r3, #4294967295
 801a7f8:	e14c      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 801a7fa:	68bb      	ldr	r3, [r7, #8]
 801a7fc:	7c9b      	ldrb	r3, [r3, #18]
 801a7fe:	2b08      	cmp	r3, #8
 801a800:	d902      	bls.n	801a808 <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 801a802:	f04f 33ff 	mov.w	r3, #4294967295
 801a806:	e145      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801a808:	68bb      	ldr	r3, [r7, #8]
 801a80a:	6899      	ldr	r1, [r3, #8]
 801a80c:	68bb      	ldr	r3, [r7, #8]
 801a80e:	7c9b      	ldrb	r3, [r3, #18]
 801a810:	461a      	mov	r2, r3
 801a812:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a816:	4618      	mov	r0, r3
 801a818:	f001 fc6a 	bl	801c0f0 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a81c:	4b40      	ldr	r3, [pc, #256]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a81e:	2200      	movs	r2, #0
 801a820:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a824:	68bb      	ldr	r3, [r7, #8]
 801a826:	681b      	ldr	r3, [r3, #0]
 801a828:	4a3d      	ldr	r2, [pc, #244]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a82a:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801a82c:	68bb      	ldr	r3, [r7, #8]
 801a82e:	7cda      	ldrb	r2, [r3, #19]
 801a830:	4b3b      	ldr	r3, [pc, #236]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a832:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801a836:	68bb      	ldr	r3, [r7, #8]
 801a838:	699b      	ldr	r3, [r3, #24]
 801a83a:	4a39      	ldr	r2, [pc, #228]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a83c:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a83e:	4b38      	ldr	r3, [pc, #224]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a840:	2200      	movs	r2, #0
 801a842:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801a844:	68bb      	ldr	r3, [r7, #8]
 801a846:	685b      	ldr	r3, [r3, #4]
 801a848:	b29b      	uxth	r3, r3
 801a84a:	00db      	lsls	r3, r3, #3
 801a84c:	b29a      	uxth	r2, r3
 801a84e:	4b34      	ldr	r3, [pc, #208]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a850:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801a852:	4b33      	ldr	r3, [pc, #204]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a854:	2204      	movs	r2, #4
 801a856:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a858:	68bb      	ldr	r3, [r7, #8]
 801a85a:	7c9b      	ldrb	r3, [r3, #18]
 801a85c:	00db      	lsls	r3, r3, #3
 801a85e:	b2da      	uxtb	r2, r3
 801a860:	4b2f      	ldr	r3, [pc, #188]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a862:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801a864:	4b2e      	ldr	r3, [pc, #184]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a866:	2200      	movs	r2, #0
 801a868:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801a86a:	68bb      	ldr	r3, [r7, #8]
 801a86c:	7d9b      	ldrb	r3, [r3, #22]
 801a86e:	2b02      	cmp	r3, #2
 801a870:	d003      	beq.n	801a87a <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a872:	68bb      	ldr	r3, [r7, #8]
 801a874:	7d1b      	ldrb	r3, [r3, #20]
 801a876:	2b02      	cmp	r3, #2
 801a878:	d12a      	bne.n	801a8d0 <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801a87a:	68bb      	ldr	r3, [r7, #8]
 801a87c:	7d5b      	ldrb	r3, [r3, #21]
 801a87e:	2bf1      	cmp	r3, #241	@ 0xf1
 801a880:	d00a      	beq.n	801a898 <RadioSetTxGenericConfig+0x260>
 801a882:	68bb      	ldr	r3, [r7, #8]
 801a884:	7d5b      	ldrb	r3, [r3, #21]
 801a886:	2bf2      	cmp	r3, #242	@ 0xf2
 801a888:	d006      	beq.n	801a898 <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a88a:	68bb      	ldr	r3, [r7, #8]
 801a88c:	7d5b      	ldrb	r3, [r3, #21]
 801a88e:	2b01      	cmp	r3, #1
 801a890:	d002      	beq.n	801a898 <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 801a892:	f04f 33ff 	mov.w	r3, #4294967295
 801a896:	e0fd      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801a898:	2301      	movs	r3, #1
 801a89a:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801a89c:	68bb      	ldr	r3, [r7, #8]
 801a89e:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801a8a0:	4b20      	ldr	r3, [pc, #128]	@ (801a924 <RadioSetTxGenericConfig+0x2ec>)
 801a8a2:	6819      	ldr	r1, [r3, #0]
 801a8a4:	f107 0314 	add.w	r3, r7, #20
 801a8a8:	4a1f      	ldr	r2, [pc, #124]	@ (801a928 <RadioSetTxGenericConfig+0x2f0>)
 801a8aa:	4618      	mov	r0, r3
 801a8ac:	f001 fb20 	bl	801bef0 <RFW_Init>
 801a8b0:	4603      	mov	r3, r0
 801a8b2:	2b00      	cmp	r3, #0
 801a8b4:	d002      	beq.n	801a8bc <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 801a8b6:	f04f 33ff 	mov.w	r3, #4294967295
 801a8ba:	e0eb      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a8bc:	4b18      	ldr	r3, [pc, #96]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a8be:	2200      	movs	r2, #0
 801a8c0:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a8c2:	4b17      	ldr	r3, [pc, #92]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a8c4:	2201      	movs	r2, #1
 801a8c6:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a8c8:	4b15      	ldr	r3, [pc, #84]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a8ca:	2200      	movs	r2, #0
 801a8cc:	755a      	strb	r2, [r3, #21]
        {
 801a8ce:	e00b      	b.n	801a8e8 <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801a8d0:	68bb      	ldr	r3, [r7, #8]
 801a8d2:	7d5a      	ldrb	r2, [r3, #21]
 801a8d4:	4b12      	ldr	r3, [pc, #72]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a8d6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801a8d8:	68bb      	ldr	r3, [r7, #8]
 801a8da:	7d9a      	ldrb	r2, [r3, #22]
 801a8dc:	4b10      	ldr	r3, [pc, #64]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a8de:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801a8e0:	68bb      	ldr	r3, [r7, #8]
 801a8e2:	7d1a      	ldrb	r2, [r3, #20]
 801a8e4:	4b0e      	ldr	r3, [pc, #56]	@ (801a920 <RadioSetTxGenericConfig+0x2e8>)
 801a8e6:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801a8e8:	f7fe fff7 	bl	80198da <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801a8ec:	2000      	movs	r0, #0
 801a8ee:	f7fe f98b 	bl	8018c08 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a8f2:	480e      	ldr	r0, [pc, #56]	@ (801a92c <RadioSetTxGenericConfig+0x2f4>)
 801a8f4:	f000 fdf4 	bl	801b4e0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a8f8:	480d      	ldr	r0, [pc, #52]	@ (801a930 <RadioSetTxGenericConfig+0x2f8>)
 801a8fa:	f000 febf 	bl	801b67c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a8fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a902:	4618      	mov	r0, r3
 801a904:	f000 f97f 	bl	801ac06 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801a908:	68bb      	ldr	r3, [r7, #8]
 801a90a:	8a1b      	ldrh	r3, [r3, #16]
 801a90c:	4618      	mov	r0, r3
 801a90e:	f000 f9c9 	bl	801aca4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801a912:	68bb      	ldr	r3, [r7, #8]
 801a914:	899b      	ldrh	r3, [r3, #12]
 801a916:	4618      	mov	r0, r3
 801a918:	f000 f9a4 	bl	801ac64 <SUBGRF_SetCrcPolynomial>
        break;
 801a91c:	e0a6      	b.n	801aa6c <RadioSetTxGenericConfig+0x434>
 801a91e:	bf00      	nop
 801a920:	200020ac 	.word	0x200020ac
 801a924:	200020a8 	.word	0x200020a8
 801a928:	20002108 	.word	0x20002108
 801a92c:	200020e4 	.word	0x200020e4
 801a930:	200020ba 	.word	0x200020ba
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801a934:	4b59      	ldr	r3, [pc, #356]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a936:	2201      	movs	r2, #1
 801a938:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801a93c:	68bb      	ldr	r3, [r7, #8]
 801a93e:	781a      	ldrb	r2, [r3, #0]
 801a940:	4b56      	ldr	r3, [pc, #344]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a942:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801a946:	68bb      	ldr	r3, [r7, #8]
 801a948:	785a      	ldrb	r2, [r3, #1]
 801a94a:	4b54      	ldr	r3, [pc, #336]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a94c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801a950:	68bb      	ldr	r3, [r7, #8]
 801a952:	789a      	ldrb	r2, [r3, #2]
 801a954:	4b51      	ldr	r3, [pc, #324]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a956:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801a95a:	68bb      	ldr	r3, [r7, #8]
 801a95c:	78db      	ldrb	r3, [r3, #3]
 801a95e:	2b02      	cmp	r3, #2
 801a960:	d010      	beq.n	801a984 <RadioSetTxGenericConfig+0x34c>
 801a962:	2b02      	cmp	r3, #2
 801a964:	dc20      	bgt.n	801a9a8 <RadioSetTxGenericConfig+0x370>
 801a966:	2b00      	cmp	r3, #0
 801a968:	d002      	beq.n	801a970 <RadioSetTxGenericConfig+0x338>
 801a96a:	2b01      	cmp	r3, #1
 801a96c:	d005      	beq.n	801a97a <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801a96e:	e01b      	b.n	801a9a8 <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a970:	4b4a      	ldr	r3, [pc, #296]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a972:	2200      	movs	r2, #0
 801a974:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a978:	e017      	b.n	801a9aa <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a97a:	4b48      	ldr	r3, [pc, #288]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a97c:	2201      	movs	r2, #1
 801a97e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a982:	e012      	b.n	801a9aa <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801a984:	68bb      	ldr	r3, [r7, #8]
 801a986:	781b      	ldrb	r3, [r3, #0]
 801a988:	2b0b      	cmp	r3, #11
 801a98a:	d003      	beq.n	801a994 <RadioSetTxGenericConfig+0x35c>
 801a98c:	68bb      	ldr	r3, [r7, #8]
 801a98e:	781b      	ldrb	r3, [r3, #0]
 801a990:	2b0c      	cmp	r3, #12
 801a992:	d104      	bne.n	801a99e <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a994:	4b41      	ldr	r3, [pc, #260]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a996:	2201      	movs	r2, #1
 801a998:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a99c:	e005      	b.n	801a9aa <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a99e:	4b3f      	ldr	r3, [pc, #252]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a9a0:	2200      	movs	r2, #0
 801a9a2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a9a6:	e000      	b.n	801a9aa <RadioSetTxGenericConfig+0x372>
            break;
 801a9a8:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801a9aa:	4b3c      	ldr	r3, [pc, #240]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a9ac:	2201      	movs	r2, #1
 801a9ae:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801a9b0:	68bb      	ldr	r3, [r7, #8]
 801a9b2:	889a      	ldrh	r2, [r3, #4]
 801a9b4:	4b39      	ldr	r3, [pc, #228]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a9b6:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801a9b8:	68bb      	ldr	r3, [r7, #8]
 801a9ba:	799a      	ldrb	r2, [r3, #6]
 801a9bc:	4b37      	ldr	r3, [pc, #220]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a9be:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801a9c0:	68bb      	ldr	r3, [r7, #8]
 801a9c2:	79da      	ldrb	r2, [r3, #7]
 801a9c4:	4b35      	ldr	r3, [pc, #212]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a9c6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801a9ca:	68bb      	ldr	r3, [r7, #8]
 801a9cc:	7a1a      	ldrb	r2, [r3, #8]
 801a9ce:	4b33      	ldr	r3, [pc, #204]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a9d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 801a9d4:	f7fe ff81 	bl	80198da <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801a9d8:	2001      	movs	r0, #1
 801a9da:	f7fe f915 	bl	8018c08 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a9de:	4830      	ldr	r0, [pc, #192]	@ (801aaa0 <RadioSetTxGenericConfig+0x468>)
 801a9e0:	f000 fd7e 	bl	801b4e0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a9e4:	482f      	ldr	r0, [pc, #188]	@ (801aaa4 <RadioSetTxGenericConfig+0x46c>)
 801a9e6:	f000 fe49 	bl	801b67c <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801a9ea:	4b2c      	ldr	r3, [pc, #176]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801a9ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801a9f0:	2b06      	cmp	r3, #6
 801a9f2:	d10d      	bne.n	801aa10 <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801a9f4:	f640 0089 	movw	r0, #2185	@ 0x889
 801a9f8:	f000 ffa8 	bl	801b94c <SUBGRF_ReadRegister>
 801a9fc:	4603      	mov	r3, r0
 801a9fe:	f023 0304 	bic.w	r3, r3, #4
 801aa02:	b2db      	uxtb	r3, r3
 801aa04:	4619      	mov	r1, r3
 801aa06:	f640 0089 	movw	r0, #2185	@ 0x889
 801aa0a:	f000 ff7d 	bl	801b908 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801aa0e:	e02d      	b.n	801aa6c <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801aa10:	f640 0089 	movw	r0, #2185	@ 0x889
 801aa14:	f000 ff9a 	bl	801b94c <SUBGRF_ReadRegister>
 801aa18:	4603      	mov	r3, r0
 801aa1a:	f043 0304 	orr.w	r3, r3, #4
 801aa1e:	b2db      	uxtb	r3, r3
 801aa20:	4619      	mov	r1, r3
 801aa22:	f640 0089 	movw	r0, #2185	@ 0x889
 801aa26:	f000 ff6f 	bl	801b908 <SUBGRF_WriteRegister>
        break;
 801aa2a:	e01f      	b.n	801aa6c <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801aa2c:	68bb      	ldr	r3, [r7, #8]
 801aa2e:	681b      	ldr	r3, [r3, #0]
 801aa30:	2b00      	cmp	r3, #0
 801aa32:	d004      	beq.n	801aa3e <RadioSetTxGenericConfig+0x406>
 801aa34:	68bb      	ldr	r3, [r7, #8]
 801aa36:	681b      	ldr	r3, [r3, #0]
 801aa38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801aa3c:	d902      	bls.n	801aa44 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 801aa3e:	f04f 33ff 	mov.w	r3, #4294967295
 801aa42:	e027      	b.n	801aa94 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 801aa44:	2003      	movs	r0, #3
 801aa46:	f7fe f8df 	bl	8018c08 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801aa4a:	4b14      	ldr	r3, [pc, #80]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801aa4c:	2202      	movs	r2, #2
 801aa4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801aa52:	68bb      	ldr	r3, [r7, #8]
 801aa54:	681b      	ldr	r3, [r3, #0]
 801aa56:	4a11      	ldr	r2, [pc, #68]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801aa58:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801aa5a:	4b10      	ldr	r3, [pc, #64]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801aa5c:	2216      	movs	r2, #22
 801aa5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801aa62:	480f      	ldr	r0, [pc, #60]	@ (801aaa0 <RadioSetTxGenericConfig+0x468>)
 801aa64:	f000 fd3c 	bl	801b4e0 <SUBGRF_SetModulationParams>
        break;
 801aa68:	e000      	b.n	801aa6c <RadioSetTxGenericConfig+0x434>
    default:
        break;
 801aa6a:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801aa6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801aa70:	4618      	mov	r0, r3
 801aa72:	f001 f87f 	bl	801bb74 <SUBGRF_SetRfTxPower>
 801aa76:	4603      	mov	r3, r0
 801aa78:	461a      	mov	r2, r3
 801aa7a:	4b08      	ldr	r3, [pc, #32]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801aa7c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801aa80:	4b06      	ldr	r3, [pc, #24]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801aa82:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801aa86:	4618      	mov	r0, r3
 801aa88:	f001 fa53 	bl	801bf32 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801aa8c:	4a03      	ldr	r2, [pc, #12]	@ (801aa9c <RadioSetTxGenericConfig+0x464>)
 801aa8e:	687b      	ldr	r3, [r7, #4]
 801aa90:	6053      	str	r3, [r2, #4]
    return 0;
 801aa92:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801aa94:	4618      	mov	r0, r3
 801aa96:	3738      	adds	r7, #56	@ 0x38
 801aa98:	46bd      	mov	sp, r7
 801aa9a:	bd80      	pop	{r7, pc}
 801aa9c:	200020ac 	.word	0x200020ac
 801aaa0:	200020e4 	.word	0x200020e4
 801aaa4:	200020ba 	.word	0x200020ba

0801aaa8 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801aaa8:	b480      	push	{r7}
 801aaaa:	b085      	sub	sp, #20
 801aaac:	af00      	add	r7, sp, #0
 801aaae:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801aab0:	2301      	movs	r3, #1
 801aab2:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801aab4:	7bfb      	ldrb	r3, [r7, #15]
}
 801aab6:	4618      	mov	r0, r3
 801aab8:	3714      	adds	r7, #20
 801aaba:	46bd      	mov	sp, r7
 801aabc:	bc80      	pop	{r7}
 801aabe:	4770      	bx	lr

0801aac0 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801aac0:	b480      	push	{r7}
 801aac2:	b083      	sub	sp, #12
 801aac4:	af00      	add	r7, sp, #0
 801aac6:	6078      	str	r0, [r7, #4]
 801aac8:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801aaca:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801aacc:	4618      	mov	r0, r3
 801aace:	370c      	adds	r7, #12
 801aad0:	46bd      	mov	sp, r7
 801aad2:	bc80      	pop	{r7}
 801aad4:	4770      	bx	lr
	...

0801aad8 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801aad8:	b580      	push	{r7, lr}
 801aada:	b084      	sub	sp, #16
 801aadc:	af00      	add	r7, sp, #0
 801aade:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801aae0:	687b      	ldr	r3, [r7, #4]
 801aae2:	2b00      	cmp	r3, #0
 801aae4:	d002      	beq.n	801aaec <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801aae6:	4a1d      	ldr	r2, [pc, #116]	@ (801ab5c <SUBGRF_Init+0x84>)
 801aae8:	687b      	ldr	r3, [r7, #4]
 801aaea:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801aaec:	f7e7 fb7c 	bl	80021e8 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801aaf0:	2002      	movs	r0, #2
 801aaf2:	f001 f91b 	bl	801bd2c <Radio_SMPS_Set>

    ImageCalibrated = false;
 801aaf6:	4b1a      	ldr	r3, [pc, #104]	@ (801ab60 <SUBGRF_Init+0x88>)
 801aaf8:	2200      	movs	r2, #0
 801aafa:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801aafc:	2000      	movs	r0, #0
 801aafe:	f000 f97f 	bl	801ae00 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801ab02:	f7f1 f9a5 	bl	800be50 <RBI_IsTCXO>
 801ab06:	4603      	mov	r3, r0
 801ab08:	2b01      	cmp	r3, #1
 801ab0a:	d10e      	bne.n	801ab2a <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801ab0c:	2140      	movs	r1, #64	@ 0x40
 801ab0e:	2001      	movs	r0, #1
 801ab10:	f000 fb8a 	bl	801b228 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801ab14:	2100      	movs	r1, #0
 801ab16:	f640 1011 	movw	r0, #2321	@ 0x911
 801ab1a:	f000 fef5 	bl	801b908 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801ab1e:	237f      	movs	r3, #127	@ 0x7f
 801ab20:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801ab22:	7b38      	ldrb	r0, [r7, #12]
 801ab24:	f000 fa8d 	bl	801b042 <SUBGRF_Calibrate>
 801ab28:	e009      	b.n	801ab3e <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801ab2a:	2120      	movs	r1, #32
 801ab2c:	f640 1011 	movw	r0, #2321	@ 0x911
 801ab30:	f000 feea 	bl	801b908 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801ab34:	2120      	movs	r1, #32
 801ab36:	f640 1012 	movw	r0, #2322	@ 0x912
 801ab3a:	f000 fee5 	bl	801b908 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801ab3e:	210e      	movs	r1, #14
 801ab40:	f640 101f 	movw	r0, #2335	@ 0x91f
 801ab44:	f000 fee0 	bl	801b908 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801ab48:	f7f1 f966 	bl	800be18 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801ab4c:	4b05      	ldr	r3, [pc, #20]	@ (801ab64 <SUBGRF_Init+0x8c>)
 801ab4e:	2201      	movs	r2, #1
 801ab50:	701a      	strb	r2, [r3, #0]
}
 801ab52:	bf00      	nop
 801ab54:	3710      	adds	r7, #16
 801ab56:	46bd      	mov	sp, r7
 801ab58:	bd80      	pop	{r7, pc}
 801ab5a:	bf00      	nop
 801ab5c:	20002144 	.word	0x20002144
 801ab60:	20002140 	.word	0x20002140
 801ab64:	20002138 	.word	0x20002138

0801ab68 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801ab68:	b480      	push	{r7}
 801ab6a:	af00      	add	r7, sp, #0
    return OperatingMode;
 801ab6c:	4b02      	ldr	r3, [pc, #8]	@ (801ab78 <SUBGRF_GetOperatingMode+0x10>)
 801ab6e:	781b      	ldrb	r3, [r3, #0]
}
 801ab70:	4618      	mov	r0, r3
 801ab72:	46bd      	mov	sp, r7
 801ab74:	bc80      	pop	{r7}
 801ab76:	4770      	bx	lr
 801ab78:	20002138 	.word	0x20002138

0801ab7c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801ab7c:	b580      	push	{r7, lr}
 801ab7e:	b082      	sub	sp, #8
 801ab80:	af00      	add	r7, sp, #0
 801ab82:	6078      	str	r0, [r7, #4]
 801ab84:	460b      	mov	r3, r1
 801ab86:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801ab88:	78fb      	ldrb	r3, [r7, #3]
 801ab8a:	461a      	mov	r2, r3
 801ab8c:	6879      	ldr	r1, [r7, #4]
 801ab8e:	2000      	movs	r0, #0
 801ab90:	f000 ff40 	bl	801ba14 <SUBGRF_WriteBuffer>
}
 801ab94:	bf00      	nop
 801ab96:	3708      	adds	r7, #8
 801ab98:	46bd      	mov	sp, r7
 801ab9a:	bd80      	pop	{r7, pc}

0801ab9c <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801ab9c:	b580      	push	{r7, lr}
 801ab9e:	b086      	sub	sp, #24
 801aba0:	af00      	add	r7, sp, #0
 801aba2:	60f8      	str	r0, [r7, #12]
 801aba4:	60b9      	str	r1, [r7, #8]
 801aba6:	4613      	mov	r3, r2
 801aba8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801abaa:	2300      	movs	r3, #0
 801abac:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801abae:	f107 0317 	add.w	r3, r7, #23
 801abb2:	4619      	mov	r1, r3
 801abb4:	68b8      	ldr	r0, [r7, #8]
 801abb6:	f000 fe29 	bl	801b80c <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801abba:	68bb      	ldr	r3, [r7, #8]
 801abbc:	781b      	ldrb	r3, [r3, #0]
 801abbe:	79fa      	ldrb	r2, [r7, #7]
 801abc0:	429a      	cmp	r2, r3
 801abc2:	d201      	bcs.n	801abc8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801abc4:	2301      	movs	r3, #1
 801abc6:	e007      	b.n	801abd8 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801abc8:	7df8      	ldrb	r0, [r7, #23]
 801abca:	68bb      	ldr	r3, [r7, #8]
 801abcc:	781b      	ldrb	r3, [r3, #0]
 801abce:	461a      	mov	r2, r3
 801abd0:	68f9      	ldr	r1, [r7, #12]
 801abd2:	f000 ff41 	bl	801ba58 <SUBGRF_ReadBuffer>

    return 0;
 801abd6:	2300      	movs	r3, #0
}
 801abd8:	4618      	mov	r0, r3
 801abda:	3718      	adds	r7, #24
 801abdc:	46bd      	mov	sp, r7
 801abde:	bd80      	pop	{r7, pc}

0801abe0 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801abe0:	b580      	push	{r7, lr}
 801abe2:	b084      	sub	sp, #16
 801abe4:	af00      	add	r7, sp, #0
 801abe6:	60f8      	str	r0, [r7, #12]
 801abe8:	460b      	mov	r3, r1
 801abea:	607a      	str	r2, [r7, #4]
 801abec:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801abee:	7afb      	ldrb	r3, [r7, #11]
 801abf0:	4619      	mov	r1, r3
 801abf2:	68f8      	ldr	r0, [r7, #12]
 801abf4:	f7ff ffc2 	bl	801ab7c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801abf8:	6878      	ldr	r0, [r7, #4]
 801abfa:	f000 f91d 	bl	801ae38 <SUBGRF_SetTx>
}
 801abfe:	bf00      	nop
 801ac00:	3710      	adds	r7, #16
 801ac02:	46bd      	mov	sp, r7
 801ac04:	bd80      	pop	{r7, pc}

0801ac06 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801ac06:	b580      	push	{r7, lr}
 801ac08:	b082      	sub	sp, #8
 801ac0a:	af00      	add	r7, sp, #0
 801ac0c:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801ac0e:	2208      	movs	r2, #8
 801ac10:	6879      	ldr	r1, [r7, #4]
 801ac12:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801ac16:	f000 feb9 	bl	801b98c <SUBGRF_WriteRegisters>
    return 0;
 801ac1a:	2300      	movs	r3, #0
}
 801ac1c:	4618      	mov	r0, r3
 801ac1e:	3708      	adds	r7, #8
 801ac20:	46bd      	mov	sp, r7
 801ac22:	bd80      	pop	{r7, pc}

0801ac24 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801ac24:	b580      	push	{r7, lr}
 801ac26:	b084      	sub	sp, #16
 801ac28:	af00      	add	r7, sp, #0
 801ac2a:	4603      	mov	r3, r0
 801ac2c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801ac2e:	88fb      	ldrh	r3, [r7, #6]
 801ac30:	0a1b      	lsrs	r3, r3, #8
 801ac32:	b29b      	uxth	r3, r3
 801ac34:	b2db      	uxtb	r3, r3
 801ac36:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801ac38:	88fb      	ldrh	r3, [r7, #6]
 801ac3a:	b2db      	uxtb	r3, r3
 801ac3c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801ac3e:	f000 fb77 	bl	801b330 <SUBGRF_GetPacketType>
 801ac42:	4603      	mov	r3, r0
 801ac44:	2b00      	cmp	r3, #0
 801ac46:	d108      	bne.n	801ac5a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801ac48:	f107 030c 	add.w	r3, r7, #12
 801ac4c:	2202      	movs	r2, #2
 801ac4e:	4619      	mov	r1, r3
 801ac50:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801ac54:	f000 fe9a 	bl	801b98c <SUBGRF_WriteRegisters>
            break;
 801ac58:	e000      	b.n	801ac5c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801ac5a:	bf00      	nop
    }
}
 801ac5c:	bf00      	nop
 801ac5e:	3710      	adds	r7, #16
 801ac60:	46bd      	mov	sp, r7
 801ac62:	bd80      	pop	{r7, pc}

0801ac64 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801ac64:	b580      	push	{r7, lr}
 801ac66:	b084      	sub	sp, #16
 801ac68:	af00      	add	r7, sp, #0
 801ac6a:	4603      	mov	r3, r0
 801ac6c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801ac6e:	88fb      	ldrh	r3, [r7, #6]
 801ac70:	0a1b      	lsrs	r3, r3, #8
 801ac72:	b29b      	uxth	r3, r3
 801ac74:	b2db      	uxtb	r3, r3
 801ac76:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801ac78:	88fb      	ldrh	r3, [r7, #6]
 801ac7a:	b2db      	uxtb	r3, r3
 801ac7c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801ac7e:	f000 fb57 	bl	801b330 <SUBGRF_GetPacketType>
 801ac82:	4603      	mov	r3, r0
 801ac84:	2b00      	cmp	r3, #0
 801ac86:	d108      	bne.n	801ac9a <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801ac88:	f107 030c 	add.w	r3, r7, #12
 801ac8c:	2202      	movs	r2, #2
 801ac8e:	4619      	mov	r1, r3
 801ac90:	f240 60be 	movw	r0, #1726	@ 0x6be
 801ac94:	f000 fe7a 	bl	801b98c <SUBGRF_WriteRegisters>
            break;
 801ac98:	e000      	b.n	801ac9c <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801ac9a:	bf00      	nop
    }
}
 801ac9c:	bf00      	nop
 801ac9e:	3710      	adds	r7, #16
 801aca0:	46bd      	mov	sp, r7
 801aca2:	bd80      	pop	{r7, pc}

0801aca4 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801aca4:	b580      	push	{r7, lr}
 801aca6:	b084      	sub	sp, #16
 801aca8:	af00      	add	r7, sp, #0
 801acaa:	4603      	mov	r3, r0
 801acac:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801acae:	2300      	movs	r3, #0
 801acb0:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801acb2:	f000 fb3d 	bl	801b330 <SUBGRF_GetPacketType>
 801acb6:	4603      	mov	r3, r0
 801acb8:	2b00      	cmp	r3, #0
 801acba:	d121      	bne.n	801ad00 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801acbc:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801acc0:	f000 fe44 	bl	801b94c <SUBGRF_ReadRegister>
 801acc4:	4603      	mov	r3, r0
 801acc6:	f023 0301 	bic.w	r3, r3, #1
 801acca:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801accc:	88fb      	ldrh	r3, [r7, #6]
 801acce:	0a1b      	lsrs	r3, r3, #8
 801acd0:	b29b      	uxth	r3, r3
 801acd2:	b25b      	sxtb	r3, r3
 801acd4:	f003 0301 	and.w	r3, r3, #1
 801acd8:	b25a      	sxtb	r2, r3
 801acda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801acde:	4313      	orrs	r3, r2
 801ace0:	b25b      	sxtb	r3, r3
 801ace2:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801ace4:	7bfb      	ldrb	r3, [r7, #15]
 801ace6:	4619      	mov	r1, r3
 801ace8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801acec:	f000 fe0c 	bl	801b908 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801acf0:	88fb      	ldrh	r3, [r7, #6]
 801acf2:	b2db      	uxtb	r3, r3
 801acf4:	4619      	mov	r1, r3
 801acf6:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801acfa:	f000 fe05 	bl	801b908 <SUBGRF_WriteRegister>
            break;
 801acfe:	e000      	b.n	801ad02 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801ad00:	bf00      	nop
    }
}
 801ad02:	bf00      	nop
 801ad04:	3710      	adds	r7, #16
 801ad06:	46bd      	mov	sp, r7
 801ad08:	bd80      	pop	{r7, pc}

0801ad0a <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801ad0a:	b580      	push	{r7, lr}
 801ad0c:	b082      	sub	sp, #8
 801ad0e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801ad10:	2300      	movs	r3, #0
 801ad12:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801ad14:	2300      	movs	r3, #0
 801ad16:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801ad18:	2300      	movs	r3, #0
 801ad1a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801ad1c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801ad20:	f000 fe14 	bl	801b94c <SUBGRF_ReadRegister>
 801ad24:	4603      	mov	r3, r0
 801ad26:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801ad28:	79fb      	ldrb	r3, [r7, #7]
 801ad2a:	f023 0301 	bic.w	r3, r3, #1
 801ad2e:	b2db      	uxtb	r3, r3
 801ad30:	4619      	mov	r1, r3
 801ad32:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801ad36:	f000 fde7 	bl	801b908 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801ad3a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801ad3e:	f000 fe05 	bl	801b94c <SUBGRF_ReadRegister>
 801ad42:	4603      	mov	r3, r0
 801ad44:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801ad46:	79bb      	ldrb	r3, [r7, #6]
 801ad48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801ad4c:	b2db      	uxtb	r3, r3
 801ad4e:	4619      	mov	r1, r3
 801ad50:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801ad54:	f000 fdd8 	bl	801b908 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801ad58:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801ad5c:	f000 f88c 	bl	801ae78 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801ad60:	463b      	mov	r3, r7
 801ad62:	2204      	movs	r2, #4
 801ad64:	4619      	mov	r1, r3
 801ad66:	f640 0019 	movw	r0, #2073	@ 0x819
 801ad6a:	f000 fe31 	bl	801b9d0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801ad6e:	2000      	movs	r0, #0
 801ad70:	f000 f846 	bl	801ae00 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801ad74:	79fb      	ldrb	r3, [r7, #7]
 801ad76:	4619      	mov	r1, r3
 801ad78:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801ad7c:	f000 fdc4 	bl	801b908 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801ad80:	79bb      	ldrb	r3, [r7, #6]
 801ad82:	4619      	mov	r1, r3
 801ad84:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801ad88:	f000 fdbe 	bl	801b908 <SUBGRF_WriteRegister>

    return number;
 801ad8c:	683b      	ldr	r3, [r7, #0]
}
 801ad8e:	4618      	mov	r0, r3
 801ad90:	3708      	adds	r7, #8
 801ad92:	46bd      	mov	sp, r7
 801ad94:	bd80      	pop	{r7, pc}
	...

0801ad98 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801ad98:	b580      	push	{r7, lr}
 801ad9a:	b084      	sub	sp, #16
 801ad9c:	af00      	add	r7, sp, #0
 801ad9e:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801ada0:	2000      	movs	r0, #0
 801ada2:	f7f1 f840 	bl	800be26 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801ada6:	2002      	movs	r0, #2
 801ada8:	f000 ffc0 	bl	801bd2c <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801adac:	793b      	ldrb	r3, [r7, #4]
 801adae:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801adb2:	b2db      	uxtb	r3, r3
 801adb4:	b25b      	sxtb	r3, r3
 801adb6:	009b      	lsls	r3, r3, #2
 801adb8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801adba:	793b      	ldrb	r3, [r7, #4]
 801adbc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801adc0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801adc2:	b25b      	sxtb	r3, r3
 801adc4:	005b      	lsls	r3, r3, #1
 801adc6:	b25b      	sxtb	r3, r3
 801adc8:	4313      	orrs	r3, r2
 801adca:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801adcc:	793b      	ldrb	r3, [r7, #4]
 801adce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801add2:	b2db      	uxtb	r3, r3
 801add4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801add6:	4313      	orrs	r3, r2
 801add8:	b25b      	sxtb	r3, r3
 801adda:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801addc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801adde:	f107 030f 	add.w	r3, r7, #15
 801ade2:	2201      	movs	r2, #1
 801ade4:	4619      	mov	r1, r3
 801ade6:	2084      	movs	r0, #132	@ 0x84
 801ade8:	f000 fe58 	bl	801ba9c <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801adec:	4b03      	ldr	r3, [pc, #12]	@ (801adfc <SUBGRF_SetSleep+0x64>)
 801adee:	2200      	movs	r2, #0
 801adf0:	701a      	strb	r2, [r3, #0]
}
 801adf2:	bf00      	nop
 801adf4:	3710      	adds	r7, #16
 801adf6:	46bd      	mov	sp, r7
 801adf8:	bd80      	pop	{r7, pc}
 801adfa:	bf00      	nop
 801adfc:	20002138 	.word	0x20002138

0801ae00 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801ae00:	b580      	push	{r7, lr}
 801ae02:	b082      	sub	sp, #8
 801ae04:	af00      	add	r7, sp, #0
 801ae06:	4603      	mov	r3, r0
 801ae08:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801ae0a:	1dfb      	adds	r3, r7, #7
 801ae0c:	2201      	movs	r2, #1
 801ae0e:	4619      	mov	r1, r3
 801ae10:	2080      	movs	r0, #128	@ 0x80
 801ae12:	f000 fe43 	bl	801ba9c <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801ae16:	79fb      	ldrb	r3, [r7, #7]
 801ae18:	2b00      	cmp	r3, #0
 801ae1a:	d103      	bne.n	801ae24 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801ae1c:	4b05      	ldr	r3, [pc, #20]	@ (801ae34 <SUBGRF_SetStandby+0x34>)
 801ae1e:	2201      	movs	r2, #1
 801ae20:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801ae22:	e002      	b.n	801ae2a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801ae24:	4b03      	ldr	r3, [pc, #12]	@ (801ae34 <SUBGRF_SetStandby+0x34>)
 801ae26:	2202      	movs	r2, #2
 801ae28:	701a      	strb	r2, [r3, #0]
}
 801ae2a:	bf00      	nop
 801ae2c:	3708      	adds	r7, #8
 801ae2e:	46bd      	mov	sp, r7
 801ae30:	bd80      	pop	{r7, pc}
 801ae32:	bf00      	nop
 801ae34:	20002138 	.word	0x20002138

0801ae38 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801ae38:	b580      	push	{r7, lr}
 801ae3a:	b084      	sub	sp, #16
 801ae3c:	af00      	add	r7, sp, #0
 801ae3e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801ae40:	4b0c      	ldr	r3, [pc, #48]	@ (801ae74 <SUBGRF_SetTx+0x3c>)
 801ae42:	2204      	movs	r2, #4
 801ae44:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801ae46:	687b      	ldr	r3, [r7, #4]
 801ae48:	0c1b      	lsrs	r3, r3, #16
 801ae4a:	b2db      	uxtb	r3, r3
 801ae4c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ae4e:	687b      	ldr	r3, [r7, #4]
 801ae50:	0a1b      	lsrs	r3, r3, #8
 801ae52:	b2db      	uxtb	r3, r3
 801ae54:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801ae56:	687b      	ldr	r3, [r7, #4]
 801ae58:	b2db      	uxtb	r3, r3
 801ae5a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801ae5c:	f107 030c 	add.w	r3, r7, #12
 801ae60:	2203      	movs	r2, #3
 801ae62:	4619      	mov	r1, r3
 801ae64:	2083      	movs	r0, #131	@ 0x83
 801ae66:	f000 fe19 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801ae6a:	bf00      	nop
 801ae6c:	3710      	adds	r7, #16
 801ae6e:	46bd      	mov	sp, r7
 801ae70:	bd80      	pop	{r7, pc}
 801ae72:	bf00      	nop
 801ae74:	20002138 	.word	0x20002138

0801ae78 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801ae78:	b580      	push	{r7, lr}
 801ae7a:	b084      	sub	sp, #16
 801ae7c:	af00      	add	r7, sp, #0
 801ae7e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801ae80:	4b0c      	ldr	r3, [pc, #48]	@ (801aeb4 <SUBGRF_SetRx+0x3c>)
 801ae82:	2205      	movs	r2, #5
 801ae84:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801ae86:	687b      	ldr	r3, [r7, #4]
 801ae88:	0c1b      	lsrs	r3, r3, #16
 801ae8a:	b2db      	uxtb	r3, r3
 801ae8c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ae8e:	687b      	ldr	r3, [r7, #4]
 801ae90:	0a1b      	lsrs	r3, r3, #8
 801ae92:	b2db      	uxtb	r3, r3
 801ae94:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801ae96:	687b      	ldr	r3, [r7, #4]
 801ae98:	b2db      	uxtb	r3, r3
 801ae9a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801ae9c:	f107 030c 	add.w	r3, r7, #12
 801aea0:	2203      	movs	r2, #3
 801aea2:	4619      	mov	r1, r3
 801aea4:	2082      	movs	r0, #130	@ 0x82
 801aea6:	f000 fdf9 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801aeaa:	bf00      	nop
 801aeac:	3710      	adds	r7, #16
 801aeae:	46bd      	mov	sp, r7
 801aeb0:	bd80      	pop	{r7, pc}
 801aeb2:	bf00      	nop
 801aeb4:	20002138 	.word	0x20002138

0801aeb8 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801aeb8:	b580      	push	{r7, lr}
 801aeba:	b084      	sub	sp, #16
 801aebc:	af00      	add	r7, sp, #0
 801aebe:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801aec0:	4b0e      	ldr	r3, [pc, #56]	@ (801aefc <SUBGRF_SetRxBoosted+0x44>)
 801aec2:	2205      	movs	r2, #5
 801aec4:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801aec6:	2197      	movs	r1, #151	@ 0x97
 801aec8:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801aecc:	f000 fd1c 	bl	801b908 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801aed0:	687b      	ldr	r3, [r7, #4]
 801aed2:	0c1b      	lsrs	r3, r3, #16
 801aed4:	b2db      	uxtb	r3, r3
 801aed6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801aed8:	687b      	ldr	r3, [r7, #4]
 801aeda:	0a1b      	lsrs	r3, r3, #8
 801aedc:	b2db      	uxtb	r3, r3
 801aede:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801aee0:	687b      	ldr	r3, [r7, #4]
 801aee2:	b2db      	uxtb	r3, r3
 801aee4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801aee6:	f107 030c 	add.w	r3, r7, #12
 801aeea:	2203      	movs	r2, #3
 801aeec:	4619      	mov	r1, r3
 801aeee:	2082      	movs	r0, #130	@ 0x82
 801aef0:	f000 fdd4 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801aef4:	bf00      	nop
 801aef6:	3710      	adds	r7, #16
 801aef8:	46bd      	mov	sp, r7
 801aefa:	bd80      	pop	{r7, pc}
 801aefc:	20002138 	.word	0x20002138

0801af00 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801af00:	b580      	push	{r7, lr}
 801af02:	b084      	sub	sp, #16
 801af04:	af00      	add	r7, sp, #0
 801af06:	6078      	str	r0, [r7, #4]
 801af08:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	0c1b      	lsrs	r3, r3, #16
 801af0e:	b2db      	uxtb	r3, r3
 801af10:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801af12:	687b      	ldr	r3, [r7, #4]
 801af14:	0a1b      	lsrs	r3, r3, #8
 801af16:	b2db      	uxtb	r3, r3
 801af18:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801af1a:	687b      	ldr	r3, [r7, #4]
 801af1c:	b2db      	uxtb	r3, r3
 801af1e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801af20:	683b      	ldr	r3, [r7, #0]
 801af22:	0c1b      	lsrs	r3, r3, #16
 801af24:	b2db      	uxtb	r3, r3
 801af26:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801af28:	683b      	ldr	r3, [r7, #0]
 801af2a:	0a1b      	lsrs	r3, r3, #8
 801af2c:	b2db      	uxtb	r3, r3
 801af2e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801af30:	683b      	ldr	r3, [r7, #0]
 801af32:	b2db      	uxtb	r3, r3
 801af34:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801af36:	f107 0308 	add.w	r3, r7, #8
 801af3a:	2206      	movs	r2, #6
 801af3c:	4619      	mov	r1, r3
 801af3e:	2094      	movs	r0, #148	@ 0x94
 801af40:	f000 fdac 	bl	801ba9c <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801af44:	4b03      	ldr	r3, [pc, #12]	@ (801af54 <SUBGRF_SetRxDutyCycle+0x54>)
 801af46:	2206      	movs	r2, #6
 801af48:	701a      	strb	r2, [r3, #0]
}
 801af4a:	bf00      	nop
 801af4c:	3710      	adds	r7, #16
 801af4e:	46bd      	mov	sp, r7
 801af50:	bd80      	pop	{r7, pc}
 801af52:	bf00      	nop
 801af54:	20002138 	.word	0x20002138

0801af58 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801af58:	b580      	push	{r7, lr}
 801af5a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801af5c:	2200      	movs	r2, #0
 801af5e:	2100      	movs	r1, #0
 801af60:	20c5      	movs	r0, #197	@ 0xc5
 801af62:	f000 fd9b 	bl	801ba9c <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801af66:	4b02      	ldr	r3, [pc, #8]	@ (801af70 <SUBGRF_SetCad+0x18>)
 801af68:	2207      	movs	r2, #7
 801af6a:	701a      	strb	r2, [r3, #0]
}
 801af6c:	bf00      	nop
 801af6e:	bd80      	pop	{r7, pc}
 801af70:	20002138 	.word	0x20002138

0801af74 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801af74:	b580      	push	{r7, lr}
 801af76:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801af78:	2200      	movs	r2, #0
 801af7a:	2100      	movs	r1, #0
 801af7c:	20d1      	movs	r0, #209	@ 0xd1
 801af7e:	f000 fd8d 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801af82:	bf00      	nop
 801af84:	bd80      	pop	{r7, pc}

0801af86 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801af86:	b580      	push	{r7, lr}
 801af88:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801af8a:	2200      	movs	r2, #0
 801af8c:	2100      	movs	r1, #0
 801af8e:	20d2      	movs	r0, #210	@ 0xd2
 801af90:	f000 fd84 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801af94:	bf00      	nop
 801af96:	bd80      	pop	{r7, pc}

0801af98 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801af98:	b580      	push	{r7, lr}
 801af9a:	b082      	sub	sp, #8
 801af9c:	af00      	add	r7, sp, #0
 801af9e:	4603      	mov	r3, r0
 801afa0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801afa2:	1dfb      	adds	r3, r7, #7
 801afa4:	2201      	movs	r2, #1
 801afa6:	4619      	mov	r1, r3
 801afa8:	209f      	movs	r0, #159	@ 0x9f
 801afaa:	f000 fd77 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801afae:	bf00      	nop
 801afb0:	3708      	adds	r7, #8
 801afb2:	46bd      	mov	sp, r7
 801afb4:	bd80      	pop	{r7, pc}

0801afb6 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801afb6:	b580      	push	{r7, lr}
 801afb8:	b084      	sub	sp, #16
 801afba:	af00      	add	r7, sp, #0
 801afbc:	4603      	mov	r3, r0
 801afbe:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801afc0:	1dfb      	adds	r3, r7, #7
 801afc2:	2201      	movs	r2, #1
 801afc4:	4619      	mov	r1, r3
 801afc6:	20a0      	movs	r0, #160	@ 0xa0
 801afc8:	f000 fd68 	bl	801ba9c <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801afcc:	79fb      	ldrb	r3, [r7, #7]
 801afce:	2b3f      	cmp	r3, #63	@ 0x3f
 801afd0:	d91c      	bls.n	801b00c <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801afd2:	79fb      	ldrb	r3, [r7, #7]
 801afd4:	085b      	lsrs	r3, r3, #1
 801afd6:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801afd8:	2300      	movs	r3, #0
 801afda:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801afdc:	2300      	movs	r3, #0
 801afde:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801afe0:	e005      	b.n	801afee <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801afe2:	7bfb      	ldrb	r3, [r7, #15]
 801afe4:	089b      	lsrs	r3, r3, #2
 801afe6:	73fb      	strb	r3, [r7, #15]
            exp++;
 801afe8:	7bbb      	ldrb	r3, [r7, #14]
 801afea:	3301      	adds	r3, #1
 801afec:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801afee:	7bfb      	ldrb	r3, [r7, #15]
 801aff0:	2b1f      	cmp	r3, #31
 801aff2:	d8f6      	bhi.n	801afe2 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801aff4:	7bfb      	ldrb	r3, [r7, #15]
 801aff6:	00db      	lsls	r3, r3, #3
 801aff8:	b2da      	uxtb	r2, r3
 801affa:	7bbb      	ldrb	r3, [r7, #14]
 801affc:	4413      	add	r3, r2
 801affe:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801b000:	7b7b      	ldrb	r3, [r7, #13]
 801b002:	4619      	mov	r1, r3
 801b004:	f240 7006 	movw	r0, #1798	@ 0x706
 801b008:	f000 fc7e 	bl	801b908 <SUBGRF_WriteRegister>
    }
}
 801b00c:	bf00      	nop
 801b00e:	3710      	adds	r7, #16
 801b010:	46bd      	mov	sp, r7
 801b012:	bd80      	pop	{r7, pc}

0801b014 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801b014:	b580      	push	{r7, lr}
 801b016:	b082      	sub	sp, #8
 801b018:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801b01a:	f7f0 ff20 	bl	800be5e <RBI_IsDCDC>
 801b01e:	4603      	mov	r3, r0
 801b020:	2b01      	cmp	r3, #1
 801b022:	d102      	bne.n	801b02a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801b024:	2301      	movs	r3, #1
 801b026:	71fb      	strb	r3, [r7, #7]
 801b028:	e001      	b.n	801b02e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801b02a:	2300      	movs	r3, #0
 801b02c:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801b02e:	1dfb      	adds	r3, r7, #7
 801b030:	2201      	movs	r2, #1
 801b032:	4619      	mov	r1, r3
 801b034:	2096      	movs	r0, #150	@ 0x96
 801b036:	f000 fd31 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b03a:	bf00      	nop
 801b03c:	3708      	adds	r7, #8
 801b03e:	46bd      	mov	sp, r7
 801b040:	bd80      	pop	{r7, pc}

0801b042 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801b042:	b580      	push	{r7, lr}
 801b044:	b084      	sub	sp, #16
 801b046:	af00      	add	r7, sp, #0
 801b048:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b04a:	793b      	ldrb	r3, [r7, #4]
 801b04c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801b050:	b2db      	uxtb	r3, r3
 801b052:	b25b      	sxtb	r3, r3
 801b054:	019b      	lsls	r3, r3, #6
 801b056:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b058:	793b      	ldrb	r3, [r7, #4]
 801b05a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801b05e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b060:	b25b      	sxtb	r3, r3
 801b062:	015b      	lsls	r3, r3, #5
 801b064:	b25b      	sxtb	r3, r3
 801b066:	4313      	orrs	r3, r2
 801b068:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b06a:	793b      	ldrb	r3, [r7, #4]
 801b06c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801b070:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b072:	b25b      	sxtb	r3, r3
 801b074:	011b      	lsls	r3, r3, #4
 801b076:	b25b      	sxtb	r3, r3
 801b078:	4313      	orrs	r3, r2
 801b07a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b07c:	793b      	ldrb	r3, [r7, #4]
 801b07e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801b082:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b084:	b25b      	sxtb	r3, r3
 801b086:	00db      	lsls	r3, r3, #3
 801b088:	b25b      	sxtb	r3, r3
 801b08a:	4313      	orrs	r3, r2
 801b08c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b08e:	793b      	ldrb	r3, [r7, #4]
 801b090:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b094:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b096:	b25b      	sxtb	r3, r3
 801b098:	009b      	lsls	r3, r3, #2
 801b09a:	b25b      	sxtb	r3, r3
 801b09c:	4313      	orrs	r3, r2
 801b09e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b0a0:	793b      	ldrb	r3, [r7, #4]
 801b0a2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b0a6:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b0a8:	b25b      	sxtb	r3, r3
 801b0aa:	005b      	lsls	r3, r3, #1
 801b0ac:	b25b      	sxtb	r3, r3
 801b0ae:	4313      	orrs	r3, r2
 801b0b0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801b0b2:	793b      	ldrb	r3, [r7, #4]
 801b0b4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b0b8:	b2db      	uxtb	r3, r3
 801b0ba:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b0bc:	4313      	orrs	r3, r2
 801b0be:	b25b      	sxtb	r3, r3
 801b0c0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b0c2:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801b0c4:	f107 030f 	add.w	r3, r7, #15
 801b0c8:	2201      	movs	r2, #1
 801b0ca:	4619      	mov	r1, r3
 801b0cc:	2089      	movs	r0, #137	@ 0x89
 801b0ce:	f000 fce5 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b0d2:	bf00      	nop
 801b0d4:	3710      	adds	r7, #16
 801b0d6:	46bd      	mov	sp, r7
 801b0d8:	bd80      	pop	{r7, pc}
	...

0801b0dc <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801b0dc:	b580      	push	{r7, lr}
 801b0de:	b084      	sub	sp, #16
 801b0e0:	af00      	add	r7, sp, #0
 801b0e2:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801b0e4:	687b      	ldr	r3, [r7, #4]
 801b0e6:	4a1d      	ldr	r2, [pc, #116]	@ (801b15c <SUBGRF_CalibrateImage+0x80>)
 801b0e8:	4293      	cmp	r3, r2
 801b0ea:	d904      	bls.n	801b0f6 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801b0ec:	23e1      	movs	r3, #225	@ 0xe1
 801b0ee:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801b0f0:	23e9      	movs	r3, #233	@ 0xe9
 801b0f2:	737b      	strb	r3, [r7, #13]
 801b0f4:	e027      	b.n	801b146 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801b0f6:	687b      	ldr	r3, [r7, #4]
 801b0f8:	4a19      	ldr	r2, [pc, #100]	@ (801b160 <SUBGRF_CalibrateImage+0x84>)
 801b0fa:	4293      	cmp	r3, r2
 801b0fc:	d904      	bls.n	801b108 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801b0fe:	23d7      	movs	r3, #215	@ 0xd7
 801b100:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801b102:	23db      	movs	r3, #219	@ 0xdb
 801b104:	737b      	strb	r3, [r7, #13]
 801b106:	e01e      	b.n	801b146 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801b108:	687b      	ldr	r3, [r7, #4]
 801b10a:	4a16      	ldr	r2, [pc, #88]	@ (801b164 <SUBGRF_CalibrateImage+0x88>)
 801b10c:	4293      	cmp	r3, r2
 801b10e:	d904      	bls.n	801b11a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801b110:	23c1      	movs	r3, #193	@ 0xc1
 801b112:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801b114:	23c5      	movs	r3, #197	@ 0xc5
 801b116:	737b      	strb	r3, [r7, #13]
 801b118:	e015      	b.n	801b146 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801b11a:	687b      	ldr	r3, [r7, #4]
 801b11c:	4a12      	ldr	r2, [pc, #72]	@ (801b168 <SUBGRF_CalibrateImage+0x8c>)
 801b11e:	4293      	cmp	r3, r2
 801b120:	d904      	bls.n	801b12c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801b122:	2375      	movs	r3, #117	@ 0x75
 801b124:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801b126:	2381      	movs	r3, #129	@ 0x81
 801b128:	737b      	strb	r3, [r7, #13]
 801b12a:	e00c      	b.n	801b146 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	4a0f      	ldr	r2, [pc, #60]	@ (801b16c <SUBGRF_CalibrateImage+0x90>)
 801b130:	4293      	cmp	r3, r2
 801b132:	d904      	bls.n	801b13e <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801b134:	236b      	movs	r3, #107	@ 0x6b
 801b136:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801b138:	236f      	movs	r3, #111	@ 0x6f
 801b13a:	737b      	strb	r3, [r7, #13]
 801b13c:	e003      	b.n	801b146 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801b13e:	2329      	movs	r3, #41	@ 0x29
 801b140:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801b142:	232b      	movs	r3, #43	@ 0x2b
 801b144:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801b146:	f107 030c 	add.w	r3, r7, #12
 801b14a:	2202      	movs	r2, #2
 801b14c:	4619      	mov	r1, r3
 801b14e:	2098      	movs	r0, #152	@ 0x98
 801b150:	f000 fca4 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b154:	bf00      	nop
 801b156:	3710      	adds	r7, #16
 801b158:	46bd      	mov	sp, r7
 801b15a:	bd80      	pop	{r7, pc}
 801b15c:	35a4e900 	.word	0x35a4e900
 801b160:	32a9f880 	.word	0x32a9f880
 801b164:	2de54480 	.word	0x2de54480
 801b168:	1b6b0b00 	.word	0x1b6b0b00
 801b16c:	1954fc40 	.word	0x1954fc40

0801b170 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801b170:	b590      	push	{r4, r7, lr}
 801b172:	b085      	sub	sp, #20
 801b174:	af00      	add	r7, sp, #0
 801b176:	4604      	mov	r4, r0
 801b178:	4608      	mov	r0, r1
 801b17a:	4611      	mov	r1, r2
 801b17c:	461a      	mov	r2, r3
 801b17e:	4623      	mov	r3, r4
 801b180:	71fb      	strb	r3, [r7, #7]
 801b182:	4603      	mov	r3, r0
 801b184:	71bb      	strb	r3, [r7, #6]
 801b186:	460b      	mov	r3, r1
 801b188:	717b      	strb	r3, [r7, #5]
 801b18a:	4613      	mov	r3, r2
 801b18c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801b18e:	79fb      	ldrb	r3, [r7, #7]
 801b190:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801b192:	79bb      	ldrb	r3, [r7, #6]
 801b194:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801b196:	797b      	ldrb	r3, [r7, #5]
 801b198:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801b19a:	793b      	ldrb	r3, [r7, #4]
 801b19c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801b19e:	f107 030c 	add.w	r3, r7, #12
 801b1a2:	2204      	movs	r2, #4
 801b1a4:	4619      	mov	r1, r3
 801b1a6:	2095      	movs	r0, #149	@ 0x95
 801b1a8:	f000 fc78 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b1ac:	bf00      	nop
 801b1ae:	3714      	adds	r7, #20
 801b1b0:	46bd      	mov	sp, r7
 801b1b2:	bd90      	pop	{r4, r7, pc}

0801b1b4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801b1b4:	b590      	push	{r4, r7, lr}
 801b1b6:	b085      	sub	sp, #20
 801b1b8:	af00      	add	r7, sp, #0
 801b1ba:	4604      	mov	r4, r0
 801b1bc:	4608      	mov	r0, r1
 801b1be:	4611      	mov	r1, r2
 801b1c0:	461a      	mov	r2, r3
 801b1c2:	4623      	mov	r3, r4
 801b1c4:	80fb      	strh	r3, [r7, #6]
 801b1c6:	4603      	mov	r3, r0
 801b1c8:	80bb      	strh	r3, [r7, #4]
 801b1ca:	460b      	mov	r3, r1
 801b1cc:	807b      	strh	r3, [r7, #2]
 801b1ce:	4613      	mov	r3, r2
 801b1d0:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801b1d2:	88fb      	ldrh	r3, [r7, #6]
 801b1d4:	0a1b      	lsrs	r3, r3, #8
 801b1d6:	b29b      	uxth	r3, r3
 801b1d8:	b2db      	uxtb	r3, r3
 801b1da:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801b1dc:	88fb      	ldrh	r3, [r7, #6]
 801b1de:	b2db      	uxtb	r3, r3
 801b1e0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801b1e2:	88bb      	ldrh	r3, [r7, #4]
 801b1e4:	0a1b      	lsrs	r3, r3, #8
 801b1e6:	b29b      	uxth	r3, r3
 801b1e8:	b2db      	uxtb	r3, r3
 801b1ea:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801b1ec:	88bb      	ldrh	r3, [r7, #4]
 801b1ee:	b2db      	uxtb	r3, r3
 801b1f0:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801b1f2:	887b      	ldrh	r3, [r7, #2]
 801b1f4:	0a1b      	lsrs	r3, r3, #8
 801b1f6:	b29b      	uxth	r3, r3
 801b1f8:	b2db      	uxtb	r3, r3
 801b1fa:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801b1fc:	887b      	ldrh	r3, [r7, #2]
 801b1fe:	b2db      	uxtb	r3, r3
 801b200:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801b202:	883b      	ldrh	r3, [r7, #0]
 801b204:	0a1b      	lsrs	r3, r3, #8
 801b206:	b29b      	uxth	r3, r3
 801b208:	b2db      	uxtb	r3, r3
 801b20a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801b20c:	883b      	ldrh	r3, [r7, #0]
 801b20e:	b2db      	uxtb	r3, r3
 801b210:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801b212:	f107 0308 	add.w	r3, r7, #8
 801b216:	2208      	movs	r2, #8
 801b218:	4619      	mov	r1, r3
 801b21a:	2008      	movs	r0, #8
 801b21c:	f000 fc3e 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b220:	bf00      	nop
 801b222:	3714      	adds	r7, #20
 801b224:	46bd      	mov	sp, r7
 801b226:	bd90      	pop	{r4, r7, pc}

0801b228 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801b228:	b580      	push	{r7, lr}
 801b22a:	b084      	sub	sp, #16
 801b22c:	af00      	add	r7, sp, #0
 801b22e:	4603      	mov	r3, r0
 801b230:	6039      	str	r1, [r7, #0]
 801b232:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801b234:	79fb      	ldrb	r3, [r7, #7]
 801b236:	f003 0307 	and.w	r3, r3, #7
 801b23a:	b2db      	uxtb	r3, r3
 801b23c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b23e:	683b      	ldr	r3, [r7, #0]
 801b240:	0c1b      	lsrs	r3, r3, #16
 801b242:	b2db      	uxtb	r3, r3
 801b244:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b246:	683b      	ldr	r3, [r7, #0]
 801b248:	0a1b      	lsrs	r3, r3, #8
 801b24a:	b2db      	uxtb	r3, r3
 801b24c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801b24e:	683b      	ldr	r3, [r7, #0]
 801b250:	b2db      	uxtb	r3, r3
 801b252:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801b254:	f107 030c 	add.w	r3, r7, #12
 801b258:	2204      	movs	r2, #4
 801b25a:	4619      	mov	r1, r3
 801b25c:	2097      	movs	r0, #151	@ 0x97
 801b25e:	f000 fc1d 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b262:	bf00      	nop
 801b264:	3710      	adds	r7, #16
 801b266:	46bd      	mov	sp, r7
 801b268:	bd80      	pop	{r7, pc}
	...

0801b26c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801b26c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b270:	b084      	sub	sp, #16
 801b272:	af00      	add	r7, sp, #0
 801b274:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801b276:	2300      	movs	r3, #0
 801b278:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801b27a:	4b1d      	ldr	r3, [pc, #116]	@ (801b2f0 <SUBGRF_SetRfFrequency+0x84>)
 801b27c:	781b      	ldrb	r3, [r3, #0]
 801b27e:	f083 0301 	eor.w	r3, r3, #1
 801b282:	b2db      	uxtb	r3, r3
 801b284:	2b00      	cmp	r3, #0
 801b286:	d005      	beq.n	801b294 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801b288:	6878      	ldr	r0, [r7, #4]
 801b28a:	f7ff ff27 	bl	801b0dc <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801b28e:	4b18      	ldr	r3, [pc, #96]	@ (801b2f0 <SUBGRF_SetRfFrequency+0x84>)
 801b290:	2201      	movs	r2, #1
 801b292:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801b294:	687b      	ldr	r3, [r7, #4]
 801b296:	2200      	movs	r2, #0
 801b298:	461c      	mov	r4, r3
 801b29a:	4615      	mov	r5, r2
 801b29c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b2a0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b2a4:	4a13      	ldr	r2, [pc, #76]	@ (801b2f4 <SUBGRF_SetRfFrequency+0x88>)
 801b2a6:	f04f 0300 	mov.w	r3, #0
 801b2aa:	4640      	mov	r0, r8
 801b2ac:	4649      	mov	r1, r9
 801b2ae:	f7e5 fe77 	bl	8000fa0 <__aeabi_uldivmod>
 801b2b2:	4602      	mov	r2, r0
 801b2b4:	460b      	mov	r3, r1
 801b2b6:	4613      	mov	r3, r2
 801b2b8:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801b2ba:	68fb      	ldr	r3, [r7, #12]
 801b2bc:	0e1b      	lsrs	r3, r3, #24
 801b2be:	b2db      	uxtb	r3, r3
 801b2c0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801b2c2:	68fb      	ldr	r3, [r7, #12]
 801b2c4:	0c1b      	lsrs	r3, r3, #16
 801b2c6:	b2db      	uxtb	r3, r3
 801b2c8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801b2ca:	68fb      	ldr	r3, [r7, #12]
 801b2cc:	0a1b      	lsrs	r3, r3, #8
 801b2ce:	b2db      	uxtb	r3, r3
 801b2d0:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801b2d2:	68fb      	ldr	r3, [r7, #12]
 801b2d4:	b2db      	uxtb	r3, r3
 801b2d6:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801b2d8:	f107 0308 	add.w	r3, r7, #8
 801b2dc:	2204      	movs	r2, #4
 801b2de:	4619      	mov	r1, r3
 801b2e0:	2086      	movs	r0, #134	@ 0x86
 801b2e2:	f000 fbdb 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b2e6:	bf00      	nop
 801b2e8:	3710      	adds	r7, #16
 801b2ea:	46bd      	mov	sp, r7
 801b2ec:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b2f0:	20002140 	.word	0x20002140
 801b2f4:	01e84800 	.word	0x01e84800

0801b2f8 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801b2f8:	b580      	push	{r7, lr}
 801b2fa:	b082      	sub	sp, #8
 801b2fc:	af00      	add	r7, sp, #0
 801b2fe:	4603      	mov	r3, r0
 801b300:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801b302:	79fa      	ldrb	r2, [r7, #7]
 801b304:	4b09      	ldr	r3, [pc, #36]	@ (801b32c <SUBGRF_SetPacketType+0x34>)
 801b306:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801b308:	79fb      	ldrb	r3, [r7, #7]
 801b30a:	2b00      	cmp	r3, #0
 801b30c:	d104      	bne.n	801b318 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801b30e:	2100      	movs	r1, #0
 801b310:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b314:	f000 faf8 	bl	801b908 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801b318:	1dfb      	adds	r3, r7, #7
 801b31a:	2201      	movs	r2, #1
 801b31c:	4619      	mov	r1, r3
 801b31e:	208a      	movs	r0, #138	@ 0x8a
 801b320:	f000 fbbc 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b324:	bf00      	nop
 801b326:	3708      	adds	r7, #8
 801b328:	46bd      	mov	sp, r7
 801b32a:	bd80      	pop	{r7, pc}
 801b32c:	20002139 	.word	0x20002139

0801b330 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801b330:	b480      	push	{r7}
 801b332:	af00      	add	r7, sp, #0
    return PacketType;
 801b334:	4b02      	ldr	r3, [pc, #8]	@ (801b340 <SUBGRF_GetPacketType+0x10>)
 801b336:	781b      	ldrb	r3, [r3, #0]
}
 801b338:	4618      	mov	r0, r3
 801b33a:	46bd      	mov	sp, r7
 801b33c:	bc80      	pop	{r7}
 801b33e:	4770      	bx	lr
 801b340:	20002139 	.word	0x20002139

0801b344 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801b344:	b580      	push	{r7, lr}
 801b346:	b084      	sub	sp, #16
 801b348:	af00      	add	r7, sp, #0
 801b34a:	4603      	mov	r3, r0
 801b34c:	71fb      	strb	r3, [r7, #7]
 801b34e:	460b      	mov	r3, r1
 801b350:	71bb      	strb	r3, [r7, #6]
 801b352:	4613      	mov	r3, r2
 801b354:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801b356:	79fb      	ldrb	r3, [r7, #7]
 801b358:	2b01      	cmp	r3, #1
 801b35a:	d149      	bne.n	801b3f0 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801b35c:	2000      	movs	r0, #0
 801b35e:	f7f0 fd85 	bl	800be6c <RBI_GetRFOMaxPowerConfig>
 801b362:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801b364:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b368:	68fa      	ldr	r2, [r7, #12]
 801b36a:	429a      	cmp	r2, r3
 801b36c:	da01      	bge.n	801b372 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801b36e:	68fb      	ldr	r3, [r7, #12]
 801b370:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801b372:	68fb      	ldr	r3, [r7, #12]
 801b374:	2b0e      	cmp	r3, #14
 801b376:	d10e      	bne.n	801b396 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801b378:	2301      	movs	r3, #1
 801b37a:	2201      	movs	r2, #1
 801b37c:	2100      	movs	r1, #0
 801b37e:	2004      	movs	r0, #4
 801b380:	f7ff fef6 	bl	801b170 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b384:	79ba      	ldrb	r2, [r7, #6]
 801b386:	68fb      	ldr	r3, [r7, #12]
 801b388:	b2db      	uxtb	r3, r3
 801b38a:	1ad3      	subs	r3, r2, r3
 801b38c:	b2db      	uxtb	r3, r3
 801b38e:	330e      	adds	r3, #14
 801b390:	b2db      	uxtb	r3, r3
 801b392:	71bb      	strb	r3, [r7, #6]
 801b394:	e01f      	b.n	801b3d6 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801b396:	68fb      	ldr	r3, [r7, #12]
 801b398:	2b0a      	cmp	r3, #10
 801b39a:	d10e      	bne.n	801b3ba <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801b39c:	2301      	movs	r3, #1
 801b39e:	2201      	movs	r2, #1
 801b3a0:	2100      	movs	r1, #0
 801b3a2:	2001      	movs	r0, #1
 801b3a4:	f7ff fee4 	bl	801b170 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801b3a8:	79ba      	ldrb	r2, [r7, #6]
 801b3aa:	68fb      	ldr	r3, [r7, #12]
 801b3ac:	b2db      	uxtb	r3, r3
 801b3ae:	1ad3      	subs	r3, r2, r3
 801b3b0:	b2db      	uxtb	r3, r3
 801b3b2:	330d      	adds	r3, #13
 801b3b4:	b2db      	uxtb	r3, r3
 801b3b6:	71bb      	strb	r3, [r7, #6]
 801b3b8:	e00d      	b.n	801b3d6 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801b3ba:	2301      	movs	r3, #1
 801b3bc:	2201      	movs	r2, #1
 801b3be:	2100      	movs	r1, #0
 801b3c0:	2007      	movs	r0, #7
 801b3c2:	f7ff fed5 	bl	801b170 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b3c6:	79ba      	ldrb	r2, [r7, #6]
 801b3c8:	68fb      	ldr	r3, [r7, #12]
 801b3ca:	b2db      	uxtb	r3, r3
 801b3cc:	1ad3      	subs	r3, r2, r3
 801b3ce:	b2db      	uxtb	r3, r3
 801b3d0:	330e      	adds	r3, #14
 801b3d2:	b2db      	uxtb	r3, r3
 801b3d4:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801b3d6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b3da:	f113 0f11 	cmn.w	r3, #17
 801b3de:	da01      	bge.n	801b3e4 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801b3e0:	23ef      	movs	r3, #239	@ 0xef
 801b3e2:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801b3e4:	2118      	movs	r1, #24
 801b3e6:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801b3ea:	f000 fa8d 	bl	801b908 <SUBGRF_WriteRegister>
 801b3ee:	e067      	b.n	801b4c0 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801b3f0:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801b3f4:	f000 faaa 	bl	801b94c <SUBGRF_ReadRegister>
 801b3f8:	4603      	mov	r3, r0
 801b3fa:	f043 031e 	orr.w	r3, r3, #30
 801b3fe:	b2db      	uxtb	r3, r3
 801b400:	4619      	mov	r1, r3
 801b402:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801b406:	f000 fa7f 	bl	801b908 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801b40a:	2001      	movs	r0, #1
 801b40c:	f7f0 fd2e 	bl	800be6c <RBI_GetRFOMaxPowerConfig>
 801b410:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801b412:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b416:	68fa      	ldr	r2, [r7, #12]
 801b418:	429a      	cmp	r2, r3
 801b41a:	da01      	bge.n	801b420 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801b41c:	68fb      	ldr	r3, [r7, #12]
 801b41e:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801b420:	68fb      	ldr	r3, [r7, #12]
 801b422:	2b14      	cmp	r3, #20
 801b424:	d10e      	bne.n	801b444 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801b426:	2301      	movs	r3, #1
 801b428:	2200      	movs	r2, #0
 801b42a:	2105      	movs	r1, #5
 801b42c:	2003      	movs	r0, #3
 801b42e:	f7ff fe9f 	bl	801b170 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b432:	79ba      	ldrb	r2, [r7, #6]
 801b434:	68fb      	ldr	r3, [r7, #12]
 801b436:	b2db      	uxtb	r3, r3
 801b438:	1ad3      	subs	r3, r2, r3
 801b43a:	b2db      	uxtb	r3, r3
 801b43c:	3316      	adds	r3, #22
 801b43e:	b2db      	uxtb	r3, r3
 801b440:	71bb      	strb	r3, [r7, #6]
 801b442:	e031      	b.n	801b4a8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801b444:	68fb      	ldr	r3, [r7, #12]
 801b446:	2b11      	cmp	r3, #17
 801b448:	d10e      	bne.n	801b468 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801b44a:	2301      	movs	r3, #1
 801b44c:	2200      	movs	r2, #0
 801b44e:	2103      	movs	r1, #3
 801b450:	2002      	movs	r0, #2
 801b452:	f7ff fe8d 	bl	801b170 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b456:	79ba      	ldrb	r2, [r7, #6]
 801b458:	68fb      	ldr	r3, [r7, #12]
 801b45a:	b2db      	uxtb	r3, r3
 801b45c:	1ad3      	subs	r3, r2, r3
 801b45e:	b2db      	uxtb	r3, r3
 801b460:	3316      	adds	r3, #22
 801b462:	b2db      	uxtb	r3, r3
 801b464:	71bb      	strb	r3, [r7, #6]
 801b466:	e01f      	b.n	801b4a8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801b468:	68fb      	ldr	r3, [r7, #12]
 801b46a:	2b0e      	cmp	r3, #14
 801b46c:	d10e      	bne.n	801b48c <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801b46e:	2301      	movs	r3, #1
 801b470:	2200      	movs	r2, #0
 801b472:	2102      	movs	r1, #2
 801b474:	2002      	movs	r0, #2
 801b476:	f7ff fe7b 	bl	801b170 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b47a:	79ba      	ldrb	r2, [r7, #6]
 801b47c:	68fb      	ldr	r3, [r7, #12]
 801b47e:	b2db      	uxtb	r3, r3
 801b480:	1ad3      	subs	r3, r2, r3
 801b482:	b2db      	uxtb	r3, r3
 801b484:	330e      	adds	r3, #14
 801b486:	b2db      	uxtb	r3, r3
 801b488:	71bb      	strb	r3, [r7, #6]
 801b48a:	e00d      	b.n	801b4a8 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801b48c:	2301      	movs	r3, #1
 801b48e:	2200      	movs	r2, #0
 801b490:	2107      	movs	r1, #7
 801b492:	2004      	movs	r0, #4
 801b494:	f7ff fe6c 	bl	801b170 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b498:	79ba      	ldrb	r2, [r7, #6]
 801b49a:	68fb      	ldr	r3, [r7, #12]
 801b49c:	b2db      	uxtb	r3, r3
 801b49e:	1ad3      	subs	r3, r2, r3
 801b4a0:	b2db      	uxtb	r3, r3
 801b4a2:	3316      	adds	r3, #22
 801b4a4:	b2db      	uxtb	r3, r3
 801b4a6:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801b4a8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b4ac:	f113 0f09 	cmn.w	r3, #9
 801b4b0:	da01      	bge.n	801b4b6 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801b4b2:	23f7      	movs	r3, #247	@ 0xf7
 801b4b4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801b4b6:	2138      	movs	r1, #56	@ 0x38
 801b4b8:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801b4bc:	f000 fa24 	bl	801b908 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801b4c0:	79bb      	ldrb	r3, [r7, #6]
 801b4c2:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801b4c4:	797b      	ldrb	r3, [r7, #5]
 801b4c6:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801b4c8:	f107 0308 	add.w	r3, r7, #8
 801b4cc:	2202      	movs	r2, #2
 801b4ce:	4619      	mov	r1, r3
 801b4d0:	208e      	movs	r0, #142	@ 0x8e
 801b4d2:	f000 fae3 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b4d6:	bf00      	nop
 801b4d8:	3710      	adds	r7, #16
 801b4da:	46bd      	mov	sp, r7
 801b4dc:	bd80      	pop	{r7, pc}
	...

0801b4e0 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801b4e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b4e4:	b086      	sub	sp, #24
 801b4e6:	af00      	add	r7, sp, #0
 801b4e8:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801b4ea:	2300      	movs	r3, #0
 801b4ec:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b4ee:	f107 0308 	add.w	r3, r7, #8
 801b4f2:	2200      	movs	r2, #0
 801b4f4:	601a      	str	r2, [r3, #0]
 801b4f6:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801b4f8:	687b      	ldr	r3, [r7, #4]
 801b4fa:	781a      	ldrb	r2, [r3, #0]
 801b4fc:	4b5c      	ldr	r3, [pc, #368]	@ (801b670 <SUBGRF_SetModulationParams+0x190>)
 801b4fe:	781b      	ldrb	r3, [r3, #0]
 801b500:	429a      	cmp	r2, r3
 801b502:	d004      	beq.n	801b50e <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801b504:	687b      	ldr	r3, [r7, #4]
 801b506:	781b      	ldrb	r3, [r3, #0]
 801b508:	4618      	mov	r0, r3
 801b50a:	f7ff fef5 	bl	801b2f8 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801b50e:	687b      	ldr	r3, [r7, #4]
 801b510:	781b      	ldrb	r3, [r3, #0]
 801b512:	2b03      	cmp	r3, #3
 801b514:	f200 80a5 	bhi.w	801b662 <SUBGRF_SetModulationParams+0x182>
 801b518:	a201      	add	r2, pc, #4	@ (adr r2, 801b520 <SUBGRF_SetModulationParams+0x40>)
 801b51a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b51e:	bf00      	nop
 801b520:	0801b531 	.word	0x0801b531
 801b524:	0801b5f1 	.word	0x0801b5f1
 801b528:	0801b5b3 	.word	0x0801b5b3
 801b52c:	0801b61f 	.word	0x0801b61f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801b530:	2308      	movs	r3, #8
 801b532:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801b534:	687b      	ldr	r3, [r7, #4]
 801b536:	685b      	ldr	r3, [r3, #4]
 801b538:	4a4e      	ldr	r2, [pc, #312]	@ (801b674 <SUBGRF_SetModulationParams+0x194>)
 801b53a:	fbb2 f3f3 	udiv	r3, r2, r3
 801b53e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b540:	697b      	ldr	r3, [r7, #20]
 801b542:	0c1b      	lsrs	r3, r3, #16
 801b544:	b2db      	uxtb	r3, r3
 801b546:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b548:	697b      	ldr	r3, [r7, #20]
 801b54a:	0a1b      	lsrs	r3, r3, #8
 801b54c:	b2db      	uxtb	r3, r3
 801b54e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b550:	697b      	ldr	r3, [r7, #20]
 801b552:	b2db      	uxtb	r3, r3
 801b554:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b556:	687b      	ldr	r3, [r7, #4]
 801b558:	7b1b      	ldrb	r3, [r3, #12]
 801b55a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b55c:	687b      	ldr	r3, [r7, #4]
 801b55e:	7b5b      	ldrb	r3, [r3, #13]
 801b560:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801b562:	687b      	ldr	r3, [r7, #4]
 801b564:	689b      	ldr	r3, [r3, #8]
 801b566:	2200      	movs	r2, #0
 801b568:	461c      	mov	r4, r3
 801b56a:	4615      	mov	r5, r2
 801b56c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b570:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b574:	4a40      	ldr	r2, [pc, #256]	@ (801b678 <SUBGRF_SetModulationParams+0x198>)
 801b576:	f04f 0300 	mov.w	r3, #0
 801b57a:	4640      	mov	r0, r8
 801b57c:	4649      	mov	r1, r9
 801b57e:	f7e5 fd0f 	bl	8000fa0 <__aeabi_uldivmod>
 801b582:	4602      	mov	r2, r0
 801b584:	460b      	mov	r3, r1
 801b586:	4613      	mov	r3, r2
 801b588:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801b58a:	697b      	ldr	r3, [r7, #20]
 801b58c:	0c1b      	lsrs	r3, r3, #16
 801b58e:	b2db      	uxtb	r3, r3
 801b590:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801b592:	697b      	ldr	r3, [r7, #20]
 801b594:	0a1b      	lsrs	r3, r3, #8
 801b596:	b2db      	uxtb	r3, r3
 801b598:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801b59a:	697b      	ldr	r3, [r7, #20]
 801b59c:	b2db      	uxtb	r3, r3
 801b59e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b5a0:	7cfb      	ldrb	r3, [r7, #19]
 801b5a2:	b29a      	uxth	r2, r3
 801b5a4:	f107 0308 	add.w	r3, r7, #8
 801b5a8:	4619      	mov	r1, r3
 801b5aa:	208b      	movs	r0, #139	@ 0x8b
 801b5ac:	f000 fa76 	bl	801ba9c <SUBGRF_WriteCommand>
        break;
 801b5b0:	e058      	b.n	801b664 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 801b5b2:	2304      	movs	r3, #4
 801b5b4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801b5b6:	687b      	ldr	r3, [r7, #4]
 801b5b8:	691b      	ldr	r3, [r3, #16]
 801b5ba:	4a2e      	ldr	r2, [pc, #184]	@ (801b674 <SUBGRF_SetModulationParams+0x194>)
 801b5bc:	fbb2 f3f3 	udiv	r3, r2, r3
 801b5c0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b5c2:	697b      	ldr	r3, [r7, #20]
 801b5c4:	0c1b      	lsrs	r3, r3, #16
 801b5c6:	b2db      	uxtb	r3, r3
 801b5c8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b5ca:	697b      	ldr	r3, [r7, #20]
 801b5cc:	0a1b      	lsrs	r3, r3, #8
 801b5ce:	b2db      	uxtb	r3, r3
 801b5d0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b5d2:	697b      	ldr	r3, [r7, #20]
 801b5d4:	b2db      	uxtb	r3, r3
 801b5d6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801b5d8:	687b      	ldr	r3, [r7, #4]
 801b5da:	7d1b      	ldrb	r3, [r3, #20]
 801b5dc:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b5de:	7cfb      	ldrb	r3, [r7, #19]
 801b5e0:	b29a      	uxth	r2, r3
 801b5e2:	f107 0308 	add.w	r3, r7, #8
 801b5e6:	4619      	mov	r1, r3
 801b5e8:	208b      	movs	r0, #139	@ 0x8b
 801b5ea:	f000 fa57 	bl	801ba9c <SUBGRF_WriteCommand>
        break;
 801b5ee:	e039      	b.n	801b664 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 801b5f0:	2304      	movs	r3, #4
 801b5f2:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801b5f4:	687b      	ldr	r3, [r7, #4]
 801b5f6:	7e1b      	ldrb	r3, [r3, #24]
 801b5f8:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801b5fa:	687b      	ldr	r3, [r7, #4]
 801b5fc:	7e5b      	ldrb	r3, [r3, #25]
 801b5fe:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801b600:	687b      	ldr	r3, [r7, #4]
 801b602:	7e9b      	ldrb	r3, [r3, #26]
 801b604:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801b606:	687b      	ldr	r3, [r7, #4]
 801b608:	7edb      	ldrb	r3, [r3, #27]
 801b60a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b60c:	7cfb      	ldrb	r3, [r7, #19]
 801b60e:	b29a      	uxth	r2, r3
 801b610:	f107 0308 	add.w	r3, r7, #8
 801b614:	4619      	mov	r1, r3
 801b616:	208b      	movs	r0, #139	@ 0x8b
 801b618:	f000 fa40 	bl	801ba9c <SUBGRF_WriteCommand>

        break;
 801b61c:	e022      	b.n	801b664 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 801b61e:	2305      	movs	r3, #5
 801b620:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801b622:	687b      	ldr	r3, [r7, #4]
 801b624:	685b      	ldr	r3, [r3, #4]
 801b626:	4a13      	ldr	r2, [pc, #76]	@ (801b674 <SUBGRF_SetModulationParams+0x194>)
 801b628:	fbb2 f3f3 	udiv	r3, r2, r3
 801b62c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b62e:	697b      	ldr	r3, [r7, #20]
 801b630:	0c1b      	lsrs	r3, r3, #16
 801b632:	b2db      	uxtb	r3, r3
 801b634:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b636:	697b      	ldr	r3, [r7, #20]
 801b638:	0a1b      	lsrs	r3, r3, #8
 801b63a:	b2db      	uxtb	r3, r3
 801b63c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b63e:	697b      	ldr	r3, [r7, #20]
 801b640:	b2db      	uxtb	r3, r3
 801b642:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b644:	687b      	ldr	r3, [r7, #4]
 801b646:	7b1b      	ldrb	r3, [r3, #12]
 801b648:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b64a:	687b      	ldr	r3, [r7, #4]
 801b64c:	7b5b      	ldrb	r3, [r3, #13]
 801b64e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b650:	7cfb      	ldrb	r3, [r7, #19]
 801b652:	b29a      	uxth	r2, r3
 801b654:	f107 0308 	add.w	r3, r7, #8
 801b658:	4619      	mov	r1, r3
 801b65a:	208b      	movs	r0, #139	@ 0x8b
 801b65c:	f000 fa1e 	bl	801ba9c <SUBGRF_WriteCommand>
        break;
 801b660:	e000      	b.n	801b664 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 801b662:	bf00      	nop
    }
}
 801b664:	bf00      	nop
 801b666:	3718      	adds	r7, #24
 801b668:	46bd      	mov	sp, r7
 801b66a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b66e:	bf00      	nop
 801b670:	20002139 	.word	0x20002139
 801b674:	3d090000 	.word	0x3d090000
 801b678:	01e84800 	.word	0x01e84800

0801b67c <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801b67c:	b580      	push	{r7, lr}
 801b67e:	b086      	sub	sp, #24
 801b680:	af00      	add	r7, sp, #0
 801b682:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801b684:	2300      	movs	r3, #0
 801b686:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b688:	f107 030c 	add.w	r3, r7, #12
 801b68c:	2200      	movs	r2, #0
 801b68e:	601a      	str	r2, [r3, #0]
 801b690:	605a      	str	r2, [r3, #4]
 801b692:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801b694:	687b      	ldr	r3, [r7, #4]
 801b696:	781a      	ldrb	r2, [r3, #0]
 801b698:	4b44      	ldr	r3, [pc, #272]	@ (801b7ac <SUBGRF_SetPacketParams+0x130>)
 801b69a:	781b      	ldrb	r3, [r3, #0]
 801b69c:	429a      	cmp	r2, r3
 801b69e:	d004      	beq.n	801b6aa <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801b6a0:	687b      	ldr	r3, [r7, #4]
 801b6a2:	781b      	ldrb	r3, [r3, #0]
 801b6a4:	4618      	mov	r0, r3
 801b6a6:	f7ff fe27 	bl	801b2f8 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801b6aa:	687b      	ldr	r3, [r7, #4]
 801b6ac:	781b      	ldrb	r3, [r3, #0]
 801b6ae:	2b03      	cmp	r3, #3
 801b6b0:	d878      	bhi.n	801b7a4 <SUBGRF_SetPacketParams+0x128>
 801b6b2:	a201      	add	r2, pc, #4	@ (adr r2, 801b6b8 <SUBGRF_SetPacketParams+0x3c>)
 801b6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b6b8:	0801b6c9 	.word	0x0801b6c9
 801b6bc:	0801b759 	.word	0x0801b759
 801b6c0:	0801b74d 	.word	0x0801b74d
 801b6c4:	0801b6c9 	.word	0x0801b6c9
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801b6c8:	687b      	ldr	r3, [r7, #4]
 801b6ca:	7a5b      	ldrb	r3, [r3, #9]
 801b6cc:	2bf1      	cmp	r3, #241	@ 0xf1
 801b6ce:	d10a      	bne.n	801b6e6 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801b6d0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801b6d4:	f7ff faa6 	bl	801ac24 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801b6d8:	f248 0005 	movw	r0, #32773	@ 0x8005
 801b6dc:	f7ff fac2 	bl	801ac64 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801b6e0:	2302      	movs	r3, #2
 801b6e2:	75bb      	strb	r3, [r7, #22]
 801b6e4:	e011      	b.n	801b70a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801b6e6:	687b      	ldr	r3, [r7, #4]
 801b6e8:	7a5b      	ldrb	r3, [r3, #9]
 801b6ea:	2bf2      	cmp	r3, #242	@ 0xf2
 801b6ec:	d10a      	bne.n	801b704 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801b6ee:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801b6f2:	f7ff fa97 	bl	801ac24 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801b6f6:	f241 0021 	movw	r0, #4129	@ 0x1021
 801b6fa:	f7ff fab3 	bl	801ac64 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801b6fe:	2306      	movs	r3, #6
 801b700:	75bb      	strb	r3, [r7, #22]
 801b702:	e002      	b.n	801b70a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801b704:	687b      	ldr	r3, [r7, #4]
 801b706:	7a5b      	ldrb	r3, [r3, #9]
 801b708:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801b70a:	2309      	movs	r3, #9
 801b70c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801b70e:	687b      	ldr	r3, [r7, #4]
 801b710:	885b      	ldrh	r3, [r3, #2]
 801b712:	0a1b      	lsrs	r3, r3, #8
 801b714:	b29b      	uxth	r3, r3
 801b716:	b2db      	uxtb	r3, r3
 801b718:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801b71a:	687b      	ldr	r3, [r7, #4]
 801b71c:	885b      	ldrh	r3, [r3, #2]
 801b71e:	b2db      	uxtb	r3, r3
 801b720:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801b722:	687b      	ldr	r3, [r7, #4]
 801b724:	791b      	ldrb	r3, [r3, #4]
 801b726:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801b728:	687b      	ldr	r3, [r7, #4]
 801b72a:	795b      	ldrb	r3, [r3, #5]
 801b72c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801b72e:	687b      	ldr	r3, [r7, #4]
 801b730:	799b      	ldrb	r3, [r3, #6]
 801b732:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801b734:	687b      	ldr	r3, [r7, #4]
 801b736:	79db      	ldrb	r3, [r3, #7]
 801b738:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801b73a:	687b      	ldr	r3, [r7, #4]
 801b73c:	7a1b      	ldrb	r3, [r3, #8]
 801b73e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801b740:	7dbb      	ldrb	r3, [r7, #22]
 801b742:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801b744:	687b      	ldr	r3, [r7, #4]
 801b746:	7a9b      	ldrb	r3, [r3, #10]
 801b748:	753b      	strb	r3, [r7, #20]
        break;
 801b74a:	e022      	b.n	801b792 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801b74c:	2301      	movs	r3, #1
 801b74e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801b750:	687b      	ldr	r3, [r7, #4]
 801b752:	7b1b      	ldrb	r3, [r3, #12]
 801b754:	733b      	strb	r3, [r7, #12]
        break;
 801b756:	e01c      	b.n	801b792 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801b758:	2306      	movs	r3, #6
 801b75a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801b75c:	687b      	ldr	r3, [r7, #4]
 801b75e:	89db      	ldrh	r3, [r3, #14]
 801b760:	0a1b      	lsrs	r3, r3, #8
 801b762:	b29b      	uxth	r3, r3
 801b764:	b2db      	uxtb	r3, r3
 801b766:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801b768:	687b      	ldr	r3, [r7, #4]
 801b76a:	89db      	ldrh	r3, [r3, #14]
 801b76c:	b2db      	uxtb	r3, r3
 801b76e:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801b770:	687b      	ldr	r3, [r7, #4]
 801b772:	7c1a      	ldrb	r2, [r3, #16]
 801b774:	4b0e      	ldr	r3, [pc, #56]	@ (801b7b0 <SUBGRF_SetPacketParams+0x134>)
 801b776:	4611      	mov	r1, r2
 801b778:	7019      	strb	r1, [r3, #0]
 801b77a:	4613      	mov	r3, r2
 801b77c:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801b77e:	687b      	ldr	r3, [r7, #4]
 801b780:	7c5b      	ldrb	r3, [r3, #17]
 801b782:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801b784:	687b      	ldr	r3, [r7, #4]
 801b786:	7c9b      	ldrb	r3, [r3, #18]
 801b788:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801b78a:	687b      	ldr	r3, [r7, #4]
 801b78c:	7cdb      	ldrb	r3, [r3, #19]
 801b78e:	747b      	strb	r3, [r7, #17]
        break;
 801b790:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801b792:	7dfb      	ldrb	r3, [r7, #23]
 801b794:	b29a      	uxth	r2, r3
 801b796:	f107 030c 	add.w	r3, r7, #12
 801b79a:	4619      	mov	r1, r3
 801b79c:	208c      	movs	r0, #140	@ 0x8c
 801b79e:	f000 f97d 	bl	801ba9c <SUBGRF_WriteCommand>
 801b7a2:	e000      	b.n	801b7a6 <SUBGRF_SetPacketParams+0x12a>
        return;
 801b7a4:	bf00      	nop
}
 801b7a6:	3718      	adds	r7, #24
 801b7a8:	46bd      	mov	sp, r7
 801b7aa:	bd80      	pop	{r7, pc}
 801b7ac:	20002139 	.word	0x20002139
 801b7b0:	2000213a 	.word	0x2000213a

0801b7b4 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801b7b4:	b580      	push	{r7, lr}
 801b7b6:	b084      	sub	sp, #16
 801b7b8:	af00      	add	r7, sp, #0
 801b7ba:	4603      	mov	r3, r0
 801b7bc:	460a      	mov	r2, r1
 801b7be:	71fb      	strb	r3, [r7, #7]
 801b7c0:	4613      	mov	r3, r2
 801b7c2:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801b7c4:	79fb      	ldrb	r3, [r7, #7]
 801b7c6:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801b7c8:	79bb      	ldrb	r3, [r7, #6]
 801b7ca:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801b7cc:	f107 030c 	add.w	r3, r7, #12
 801b7d0:	2202      	movs	r2, #2
 801b7d2:	4619      	mov	r1, r3
 801b7d4:	208f      	movs	r0, #143	@ 0x8f
 801b7d6:	f000 f961 	bl	801ba9c <SUBGRF_WriteCommand>
}
 801b7da:	bf00      	nop
 801b7dc:	3710      	adds	r7, #16
 801b7de:	46bd      	mov	sp, r7
 801b7e0:	bd80      	pop	{r7, pc}

0801b7e2 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801b7e2:	b580      	push	{r7, lr}
 801b7e4:	b082      	sub	sp, #8
 801b7e6:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801b7e8:	2300      	movs	r3, #0
 801b7ea:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801b7ec:	1d3b      	adds	r3, r7, #4
 801b7ee:	2201      	movs	r2, #1
 801b7f0:	4619      	mov	r1, r3
 801b7f2:	2015      	movs	r0, #21
 801b7f4:	f000 f974 	bl	801bae0 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801b7f8:	793b      	ldrb	r3, [r7, #4]
 801b7fa:	425b      	negs	r3, r3
 801b7fc:	105b      	asrs	r3, r3, #1
 801b7fe:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801b800:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801b804:	4618      	mov	r0, r3
 801b806:	3708      	adds	r7, #8
 801b808:	46bd      	mov	sp, r7
 801b80a:	bd80      	pop	{r7, pc}

0801b80c <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801b80c:	b580      	push	{r7, lr}
 801b80e:	b084      	sub	sp, #16
 801b810:	af00      	add	r7, sp, #0
 801b812:	6078      	str	r0, [r7, #4]
 801b814:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801b816:	f107 030c 	add.w	r3, r7, #12
 801b81a:	2202      	movs	r2, #2
 801b81c:	4619      	mov	r1, r3
 801b81e:	2013      	movs	r0, #19
 801b820:	f000 f95e 	bl	801bae0 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801b824:	f7ff fd84 	bl	801b330 <SUBGRF_GetPacketType>
 801b828:	4603      	mov	r3, r0
 801b82a:	2b01      	cmp	r3, #1
 801b82c:	d10d      	bne.n	801b84a <SUBGRF_GetRxBufferStatus+0x3e>
 801b82e:	4b0c      	ldr	r3, [pc, #48]	@ (801b860 <SUBGRF_GetRxBufferStatus+0x54>)
 801b830:	781b      	ldrb	r3, [r3, #0]
 801b832:	b2db      	uxtb	r3, r3
 801b834:	2b01      	cmp	r3, #1
 801b836:	d108      	bne.n	801b84a <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801b838:	f240 7002 	movw	r0, #1794	@ 0x702
 801b83c:	f000 f886 	bl	801b94c <SUBGRF_ReadRegister>
 801b840:	4603      	mov	r3, r0
 801b842:	461a      	mov	r2, r3
 801b844:	687b      	ldr	r3, [r7, #4]
 801b846:	701a      	strb	r2, [r3, #0]
 801b848:	e002      	b.n	801b850 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801b84a:	7b3a      	ldrb	r2, [r7, #12]
 801b84c:	687b      	ldr	r3, [r7, #4]
 801b84e:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801b850:	7b7a      	ldrb	r2, [r7, #13]
 801b852:	683b      	ldr	r3, [r7, #0]
 801b854:	701a      	strb	r2, [r3, #0]
}
 801b856:	bf00      	nop
 801b858:	3710      	adds	r7, #16
 801b85a:	46bd      	mov	sp, r7
 801b85c:	bd80      	pop	{r7, pc}
 801b85e:	bf00      	nop
 801b860:	2000213a 	.word	0x2000213a

0801b864 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801b864:	b580      	push	{r7, lr}
 801b866:	b084      	sub	sp, #16
 801b868:	af00      	add	r7, sp, #0
 801b86a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801b86c:	f107 030c 	add.w	r3, r7, #12
 801b870:	2203      	movs	r2, #3
 801b872:	4619      	mov	r1, r3
 801b874:	2014      	movs	r0, #20
 801b876:	f000 f933 	bl	801bae0 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801b87a:	f7ff fd59 	bl	801b330 <SUBGRF_GetPacketType>
 801b87e:	4603      	mov	r3, r0
 801b880:	461a      	mov	r2, r3
 801b882:	687b      	ldr	r3, [r7, #4]
 801b884:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801b886:	687b      	ldr	r3, [r7, #4]
 801b888:	781b      	ldrb	r3, [r3, #0]
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	d002      	beq.n	801b894 <SUBGRF_GetPacketStatus+0x30>
 801b88e:	2b01      	cmp	r3, #1
 801b890:	d013      	beq.n	801b8ba <SUBGRF_GetPacketStatus+0x56>
 801b892:	e02a      	b.n	801b8ea <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801b894:	7b3a      	ldrb	r2, [r7, #12]
 801b896:	687b      	ldr	r3, [r7, #4]
 801b898:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801b89a:	7b7b      	ldrb	r3, [r7, #13]
 801b89c:	425b      	negs	r3, r3
 801b89e:	105b      	asrs	r3, r3, #1
 801b8a0:	b25a      	sxtb	r2, r3
 801b8a2:	687b      	ldr	r3, [r7, #4]
 801b8a4:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801b8a6:	7bbb      	ldrb	r3, [r7, #14]
 801b8a8:	425b      	negs	r3, r3
 801b8aa:	105b      	asrs	r3, r3, #1
 801b8ac:	b25a      	sxtb	r2, r3
 801b8ae:	687b      	ldr	r3, [r7, #4]
 801b8b0:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801b8b2:	687b      	ldr	r3, [r7, #4]
 801b8b4:	2200      	movs	r2, #0
 801b8b6:	609a      	str	r2, [r3, #8]
            break;
 801b8b8:	e020      	b.n	801b8fc <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801b8ba:	7b3b      	ldrb	r3, [r7, #12]
 801b8bc:	425b      	negs	r3, r3
 801b8be:	105b      	asrs	r3, r3, #1
 801b8c0:	b25a      	sxtb	r2, r3
 801b8c2:	687b      	ldr	r3, [r7, #4]
 801b8c4:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801b8c6:	7b7b      	ldrb	r3, [r7, #13]
 801b8c8:	b25b      	sxtb	r3, r3
 801b8ca:	3302      	adds	r3, #2
 801b8cc:	109b      	asrs	r3, r3, #2
 801b8ce:	b25a      	sxtb	r2, r3
 801b8d0:	687b      	ldr	r3, [r7, #4]
 801b8d2:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801b8d4:	7bbb      	ldrb	r3, [r7, #14]
 801b8d6:	425b      	negs	r3, r3
 801b8d8:	105b      	asrs	r3, r3, #1
 801b8da:	b25a      	sxtb	r2, r3
 801b8dc:	687b      	ldr	r3, [r7, #4]
 801b8de:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801b8e0:	4b08      	ldr	r3, [pc, #32]	@ (801b904 <SUBGRF_GetPacketStatus+0xa0>)
 801b8e2:	681a      	ldr	r2, [r3, #0]
 801b8e4:	687b      	ldr	r3, [r7, #4]
 801b8e6:	611a      	str	r2, [r3, #16]
            break;
 801b8e8:	e008      	b.n	801b8fc <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801b8ea:	2214      	movs	r2, #20
 801b8ec:	2100      	movs	r1, #0
 801b8ee:	6878      	ldr	r0, [r7, #4]
 801b8f0:	f000 fc1d 	bl	801c12e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801b8f4:	687b      	ldr	r3, [r7, #4]
 801b8f6:	220f      	movs	r2, #15
 801b8f8:	701a      	strb	r2, [r3, #0]
            break;
 801b8fa:	bf00      	nop
    }
}
 801b8fc:	bf00      	nop
 801b8fe:	3710      	adds	r7, #16
 801b900:	46bd      	mov	sp, r7
 801b902:	bd80      	pop	{r7, pc}
 801b904:	2000213c 	.word	0x2000213c

0801b908 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801b908:	b580      	push	{r7, lr}
 801b90a:	b086      	sub	sp, #24
 801b90c:	af00      	add	r7, sp, #0
 801b90e:	4603      	mov	r3, r0
 801b910:	460a      	mov	r2, r1
 801b912:	80fb      	strh	r3, [r7, #6]
 801b914:	4613      	mov	r3, r2
 801b916:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b918:	f3ef 8310 	mrs	r3, PRIMASK
 801b91c:	60fb      	str	r3, [r7, #12]
  return(result);
 801b91e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801b920:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b922:	b672      	cpsid	i
}
 801b924:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801b926:	1d7a      	adds	r2, r7, #5
 801b928:	88f9      	ldrh	r1, [r7, #6]
 801b92a:	2301      	movs	r3, #1
 801b92c:	4806      	ldr	r0, [pc, #24]	@ (801b948 <SUBGRF_WriteRegister+0x40>)
 801b92e:	f7ec f9bb 	bl	8007ca8 <HAL_SUBGHZ_WriteRegisters>
 801b932:	697b      	ldr	r3, [r7, #20]
 801b934:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b936:	693b      	ldr	r3, [r7, #16]
 801b938:	f383 8810 	msr	PRIMASK, r3
}
 801b93c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801b93e:	bf00      	nop
 801b940:	3718      	adds	r7, #24
 801b942:	46bd      	mov	sp, r7
 801b944:	bd80      	pop	{r7, pc}
 801b946:	bf00      	nop
 801b948:	200003fc 	.word	0x200003fc

0801b94c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801b94c:	b580      	push	{r7, lr}
 801b94e:	b086      	sub	sp, #24
 801b950:	af00      	add	r7, sp, #0
 801b952:	4603      	mov	r3, r0
 801b954:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b956:	f3ef 8310 	mrs	r3, PRIMASK
 801b95a:	60fb      	str	r3, [r7, #12]
  return(result);
 801b95c:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801b95e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b960:	b672      	cpsid	i
}
 801b962:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801b964:	f107 020b 	add.w	r2, r7, #11
 801b968:	88f9      	ldrh	r1, [r7, #6]
 801b96a:	2301      	movs	r3, #1
 801b96c:	4806      	ldr	r0, [pc, #24]	@ (801b988 <SUBGRF_ReadRegister+0x3c>)
 801b96e:	f7ec f9fa 	bl	8007d66 <HAL_SUBGHZ_ReadRegisters>
 801b972:	697b      	ldr	r3, [r7, #20]
 801b974:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b976:	693b      	ldr	r3, [r7, #16]
 801b978:	f383 8810 	msr	PRIMASK, r3
}
 801b97c:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801b97e:	7afb      	ldrb	r3, [r7, #11]
}
 801b980:	4618      	mov	r0, r3
 801b982:	3718      	adds	r7, #24
 801b984:	46bd      	mov	sp, r7
 801b986:	bd80      	pop	{r7, pc}
 801b988:	200003fc 	.word	0x200003fc

0801b98c <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801b98c:	b580      	push	{r7, lr}
 801b98e:	b086      	sub	sp, #24
 801b990:	af00      	add	r7, sp, #0
 801b992:	4603      	mov	r3, r0
 801b994:	6039      	str	r1, [r7, #0]
 801b996:	80fb      	strh	r3, [r7, #6]
 801b998:	4613      	mov	r3, r2
 801b99a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b99c:	f3ef 8310 	mrs	r3, PRIMASK
 801b9a0:	60fb      	str	r3, [r7, #12]
  return(result);
 801b9a2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801b9a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b9a6:	b672      	cpsid	i
}
 801b9a8:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801b9aa:	88bb      	ldrh	r3, [r7, #4]
 801b9ac:	88f9      	ldrh	r1, [r7, #6]
 801b9ae:	683a      	ldr	r2, [r7, #0]
 801b9b0:	4806      	ldr	r0, [pc, #24]	@ (801b9cc <SUBGRF_WriteRegisters+0x40>)
 801b9b2:	f7ec f979 	bl	8007ca8 <HAL_SUBGHZ_WriteRegisters>
 801b9b6:	697b      	ldr	r3, [r7, #20]
 801b9b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b9ba:	693b      	ldr	r3, [r7, #16]
 801b9bc:	f383 8810 	msr	PRIMASK, r3
}
 801b9c0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801b9c2:	bf00      	nop
 801b9c4:	3718      	adds	r7, #24
 801b9c6:	46bd      	mov	sp, r7
 801b9c8:	bd80      	pop	{r7, pc}
 801b9ca:	bf00      	nop
 801b9cc:	200003fc 	.word	0x200003fc

0801b9d0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801b9d0:	b580      	push	{r7, lr}
 801b9d2:	b086      	sub	sp, #24
 801b9d4:	af00      	add	r7, sp, #0
 801b9d6:	4603      	mov	r3, r0
 801b9d8:	6039      	str	r1, [r7, #0]
 801b9da:	80fb      	strh	r3, [r7, #6]
 801b9dc:	4613      	mov	r3, r2
 801b9de:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b9e0:	f3ef 8310 	mrs	r3, PRIMASK
 801b9e4:	60fb      	str	r3, [r7, #12]
  return(result);
 801b9e6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801b9e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b9ea:	b672      	cpsid	i
}
 801b9ec:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801b9ee:	88bb      	ldrh	r3, [r7, #4]
 801b9f0:	88f9      	ldrh	r1, [r7, #6]
 801b9f2:	683a      	ldr	r2, [r7, #0]
 801b9f4:	4806      	ldr	r0, [pc, #24]	@ (801ba10 <SUBGRF_ReadRegisters+0x40>)
 801b9f6:	f7ec f9b6 	bl	8007d66 <HAL_SUBGHZ_ReadRegisters>
 801b9fa:	697b      	ldr	r3, [r7, #20]
 801b9fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b9fe:	693b      	ldr	r3, [r7, #16]
 801ba00:	f383 8810 	msr	PRIMASK, r3
}
 801ba04:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801ba06:	bf00      	nop
 801ba08:	3718      	adds	r7, #24
 801ba0a:	46bd      	mov	sp, r7
 801ba0c:	bd80      	pop	{r7, pc}
 801ba0e:	bf00      	nop
 801ba10:	200003fc 	.word	0x200003fc

0801ba14 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801ba14:	b580      	push	{r7, lr}
 801ba16:	b086      	sub	sp, #24
 801ba18:	af00      	add	r7, sp, #0
 801ba1a:	4603      	mov	r3, r0
 801ba1c:	6039      	str	r1, [r7, #0]
 801ba1e:	71fb      	strb	r3, [r7, #7]
 801ba20:	4613      	mov	r3, r2
 801ba22:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ba24:	f3ef 8310 	mrs	r3, PRIMASK
 801ba28:	60fb      	str	r3, [r7, #12]
  return(result);
 801ba2a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801ba2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ba2e:	b672      	cpsid	i
}
 801ba30:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801ba32:	79bb      	ldrb	r3, [r7, #6]
 801ba34:	b29b      	uxth	r3, r3
 801ba36:	79f9      	ldrb	r1, [r7, #7]
 801ba38:	683a      	ldr	r2, [r7, #0]
 801ba3a:	4806      	ldr	r0, [pc, #24]	@ (801ba54 <SUBGRF_WriteBuffer+0x40>)
 801ba3c:	f7ec faa7 	bl	8007f8e <HAL_SUBGHZ_WriteBuffer>
 801ba40:	697b      	ldr	r3, [r7, #20]
 801ba42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ba44:	693b      	ldr	r3, [r7, #16]
 801ba46:	f383 8810 	msr	PRIMASK, r3
}
 801ba4a:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801ba4c:	bf00      	nop
 801ba4e:	3718      	adds	r7, #24
 801ba50:	46bd      	mov	sp, r7
 801ba52:	bd80      	pop	{r7, pc}
 801ba54:	200003fc 	.word	0x200003fc

0801ba58 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801ba58:	b580      	push	{r7, lr}
 801ba5a:	b086      	sub	sp, #24
 801ba5c:	af00      	add	r7, sp, #0
 801ba5e:	4603      	mov	r3, r0
 801ba60:	6039      	str	r1, [r7, #0]
 801ba62:	71fb      	strb	r3, [r7, #7]
 801ba64:	4613      	mov	r3, r2
 801ba66:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ba68:	f3ef 8310 	mrs	r3, PRIMASK
 801ba6c:	60fb      	str	r3, [r7, #12]
  return(result);
 801ba6e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801ba70:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ba72:	b672      	cpsid	i
}
 801ba74:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801ba76:	79bb      	ldrb	r3, [r7, #6]
 801ba78:	b29b      	uxth	r3, r3
 801ba7a:	79f9      	ldrb	r1, [r7, #7]
 801ba7c:	683a      	ldr	r2, [r7, #0]
 801ba7e:	4806      	ldr	r0, [pc, #24]	@ (801ba98 <SUBGRF_ReadBuffer+0x40>)
 801ba80:	f7ec fad8 	bl	8008034 <HAL_SUBGHZ_ReadBuffer>
 801ba84:	697b      	ldr	r3, [r7, #20]
 801ba86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ba88:	693b      	ldr	r3, [r7, #16]
 801ba8a:	f383 8810 	msr	PRIMASK, r3
}
 801ba8e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801ba90:	bf00      	nop
 801ba92:	3718      	adds	r7, #24
 801ba94:	46bd      	mov	sp, r7
 801ba96:	bd80      	pop	{r7, pc}
 801ba98:	200003fc 	.word	0x200003fc

0801ba9c <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801ba9c:	b580      	push	{r7, lr}
 801ba9e:	b086      	sub	sp, #24
 801baa0:	af00      	add	r7, sp, #0
 801baa2:	4603      	mov	r3, r0
 801baa4:	6039      	str	r1, [r7, #0]
 801baa6:	71fb      	strb	r3, [r7, #7]
 801baa8:	4613      	mov	r3, r2
 801baaa:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801baac:	f3ef 8310 	mrs	r3, PRIMASK
 801bab0:	60fb      	str	r3, [r7, #12]
  return(result);
 801bab2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bab4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bab6:	b672      	cpsid	i
}
 801bab8:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801baba:	88bb      	ldrh	r3, [r7, #4]
 801babc:	79f9      	ldrb	r1, [r7, #7]
 801babe:	683a      	ldr	r2, [r7, #0]
 801bac0:	4806      	ldr	r0, [pc, #24]	@ (801badc <SUBGRF_WriteCommand+0x40>)
 801bac2:	f7ec f9b1 	bl	8007e28 <HAL_SUBGHZ_ExecSetCmd>
 801bac6:	697b      	ldr	r3, [r7, #20]
 801bac8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801baca:	693b      	ldr	r3, [r7, #16]
 801bacc:	f383 8810 	msr	PRIMASK, r3
}
 801bad0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bad2:	bf00      	nop
 801bad4:	3718      	adds	r7, #24
 801bad6:	46bd      	mov	sp, r7
 801bad8:	bd80      	pop	{r7, pc}
 801bada:	bf00      	nop
 801badc:	200003fc 	.word	0x200003fc

0801bae0 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bae0:	b580      	push	{r7, lr}
 801bae2:	b086      	sub	sp, #24
 801bae4:	af00      	add	r7, sp, #0
 801bae6:	4603      	mov	r3, r0
 801bae8:	6039      	str	r1, [r7, #0]
 801baea:	71fb      	strb	r3, [r7, #7]
 801baec:	4613      	mov	r3, r2
 801baee:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801baf0:	f3ef 8310 	mrs	r3, PRIMASK
 801baf4:	60fb      	str	r3, [r7, #12]
  return(result);
 801baf6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801baf8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bafa:	b672      	cpsid	i
}
 801bafc:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801bafe:	88bb      	ldrh	r3, [r7, #4]
 801bb00:	79f9      	ldrb	r1, [r7, #7]
 801bb02:	683a      	ldr	r2, [r7, #0]
 801bb04:	4806      	ldr	r0, [pc, #24]	@ (801bb20 <SUBGRF_ReadCommand+0x40>)
 801bb06:	f7ec f9ee 	bl	8007ee6 <HAL_SUBGHZ_ExecGetCmd>
 801bb0a:	697b      	ldr	r3, [r7, #20]
 801bb0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb0e:	693b      	ldr	r3, [r7, #16]
 801bb10:	f383 8810 	msr	PRIMASK, r3
}
 801bb14:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bb16:	bf00      	nop
 801bb18:	3718      	adds	r7, #24
 801bb1a:	46bd      	mov	sp, r7
 801bb1c:	bd80      	pop	{r7, pc}
 801bb1e:	bf00      	nop
 801bb20:	200003fc 	.word	0x200003fc

0801bb24 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801bb24:	b580      	push	{r7, lr}
 801bb26:	b084      	sub	sp, #16
 801bb28:	af00      	add	r7, sp, #0
 801bb2a:	4603      	mov	r3, r0
 801bb2c:	460a      	mov	r2, r1
 801bb2e:	71fb      	strb	r3, [r7, #7]
 801bb30:	4613      	mov	r3, r2
 801bb32:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801bb34:	2301      	movs	r3, #1
 801bb36:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801bb38:	79bb      	ldrb	r3, [r7, #6]
 801bb3a:	2b01      	cmp	r3, #1
 801bb3c:	d10d      	bne.n	801bb5a <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801bb3e:	79fb      	ldrb	r3, [r7, #7]
 801bb40:	2b01      	cmp	r3, #1
 801bb42:	d104      	bne.n	801bb4e <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801bb44:	2302      	movs	r3, #2
 801bb46:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801bb48:	2004      	movs	r0, #4
 801bb4a:	f000 f8ef 	bl	801bd2c <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801bb4e:	79fb      	ldrb	r3, [r7, #7]
 801bb50:	2b02      	cmp	r3, #2
 801bb52:	d107      	bne.n	801bb64 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801bb54:	2303      	movs	r3, #3
 801bb56:	73fb      	strb	r3, [r7, #15]
 801bb58:	e004      	b.n	801bb64 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801bb5a:	79bb      	ldrb	r3, [r7, #6]
 801bb5c:	2b00      	cmp	r3, #0
 801bb5e:	d101      	bne.n	801bb64 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801bb60:	2301      	movs	r3, #1
 801bb62:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801bb64:	7bfb      	ldrb	r3, [r7, #15]
 801bb66:	4618      	mov	r0, r3
 801bb68:	f7f0 f95d 	bl	800be26 <RBI_ConfigRFSwitch>
}
 801bb6c:	bf00      	nop
 801bb6e:	3710      	adds	r7, #16
 801bb70:	46bd      	mov	sp, r7
 801bb72:	bd80      	pop	{r7, pc}

0801bb74 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801bb74:	b580      	push	{r7, lr}
 801bb76:	b084      	sub	sp, #16
 801bb78:	af00      	add	r7, sp, #0
 801bb7a:	4603      	mov	r3, r0
 801bb7c:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801bb7e:	2301      	movs	r3, #1
 801bb80:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801bb82:	f7f0 f95e 	bl	800be42 <RBI_GetTxConfig>
 801bb86:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801bb88:	68bb      	ldr	r3, [r7, #8]
 801bb8a:	2b02      	cmp	r3, #2
 801bb8c:	d016      	beq.n	801bbbc <SUBGRF_SetRfTxPower+0x48>
 801bb8e:	68bb      	ldr	r3, [r7, #8]
 801bb90:	2b02      	cmp	r3, #2
 801bb92:	dc16      	bgt.n	801bbc2 <SUBGRF_SetRfTxPower+0x4e>
 801bb94:	68bb      	ldr	r3, [r7, #8]
 801bb96:	2b00      	cmp	r3, #0
 801bb98:	d003      	beq.n	801bba2 <SUBGRF_SetRfTxPower+0x2e>
 801bb9a:	68bb      	ldr	r3, [r7, #8]
 801bb9c:	2b01      	cmp	r3, #1
 801bb9e:	d00a      	beq.n	801bbb6 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801bba0:	e00f      	b.n	801bbc2 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801bba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801bba6:	2b0f      	cmp	r3, #15
 801bba8:	dd02      	ble.n	801bbb0 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801bbaa:	2302      	movs	r3, #2
 801bbac:	73fb      	strb	r3, [r7, #15]
            break;
 801bbae:	e009      	b.n	801bbc4 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801bbb0:	2301      	movs	r3, #1
 801bbb2:	73fb      	strb	r3, [r7, #15]
            break;
 801bbb4:	e006      	b.n	801bbc4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801bbb6:	2301      	movs	r3, #1
 801bbb8:	73fb      	strb	r3, [r7, #15]
            break;
 801bbba:	e003      	b.n	801bbc4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801bbbc:	2302      	movs	r3, #2
 801bbbe:	73fb      	strb	r3, [r7, #15]
            break;
 801bbc0:	e000      	b.n	801bbc4 <SUBGRF_SetRfTxPower+0x50>
            break;
 801bbc2:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801bbc4:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801bbc8:	7bfb      	ldrb	r3, [r7, #15]
 801bbca:	2202      	movs	r2, #2
 801bbcc:	4618      	mov	r0, r3
 801bbce:	f7ff fbb9 	bl	801b344 <SUBGRF_SetTxParams>

    return paSelect;
 801bbd2:	7bfb      	ldrb	r3, [r7, #15]
}
 801bbd4:	4618      	mov	r0, r3
 801bbd6:	3710      	adds	r7, #16
 801bbd8:	46bd      	mov	sp, r7
 801bbda:	bd80      	pop	{r7, pc}

0801bbdc <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801bbdc:	b480      	push	{r7}
 801bbde:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801bbe0:	2301      	movs	r3, #1
}
 801bbe2:	4618      	mov	r0, r3
 801bbe4:	46bd      	mov	sp, r7
 801bbe6:	bc80      	pop	{r7}
 801bbe8:	4770      	bx	lr
	...

0801bbec <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bbec:	b580      	push	{r7, lr}
 801bbee:	b082      	sub	sp, #8
 801bbf0:	af00      	add	r7, sp, #0
 801bbf2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801bbf4:	4b03      	ldr	r3, [pc, #12]	@ (801bc04 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801bbf6:	681b      	ldr	r3, [r3, #0]
 801bbf8:	2001      	movs	r0, #1
 801bbfa:	4798      	blx	r3
}
 801bbfc:	bf00      	nop
 801bbfe:	3708      	adds	r7, #8
 801bc00:	46bd      	mov	sp, r7
 801bc02:	bd80      	pop	{r7, pc}
 801bc04:	20002144 	.word	0x20002144

0801bc08 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bc08:	b580      	push	{r7, lr}
 801bc0a:	b082      	sub	sp, #8
 801bc0c:	af00      	add	r7, sp, #0
 801bc0e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801bc10:	4b03      	ldr	r3, [pc, #12]	@ (801bc20 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801bc12:	681b      	ldr	r3, [r3, #0]
 801bc14:	2002      	movs	r0, #2
 801bc16:	4798      	blx	r3
}
 801bc18:	bf00      	nop
 801bc1a:	3708      	adds	r7, #8
 801bc1c:	46bd      	mov	sp, r7
 801bc1e:	bd80      	pop	{r7, pc}
 801bc20:	20002144 	.word	0x20002144

0801bc24 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801bc24:	b580      	push	{r7, lr}
 801bc26:	b082      	sub	sp, #8
 801bc28:	af00      	add	r7, sp, #0
 801bc2a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801bc2c:	4b03      	ldr	r3, [pc, #12]	@ (801bc3c <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801bc2e:	681b      	ldr	r3, [r3, #0]
 801bc30:	2040      	movs	r0, #64	@ 0x40
 801bc32:	4798      	blx	r3
}
 801bc34:	bf00      	nop
 801bc36:	3708      	adds	r7, #8
 801bc38:	46bd      	mov	sp, r7
 801bc3a:	bd80      	pop	{r7, pc}
 801bc3c:	20002144 	.word	0x20002144

0801bc40 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801bc40:	b580      	push	{r7, lr}
 801bc42:	b082      	sub	sp, #8
 801bc44:	af00      	add	r7, sp, #0
 801bc46:	6078      	str	r0, [r7, #4]
 801bc48:	460b      	mov	r3, r1
 801bc4a:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801bc4c:	78fb      	ldrb	r3, [r7, #3]
 801bc4e:	2b00      	cmp	r3, #0
 801bc50:	d002      	beq.n	801bc58 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801bc52:	2b01      	cmp	r3, #1
 801bc54:	d005      	beq.n	801bc62 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801bc56:	e00a      	b.n	801bc6e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801bc58:	4b07      	ldr	r3, [pc, #28]	@ (801bc78 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bc5a:	681b      	ldr	r3, [r3, #0]
 801bc5c:	2080      	movs	r0, #128	@ 0x80
 801bc5e:	4798      	blx	r3
            break;
 801bc60:	e005      	b.n	801bc6e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801bc62:	4b05      	ldr	r3, [pc, #20]	@ (801bc78 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bc64:	681b      	ldr	r3, [r3, #0]
 801bc66:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801bc6a:	4798      	blx	r3
            break;
 801bc6c:	bf00      	nop
    }
}
 801bc6e:	bf00      	nop
 801bc70:	3708      	adds	r7, #8
 801bc72:	46bd      	mov	sp, r7
 801bc74:	bd80      	pop	{r7, pc}
 801bc76:	bf00      	nop
 801bc78:	20002144 	.word	0x20002144

0801bc7c <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bc7c:	b580      	push	{r7, lr}
 801bc7e:	b082      	sub	sp, #8
 801bc80:	af00      	add	r7, sp, #0
 801bc82:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801bc84:	4b04      	ldr	r3, [pc, #16]	@ (801bc98 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801bc86:	681b      	ldr	r3, [r3, #0]
 801bc88:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801bc8c:	4798      	blx	r3
}
 801bc8e:	bf00      	nop
 801bc90:	3708      	adds	r7, #8
 801bc92:	46bd      	mov	sp, r7
 801bc94:	bd80      	pop	{r7, pc}
 801bc96:	bf00      	nop
 801bc98:	20002144 	.word	0x20002144

0801bc9c <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bc9c:	b580      	push	{r7, lr}
 801bc9e:	b082      	sub	sp, #8
 801bca0:	af00      	add	r7, sp, #0
 801bca2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801bca4:	4b03      	ldr	r3, [pc, #12]	@ (801bcb4 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801bca6:	681b      	ldr	r3, [r3, #0]
 801bca8:	2020      	movs	r0, #32
 801bcaa:	4798      	blx	r3
}
 801bcac:	bf00      	nop
 801bcae:	3708      	adds	r7, #8
 801bcb0:	46bd      	mov	sp, r7
 801bcb2:	bd80      	pop	{r7, pc}
 801bcb4:	20002144 	.word	0x20002144

0801bcb8 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bcb8:	b580      	push	{r7, lr}
 801bcba:	b082      	sub	sp, #8
 801bcbc:	af00      	add	r7, sp, #0
 801bcbe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801bcc0:	4b03      	ldr	r3, [pc, #12]	@ (801bcd0 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801bcc2:	681b      	ldr	r3, [r3, #0]
 801bcc4:	2004      	movs	r0, #4
 801bcc6:	4798      	blx	r3
}
 801bcc8:	bf00      	nop
 801bcca:	3708      	adds	r7, #8
 801bccc:	46bd      	mov	sp, r7
 801bcce:	bd80      	pop	{r7, pc}
 801bcd0:	20002144 	.word	0x20002144

0801bcd4 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bcd4:	b580      	push	{r7, lr}
 801bcd6:	b082      	sub	sp, #8
 801bcd8:	af00      	add	r7, sp, #0
 801bcda:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801bcdc:	4b03      	ldr	r3, [pc, #12]	@ (801bcec <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801bcde:	681b      	ldr	r3, [r3, #0]
 801bce0:	2008      	movs	r0, #8
 801bce2:	4798      	blx	r3
}
 801bce4:	bf00      	nop
 801bce6:	3708      	adds	r7, #8
 801bce8:	46bd      	mov	sp, r7
 801bcea:	bd80      	pop	{r7, pc}
 801bcec:	20002144 	.word	0x20002144

0801bcf0 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bcf0:	b580      	push	{r7, lr}
 801bcf2:	b082      	sub	sp, #8
 801bcf4:	af00      	add	r7, sp, #0
 801bcf6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801bcf8:	4b03      	ldr	r3, [pc, #12]	@ (801bd08 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801bcfa:	681b      	ldr	r3, [r3, #0]
 801bcfc:	2010      	movs	r0, #16
 801bcfe:	4798      	blx	r3
}
 801bd00:	bf00      	nop
 801bd02:	3708      	adds	r7, #8
 801bd04:	46bd      	mov	sp, r7
 801bd06:	bd80      	pop	{r7, pc}
 801bd08:	20002144 	.word	0x20002144

0801bd0c <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd0c:	b580      	push	{r7, lr}
 801bd0e:	b082      	sub	sp, #8
 801bd10:	af00      	add	r7, sp, #0
 801bd12:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801bd14:	4b04      	ldr	r3, [pc, #16]	@ (801bd28 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801bd16:	681b      	ldr	r3, [r3, #0]
 801bd18:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801bd1c:	4798      	blx	r3
}
 801bd1e:	bf00      	nop
 801bd20:	3708      	adds	r7, #8
 801bd22:	46bd      	mov	sp, r7
 801bd24:	bd80      	pop	{r7, pc}
 801bd26:	bf00      	nop
 801bd28:	20002144 	.word	0x20002144

0801bd2c <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801bd2c:	b580      	push	{r7, lr}
 801bd2e:	b084      	sub	sp, #16
 801bd30:	af00      	add	r7, sp, #0
 801bd32:	4603      	mov	r3, r0
 801bd34:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801bd36:	f7f0 f892 	bl	800be5e <RBI_IsDCDC>
 801bd3a:	4603      	mov	r3, r0
 801bd3c:	2b01      	cmp	r3, #1
 801bd3e:	d112      	bne.n	801bd66 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801bd40:	f640 1023 	movw	r0, #2339	@ 0x923
 801bd44:	f7ff fe02 	bl	801b94c <SUBGRF_ReadRegister>
 801bd48:	4603      	mov	r3, r0
 801bd4a:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801bd4c:	7bfb      	ldrb	r3, [r7, #15]
 801bd4e:	f023 0306 	bic.w	r3, r3, #6
 801bd52:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801bd54:	7bfa      	ldrb	r2, [r7, #15]
 801bd56:	79fb      	ldrb	r3, [r7, #7]
 801bd58:	4313      	orrs	r3, r2
 801bd5a:	b2db      	uxtb	r3, r3
 801bd5c:	4619      	mov	r1, r3
 801bd5e:	f640 1023 	movw	r0, #2339	@ 0x923
 801bd62:	f7ff fdd1 	bl	801b908 <SUBGRF_WriteRegister>
  }
}
 801bd66:	bf00      	nop
 801bd68:	3710      	adds	r7, #16
 801bd6a:	46bd      	mov	sp, r7
 801bd6c:	bd80      	pop	{r7, pc}
	...

0801bd70 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801bd70:	b480      	push	{r7}
 801bd72:	b085      	sub	sp, #20
 801bd74:	af00      	add	r7, sp, #0
 801bd76:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801bd78:	687b      	ldr	r3, [r7, #4]
 801bd7a:	2b00      	cmp	r3, #0
 801bd7c:	d101      	bne.n	801bd82 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801bd7e:	231f      	movs	r3, #31
 801bd80:	e017      	b.n	801bdb2 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801bd82:	2300      	movs	r3, #0
 801bd84:	73fb      	strb	r3, [r7, #15]
 801bd86:	e00f      	b.n	801bda8 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801bd88:	7bfb      	ldrb	r3, [r7, #15]
 801bd8a:	4a0c      	ldr	r2, [pc, #48]	@ (801bdbc <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801bd8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801bd90:	687a      	ldr	r2, [r7, #4]
 801bd92:	429a      	cmp	r2, r3
 801bd94:	d205      	bcs.n	801bda2 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801bd96:	7bfb      	ldrb	r3, [r7, #15]
 801bd98:	4a08      	ldr	r2, [pc, #32]	@ (801bdbc <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801bd9a:	00db      	lsls	r3, r3, #3
 801bd9c:	4413      	add	r3, r2
 801bd9e:	791b      	ldrb	r3, [r3, #4]
 801bda0:	e007      	b.n	801bdb2 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801bda2:	7bfb      	ldrb	r3, [r7, #15]
 801bda4:	3301      	adds	r3, #1
 801bda6:	73fb      	strb	r3, [r7, #15]
 801bda8:	7bfb      	ldrb	r3, [r7, #15]
 801bdaa:	2b15      	cmp	r3, #21
 801bdac:	d9ec      	bls.n	801bd88 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801bdae:	bf00      	nop
 801bdb0:	e7fd      	b.n	801bdae <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801bdb2:	4618      	mov	r0, r3
 801bdb4:	3714      	adds	r7, #20
 801bdb6:	46bd      	mov	sp, r7
 801bdb8:	bc80      	pop	{r7}
 801bdba:	4770      	bx	lr
 801bdbc:	0802156c 	.word	0x0802156c

0801bdc0 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801bdc0:	b580      	push	{r7, lr}
 801bdc2:	b08a      	sub	sp, #40	@ 0x28
 801bdc4:	af00      	add	r7, sp, #0
 801bdc6:	6078      	str	r0, [r7, #4]
 801bdc8:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801bdca:	4b35      	ldr	r3, [pc, #212]	@ (801bea0 <SUBGRF_GetCFO+0xe0>)
 801bdcc:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801bdce:	f640 0007 	movw	r0, #2055	@ 0x807
 801bdd2:	f7ff fdbb 	bl	801b94c <SUBGRF_ReadRegister>
 801bdd6:	4603      	mov	r3, r0
 801bdd8:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801bdda:	7ffb      	ldrb	r3, [r7, #31]
 801bddc:	08db      	lsrs	r3, r3, #3
 801bdde:	b2db      	uxtb	r3, r3
 801bde0:	f003 0303 	and.w	r3, r3, #3
 801bde4:	3328      	adds	r3, #40	@ 0x28
 801bde6:	443b      	add	r3, r7
 801bde8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801bdec:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801bdee:	7ffb      	ldrb	r3, [r7, #31]
 801bdf0:	f003 0307 	and.w	r3, r3, #7
 801bdf4:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801bdf6:	7fba      	ldrb	r2, [r7, #30]
 801bdf8:	7f7b      	ldrb	r3, [r7, #29]
 801bdfa:	3301      	adds	r3, #1
 801bdfc:	fa02 f303 	lsl.w	r3, r2, r3
 801be00:	461a      	mov	r2, r3
 801be02:	4b28      	ldr	r3, [pc, #160]	@ (801bea4 <SUBGRF_GetCFO+0xe4>)
 801be04:	fbb3 f3f2 	udiv	r3, r3, r2
 801be08:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801be0a:	69ba      	ldr	r2, [r7, #24]
 801be0c:	687b      	ldr	r3, [r7, #4]
 801be0e:	fbb2 f3f3 	udiv	r3, r2, r3
 801be12:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801be14:	2301      	movs	r3, #1
 801be16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801be1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801be1e:	697a      	ldr	r2, [r7, #20]
 801be20:	fb02 f303 	mul.w	r3, r2, r3
 801be24:	2b07      	cmp	r3, #7
 801be26:	d802      	bhi.n	801be2e <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801be28:	2302      	movs	r3, #2
 801be2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801be2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801be32:	697a      	ldr	r2, [r7, #20]
 801be34:	fb02 f303 	mul.w	r3, r2, r3
 801be38:	2b03      	cmp	r3, #3
 801be3a:	d802      	bhi.n	801be42 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801be3c:	2304      	movs	r3, #4
 801be3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801be42:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801be46:	69bb      	ldr	r3, [r7, #24]
 801be48:	fb02 f303 	mul.w	r3, r2, r3
 801be4c:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801be4e:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801be52:	f7ff fd7b 	bl	801b94c <SUBGRF_ReadRegister>
 801be56:	4603      	mov	r3, r0
 801be58:	021b      	lsls	r3, r3, #8
 801be5a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801be5e:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801be60:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801be64:	f7ff fd72 	bl	801b94c <SUBGRF_ReadRegister>
 801be68:	4603      	mov	r3, r0
 801be6a:	461a      	mov	r2, r3
 801be6c:	6a3b      	ldr	r3, [r7, #32]
 801be6e:	4313      	orrs	r3, r2
 801be70:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801be72:	6a3b      	ldr	r3, [r7, #32]
 801be74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801be78:	2b00      	cmp	r3, #0
 801be7a:	d005      	beq.n	801be88 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801be7c:	6a3b      	ldr	r3, [r7, #32]
 801be7e:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801be82:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801be86:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801be88:	693b      	ldr	r3, [r7, #16]
 801be8a:	095b      	lsrs	r3, r3, #5
 801be8c:	6a3a      	ldr	r2, [r7, #32]
 801be8e:	fb02 f303 	mul.w	r3, r2, r3
 801be92:	11da      	asrs	r2, r3, #7
 801be94:	683b      	ldr	r3, [r7, #0]
 801be96:	601a      	str	r2, [r3, #0]
}
 801be98:	bf00      	nop
 801be9a:	3728      	adds	r7, #40	@ 0x28
 801be9c:	46bd      	mov	sp, r7
 801be9e:	bd80      	pop	{r7, pc}
 801bea0:	0c0a0804 	.word	0x0c0a0804
 801bea4:	01e84800 	.word	0x01e84800

0801bea8 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801bea8:	b480      	push	{r7}
 801beaa:	b087      	sub	sp, #28
 801beac:	af00      	add	r7, sp, #0
 801beae:	4603      	mov	r3, r0
 801beb0:	60b9      	str	r1, [r7, #8]
 801beb2:	607a      	str	r2, [r7, #4]
 801beb4:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801beb6:	2300      	movs	r3, #0
 801beb8:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801beba:	f04f 33ff 	mov.w	r3, #4294967295
 801bebe:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801bec0:	697b      	ldr	r3, [r7, #20]
}
 801bec2:	4618      	mov	r0, r3
 801bec4:	371c      	adds	r7, #28
 801bec6:	46bd      	mov	sp, r7
 801bec8:	bc80      	pop	{r7}
 801beca:	4770      	bx	lr

0801becc <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801becc:	b480      	push	{r7}
 801bece:	b087      	sub	sp, #28
 801bed0:	af00      	add	r7, sp, #0
 801bed2:	4603      	mov	r3, r0
 801bed4:	60b9      	str	r1, [r7, #8]
 801bed6:	607a      	str	r2, [r7, #4]
 801bed8:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801beda:	2300      	movs	r3, #0
 801bedc:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801bede:	f04f 33ff 	mov.w	r3, #4294967295
 801bee2:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801bee4:	697b      	ldr	r3, [r7, #20]
}
 801bee6:	4618      	mov	r0, r3
 801bee8:	371c      	adds	r7, #28
 801beea:	46bd      	mov	sp, r7
 801beec:	bc80      	pop	{r7}
 801beee:	4770      	bx	lr

0801bef0 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801bef0:	b480      	push	{r7}
 801bef2:	b085      	sub	sp, #20
 801bef4:	af00      	add	r7, sp, #0
 801bef6:	60f8      	str	r0, [r7, #12]
 801bef8:	60b9      	str	r1, [r7, #8]
 801befa:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801befc:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801bf00:	4618      	mov	r0, r3
 801bf02:	3714      	adds	r7, #20
 801bf04:	46bd      	mov	sp, r7
 801bf06:	bc80      	pop	{r7}
 801bf08:	4770      	bx	lr

0801bf0a <RFW_DeInit>:

void RFW_DeInit( void )
{
 801bf0a:	b480      	push	{r7}
 801bf0c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801bf0e:	bf00      	nop
 801bf10:	46bd      	mov	sp, r7
 801bf12:	bc80      	pop	{r7}
 801bf14:	4770      	bx	lr

0801bf16 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801bf16:	b480      	push	{r7}
 801bf18:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801bf1a:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801bf1c:	4618      	mov	r0, r3
 801bf1e:	46bd      	mov	sp, r7
 801bf20:	bc80      	pop	{r7}
 801bf22:	4770      	bx	lr

0801bf24 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801bf24:	b480      	push	{r7}
 801bf26:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801bf28:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801bf2a:	4618      	mov	r0, r3
 801bf2c:	46bd      	mov	sp, r7
 801bf2e:	bc80      	pop	{r7}
 801bf30:	4770      	bx	lr

0801bf32 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801bf32:	b480      	push	{r7}
 801bf34:	b083      	sub	sp, #12
 801bf36:	af00      	add	r7, sp, #0
 801bf38:	4603      	mov	r3, r0
 801bf3a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801bf3c:	bf00      	nop
 801bf3e:	370c      	adds	r7, #12
 801bf40:	46bd      	mov	sp, r7
 801bf42:	bc80      	pop	{r7}
 801bf44:	4770      	bx	lr

0801bf46 <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801bf46:	b480      	push	{r7}
 801bf48:	b087      	sub	sp, #28
 801bf4a:	af00      	add	r7, sp, #0
 801bf4c:	60f8      	str	r0, [r7, #12]
 801bf4e:	460b      	mov	r3, r1
 801bf50:	607a      	str	r2, [r7, #4]
 801bf52:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801bf54:	f04f 33ff 	mov.w	r3, #4294967295
 801bf58:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801bf5a:	697b      	ldr	r3, [r7, #20]
}
 801bf5c:	4618      	mov	r0, r3
 801bf5e:	371c      	adds	r7, #28
 801bf60:	46bd      	mov	sp, r7
 801bf62:	bc80      	pop	{r7}
 801bf64:	4770      	bx	lr

0801bf66 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801bf66:	b480      	push	{r7}
 801bf68:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801bf6a:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801bf6e:	4618      	mov	r0, r3
 801bf70:	46bd      	mov	sp, r7
 801bf72:	bc80      	pop	{r7}
 801bf74:	4770      	bx	lr

0801bf76 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801bf76:	b480      	push	{r7}
 801bf78:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801bf7a:	bf00      	nop
 801bf7c:	46bd      	mov	sp, r7
 801bf7e:	bc80      	pop	{r7}
 801bf80:	4770      	bx	lr

0801bf82 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801bf82:	b480      	push	{r7}
 801bf84:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801bf86:	bf00      	nop
 801bf88:	46bd      	mov	sp, r7
 801bf8a:	bc80      	pop	{r7}
 801bf8c:	4770      	bx	lr

0801bf8e <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801bf8e:	b480      	push	{r7}
 801bf90:	b083      	sub	sp, #12
 801bf92:	af00      	add	r7, sp, #0
 801bf94:	4603      	mov	r3, r0
 801bf96:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801bf98:	bf00      	nop
 801bf9a:	370c      	adds	r7, #12
 801bf9c:	46bd      	mov	sp, r7
 801bf9e:	bc80      	pop	{r7}
 801bfa0:	4770      	bx	lr
	...

0801bfa4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801bfa4:	b480      	push	{r7}
 801bfa6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801bfa8:	4b04      	ldr	r3, [pc, #16]	@ (801bfbc <UTIL_LPM_Init+0x18>)
 801bfaa:	2200      	movs	r2, #0
 801bfac:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801bfae:	4b04      	ldr	r3, [pc, #16]	@ (801bfc0 <UTIL_LPM_Init+0x1c>)
 801bfb0:	2200      	movs	r2, #0
 801bfb2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801bfb4:	bf00      	nop
 801bfb6:	46bd      	mov	sp, r7
 801bfb8:	bc80      	pop	{r7}
 801bfba:	4770      	bx	lr
 801bfbc:	20002148 	.word	0x20002148
 801bfc0:	2000214c 	.word	0x2000214c

0801bfc4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801bfc4:	b480      	push	{r7}
 801bfc6:	b087      	sub	sp, #28
 801bfc8:	af00      	add	r7, sp, #0
 801bfca:	6078      	str	r0, [r7, #4]
 801bfcc:	460b      	mov	r3, r1
 801bfce:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bfd0:	f3ef 8310 	mrs	r3, PRIMASK
 801bfd4:	613b      	str	r3, [r7, #16]
  return(result);
 801bfd6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801bfd8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bfda:	b672      	cpsid	i
}
 801bfdc:	bf00      	nop
  
  switch( state )
 801bfde:	78fb      	ldrb	r3, [r7, #3]
 801bfe0:	2b00      	cmp	r3, #0
 801bfe2:	d008      	beq.n	801bff6 <UTIL_LPM_SetStopMode+0x32>
 801bfe4:	2b01      	cmp	r3, #1
 801bfe6:	d10e      	bne.n	801c006 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801bfe8:	4b0d      	ldr	r3, [pc, #52]	@ (801c020 <UTIL_LPM_SetStopMode+0x5c>)
 801bfea:	681a      	ldr	r2, [r3, #0]
 801bfec:	687b      	ldr	r3, [r7, #4]
 801bfee:	4313      	orrs	r3, r2
 801bff0:	4a0b      	ldr	r2, [pc, #44]	@ (801c020 <UTIL_LPM_SetStopMode+0x5c>)
 801bff2:	6013      	str	r3, [r2, #0]
      break;
 801bff4:	e008      	b.n	801c008 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801bff6:	687b      	ldr	r3, [r7, #4]
 801bff8:	43da      	mvns	r2, r3
 801bffa:	4b09      	ldr	r3, [pc, #36]	@ (801c020 <UTIL_LPM_SetStopMode+0x5c>)
 801bffc:	681b      	ldr	r3, [r3, #0]
 801bffe:	4013      	ands	r3, r2
 801c000:	4a07      	ldr	r2, [pc, #28]	@ (801c020 <UTIL_LPM_SetStopMode+0x5c>)
 801c002:	6013      	str	r3, [r2, #0]
      break;
 801c004:	e000      	b.n	801c008 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801c006:	bf00      	nop
 801c008:	697b      	ldr	r3, [r7, #20]
 801c00a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c00c:	68fb      	ldr	r3, [r7, #12]
 801c00e:	f383 8810 	msr	PRIMASK, r3
}
 801c012:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c014:	bf00      	nop
 801c016:	371c      	adds	r7, #28
 801c018:	46bd      	mov	sp, r7
 801c01a:	bc80      	pop	{r7}
 801c01c:	4770      	bx	lr
 801c01e:	bf00      	nop
 801c020:	20002148 	.word	0x20002148

0801c024 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c024:	b480      	push	{r7}
 801c026:	b087      	sub	sp, #28
 801c028:	af00      	add	r7, sp, #0
 801c02a:	6078      	str	r0, [r7, #4]
 801c02c:	460b      	mov	r3, r1
 801c02e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c030:	f3ef 8310 	mrs	r3, PRIMASK
 801c034:	613b      	str	r3, [r7, #16]
  return(result);
 801c036:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c038:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c03a:	b672      	cpsid	i
}
 801c03c:	bf00      	nop
  
  switch(state)
 801c03e:	78fb      	ldrb	r3, [r7, #3]
 801c040:	2b00      	cmp	r3, #0
 801c042:	d008      	beq.n	801c056 <UTIL_LPM_SetOffMode+0x32>
 801c044:	2b01      	cmp	r3, #1
 801c046:	d10e      	bne.n	801c066 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801c048:	4b0d      	ldr	r3, [pc, #52]	@ (801c080 <UTIL_LPM_SetOffMode+0x5c>)
 801c04a:	681a      	ldr	r2, [r3, #0]
 801c04c:	687b      	ldr	r3, [r7, #4]
 801c04e:	4313      	orrs	r3, r2
 801c050:	4a0b      	ldr	r2, [pc, #44]	@ (801c080 <UTIL_LPM_SetOffMode+0x5c>)
 801c052:	6013      	str	r3, [r2, #0]
      break;
 801c054:	e008      	b.n	801c068 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801c056:	687b      	ldr	r3, [r7, #4]
 801c058:	43da      	mvns	r2, r3
 801c05a:	4b09      	ldr	r3, [pc, #36]	@ (801c080 <UTIL_LPM_SetOffMode+0x5c>)
 801c05c:	681b      	ldr	r3, [r3, #0]
 801c05e:	4013      	ands	r3, r2
 801c060:	4a07      	ldr	r2, [pc, #28]	@ (801c080 <UTIL_LPM_SetOffMode+0x5c>)
 801c062:	6013      	str	r3, [r2, #0]
      break;
 801c064:	e000      	b.n	801c068 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801c066:	bf00      	nop
 801c068:	697b      	ldr	r3, [r7, #20]
 801c06a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c06c:	68fb      	ldr	r3, [r7, #12]
 801c06e:	f383 8810 	msr	PRIMASK, r3
}
 801c072:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c074:	bf00      	nop
 801c076:	371c      	adds	r7, #28
 801c078:	46bd      	mov	sp, r7
 801c07a:	bc80      	pop	{r7}
 801c07c:	4770      	bx	lr
 801c07e:	bf00      	nop
 801c080:	2000214c 	.word	0x2000214c

0801c084 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801c084:	b580      	push	{r7, lr}
 801c086:	b084      	sub	sp, #16
 801c088:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c08a:	f3ef 8310 	mrs	r3, PRIMASK
 801c08e:	60bb      	str	r3, [r7, #8]
  return(result);
 801c090:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801c092:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801c094:	b672      	cpsid	i
}
 801c096:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801c098:	4b12      	ldr	r3, [pc, #72]	@ (801c0e4 <UTIL_LPM_EnterLowPower+0x60>)
 801c09a:	681b      	ldr	r3, [r3, #0]
 801c09c:	2b00      	cmp	r3, #0
 801c09e:	d006      	beq.n	801c0ae <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801c0a0:	4b11      	ldr	r3, [pc, #68]	@ (801c0e8 <UTIL_LPM_EnterLowPower+0x64>)
 801c0a2:	681b      	ldr	r3, [r3, #0]
 801c0a4:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801c0a6:	4b10      	ldr	r3, [pc, #64]	@ (801c0e8 <UTIL_LPM_EnterLowPower+0x64>)
 801c0a8:	685b      	ldr	r3, [r3, #4]
 801c0aa:	4798      	blx	r3
 801c0ac:	e010      	b.n	801c0d0 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801c0ae:	4b0f      	ldr	r3, [pc, #60]	@ (801c0ec <UTIL_LPM_EnterLowPower+0x68>)
 801c0b0:	681b      	ldr	r3, [r3, #0]
 801c0b2:	2b00      	cmp	r3, #0
 801c0b4:	d006      	beq.n	801c0c4 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801c0b6:	4b0c      	ldr	r3, [pc, #48]	@ (801c0e8 <UTIL_LPM_EnterLowPower+0x64>)
 801c0b8:	689b      	ldr	r3, [r3, #8]
 801c0ba:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801c0bc:	4b0a      	ldr	r3, [pc, #40]	@ (801c0e8 <UTIL_LPM_EnterLowPower+0x64>)
 801c0be:	68db      	ldr	r3, [r3, #12]
 801c0c0:	4798      	blx	r3
 801c0c2:	e005      	b.n	801c0d0 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801c0c4:	4b08      	ldr	r3, [pc, #32]	@ (801c0e8 <UTIL_LPM_EnterLowPower+0x64>)
 801c0c6:	691b      	ldr	r3, [r3, #16]
 801c0c8:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801c0ca:	4b07      	ldr	r3, [pc, #28]	@ (801c0e8 <UTIL_LPM_EnterLowPower+0x64>)
 801c0cc:	695b      	ldr	r3, [r3, #20]
 801c0ce:	4798      	blx	r3
 801c0d0:	68fb      	ldr	r3, [r7, #12]
 801c0d2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c0d4:	687b      	ldr	r3, [r7, #4]
 801c0d6:	f383 8810 	msr	PRIMASK, r3
}
 801c0da:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801c0dc:	bf00      	nop
 801c0de:	3710      	adds	r7, #16
 801c0e0:	46bd      	mov	sp, r7
 801c0e2:	bd80      	pop	{r7, pc}
 801c0e4:	20002148 	.word	0x20002148
 801c0e8:	08020f5c 	.word	0x08020f5c
 801c0ec:	2000214c 	.word	0x2000214c

0801c0f0 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801c0f0:	b480      	push	{r7}
 801c0f2:	b087      	sub	sp, #28
 801c0f4:	af00      	add	r7, sp, #0
 801c0f6:	60f8      	str	r0, [r7, #12]
 801c0f8:	60b9      	str	r1, [r7, #8]
 801c0fa:	4613      	mov	r3, r2
 801c0fc:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801c0fe:	68fb      	ldr	r3, [r7, #12]
 801c100:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801c102:	68bb      	ldr	r3, [r7, #8]
 801c104:	613b      	str	r3, [r7, #16]

  while( size-- )
 801c106:	e007      	b.n	801c118 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801c108:	693a      	ldr	r2, [r7, #16]
 801c10a:	1c53      	adds	r3, r2, #1
 801c10c:	613b      	str	r3, [r7, #16]
 801c10e:	697b      	ldr	r3, [r7, #20]
 801c110:	1c59      	adds	r1, r3, #1
 801c112:	6179      	str	r1, [r7, #20]
 801c114:	7812      	ldrb	r2, [r2, #0]
 801c116:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c118:	88fb      	ldrh	r3, [r7, #6]
 801c11a:	1e5a      	subs	r2, r3, #1
 801c11c:	80fa      	strh	r2, [r7, #6]
 801c11e:	2b00      	cmp	r3, #0
 801c120:	d1f2      	bne.n	801c108 <UTIL_MEM_cpy_8+0x18>
    }
}
 801c122:	bf00      	nop
 801c124:	bf00      	nop
 801c126:	371c      	adds	r7, #28
 801c128:	46bd      	mov	sp, r7
 801c12a:	bc80      	pop	{r7}
 801c12c:	4770      	bx	lr

0801c12e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801c12e:	b480      	push	{r7}
 801c130:	b085      	sub	sp, #20
 801c132:	af00      	add	r7, sp, #0
 801c134:	6078      	str	r0, [r7, #4]
 801c136:	460b      	mov	r3, r1
 801c138:	70fb      	strb	r3, [r7, #3]
 801c13a:	4613      	mov	r3, r2
 801c13c:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801c13e:	687b      	ldr	r3, [r7, #4]
 801c140:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801c142:	e004      	b.n	801c14e <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801c144:	68fb      	ldr	r3, [r7, #12]
 801c146:	1c5a      	adds	r2, r3, #1
 801c148:	60fa      	str	r2, [r7, #12]
 801c14a:	78fa      	ldrb	r2, [r7, #3]
 801c14c:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c14e:	883b      	ldrh	r3, [r7, #0]
 801c150:	1e5a      	subs	r2, r3, #1
 801c152:	803a      	strh	r2, [r7, #0]
 801c154:	2b00      	cmp	r3, #0
 801c156:	d1f5      	bne.n	801c144 <UTIL_MEM_set_8+0x16>
  }
}
 801c158:	bf00      	nop
 801c15a:	bf00      	nop
 801c15c:	3714      	adds	r7, #20
 801c15e:	46bd      	mov	sp, r7
 801c160:	bc80      	pop	{r7}
 801c162:	4770      	bx	lr

0801c164 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801c164:	b082      	sub	sp, #8
 801c166:	b480      	push	{r7}
 801c168:	b087      	sub	sp, #28
 801c16a:	af00      	add	r7, sp, #0
 801c16c:	60f8      	str	r0, [r7, #12]
 801c16e:	1d38      	adds	r0, r7, #4
 801c170:	e880 0006 	stmia.w	r0, {r1, r2}
 801c174:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801c176:	2300      	movs	r3, #0
 801c178:	613b      	str	r3, [r7, #16]
 801c17a:	2300      	movs	r3, #0
 801c17c:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801c17e:	687a      	ldr	r2, [r7, #4]
 801c180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c182:	4413      	add	r3, r2
 801c184:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801c186:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c18a:	b29a      	uxth	r2, r3
 801c18c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801c190:	b29b      	uxth	r3, r3
 801c192:	4413      	add	r3, r2
 801c194:	b29b      	uxth	r3, r3
 801c196:	b21b      	sxth	r3, r3
 801c198:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801c19a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c19e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801c1a2:	db0a      	blt.n	801c1ba <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801c1a4:	693b      	ldr	r3, [r7, #16]
 801c1a6:	3301      	adds	r3, #1
 801c1a8:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801c1aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c1ae:	b29b      	uxth	r3, r3
 801c1b0:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801c1b4:	b29b      	uxth	r3, r3
 801c1b6:	b21b      	sxth	r3, r3
 801c1b8:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c1ba:	68fb      	ldr	r3, [r7, #12]
 801c1bc:	461a      	mov	r2, r3
 801c1be:	f107 0310 	add.w	r3, r7, #16
 801c1c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c1c6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c1ca:	68f8      	ldr	r0, [r7, #12]
 801c1cc:	371c      	adds	r7, #28
 801c1ce:	46bd      	mov	sp, r7
 801c1d0:	bc80      	pop	{r7}
 801c1d2:	b002      	add	sp, #8
 801c1d4:	4770      	bx	lr

0801c1d6 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801c1d6:	b082      	sub	sp, #8
 801c1d8:	b480      	push	{r7}
 801c1da:	b087      	sub	sp, #28
 801c1dc:	af00      	add	r7, sp, #0
 801c1de:	60f8      	str	r0, [r7, #12]
 801c1e0:	1d38      	adds	r0, r7, #4
 801c1e2:	e880 0006 	stmia.w	r0, {r1, r2}
 801c1e6:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801c1e8:	2300      	movs	r3, #0
 801c1ea:	613b      	str	r3, [r7, #16]
 801c1ec:	2300      	movs	r3, #0
 801c1ee:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801c1f0:	687a      	ldr	r2, [r7, #4]
 801c1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c1f4:	1ad3      	subs	r3, r2, r3
 801c1f6:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801c1f8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c1fc:	b29a      	uxth	r2, r3
 801c1fe:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801c202:	b29b      	uxth	r3, r3
 801c204:	1ad3      	subs	r3, r2, r3
 801c206:	b29b      	uxth	r3, r3
 801c208:	b21b      	sxth	r3, r3
 801c20a:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801c20c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c210:	2b00      	cmp	r3, #0
 801c212:	da0a      	bge.n	801c22a <SysTimeSub+0x54>
  {
    c.Seconds--;
 801c214:	693b      	ldr	r3, [r7, #16]
 801c216:	3b01      	subs	r3, #1
 801c218:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801c21a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c21e:	b29b      	uxth	r3, r3
 801c220:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801c224:	b29b      	uxth	r3, r3
 801c226:	b21b      	sxth	r3, r3
 801c228:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c22a:	68fb      	ldr	r3, [r7, #12]
 801c22c:	461a      	mov	r2, r3
 801c22e:	f107 0310 	add.w	r3, r7, #16
 801c232:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c236:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c23a:	68f8      	ldr	r0, [r7, #12]
 801c23c:	371c      	adds	r7, #28
 801c23e:	46bd      	mov	sp, r7
 801c240:	bc80      	pop	{r7}
 801c242:	b002      	add	sp, #8
 801c244:	4770      	bx	lr
	...

0801c248 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801c248:	b580      	push	{r7, lr}
 801c24a:	b088      	sub	sp, #32
 801c24c:	af02      	add	r7, sp, #8
 801c24e:	463b      	mov	r3, r7
 801c250:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c254:	2300      	movs	r3, #0
 801c256:	60bb      	str	r3, [r7, #8]
 801c258:	2300      	movs	r3, #0
 801c25a:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c25c:	4b10      	ldr	r3, [pc, #64]	@ (801c2a0 <SysTimeSet+0x58>)
 801c25e:	691b      	ldr	r3, [r3, #16]
 801c260:	f107 0208 	add.w	r2, r7, #8
 801c264:	3204      	adds	r2, #4
 801c266:	4610      	mov	r0, r2
 801c268:	4798      	blx	r3
 801c26a:	4603      	mov	r3, r0
 801c26c:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801c26e:	f107 0010 	add.w	r0, r7, #16
 801c272:	68fb      	ldr	r3, [r7, #12]
 801c274:	9300      	str	r3, [sp, #0]
 801c276:	68bb      	ldr	r3, [r7, #8]
 801c278:	463a      	mov	r2, r7
 801c27a:	ca06      	ldmia	r2, {r1, r2}
 801c27c:	f7ff ffab 	bl	801c1d6 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801c280:	4b07      	ldr	r3, [pc, #28]	@ (801c2a0 <SysTimeSet+0x58>)
 801c282:	681b      	ldr	r3, [r3, #0]
 801c284:	693a      	ldr	r2, [r7, #16]
 801c286:	4610      	mov	r0, r2
 801c288:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801c28a:	4b05      	ldr	r3, [pc, #20]	@ (801c2a0 <SysTimeSet+0x58>)
 801c28c:	689b      	ldr	r3, [r3, #8]
 801c28e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801c292:	4610      	mov	r0, r2
 801c294:	4798      	blx	r3
}
 801c296:	bf00      	nop
 801c298:	3718      	adds	r7, #24
 801c29a:	46bd      	mov	sp, r7
 801c29c:	bd80      	pop	{r7, pc}
 801c29e:	bf00      	nop
 801c2a0:	08021040 	.word	0x08021040

0801c2a4 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801c2a4:	b580      	push	{r7, lr}
 801c2a6:	b08a      	sub	sp, #40	@ 0x28
 801c2a8:	af02      	add	r7, sp, #8
 801c2aa:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c2ac:	2300      	movs	r3, #0
 801c2ae:	61bb      	str	r3, [r7, #24]
 801c2b0:	2300      	movs	r3, #0
 801c2b2:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801c2b4:	2300      	movs	r3, #0
 801c2b6:	613b      	str	r3, [r7, #16]
 801c2b8:	2300      	movs	r3, #0
 801c2ba:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c2bc:	4b14      	ldr	r3, [pc, #80]	@ (801c310 <SysTimeGet+0x6c>)
 801c2be:	691b      	ldr	r3, [r3, #16]
 801c2c0:	f107 0218 	add.w	r2, r7, #24
 801c2c4:	3204      	adds	r2, #4
 801c2c6:	4610      	mov	r0, r2
 801c2c8:	4798      	blx	r3
 801c2ca:	4603      	mov	r3, r0
 801c2cc:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c2ce:	4b10      	ldr	r3, [pc, #64]	@ (801c310 <SysTimeGet+0x6c>)
 801c2d0:	68db      	ldr	r3, [r3, #12]
 801c2d2:	4798      	blx	r3
 801c2d4:	4603      	mov	r3, r0
 801c2d6:	b21b      	sxth	r3, r3
 801c2d8:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c2da:	4b0d      	ldr	r3, [pc, #52]	@ (801c310 <SysTimeGet+0x6c>)
 801c2dc:	685b      	ldr	r3, [r3, #4]
 801c2de:	4798      	blx	r3
 801c2e0:	4603      	mov	r3, r0
 801c2e2:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801c2e4:	f107 0010 	add.w	r0, r7, #16
 801c2e8:	69fb      	ldr	r3, [r7, #28]
 801c2ea:	9300      	str	r3, [sp, #0]
 801c2ec:	69bb      	ldr	r3, [r7, #24]
 801c2ee:	f107 0208 	add.w	r2, r7, #8
 801c2f2:	ca06      	ldmia	r2, {r1, r2}
 801c2f4:	f7ff ff36 	bl	801c164 <SysTimeAdd>

  return sysTime;
 801c2f8:	687b      	ldr	r3, [r7, #4]
 801c2fa:	461a      	mov	r2, r3
 801c2fc:	f107 0310 	add.w	r3, r7, #16
 801c300:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c304:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c308:	6878      	ldr	r0, [r7, #4]
 801c30a:	3720      	adds	r7, #32
 801c30c:	46bd      	mov	sp, r7
 801c30e:	bd80      	pop	{r7, pc}
 801c310:	08021040 	.word	0x08021040

0801c314 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801c314:	b580      	push	{r7, lr}
 801c316:	b084      	sub	sp, #16
 801c318:	af00      	add	r7, sp, #0
 801c31a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c31c:	2300      	movs	r3, #0
 801c31e:	60bb      	str	r3, [r7, #8]
 801c320:	2300      	movs	r3, #0
 801c322:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c324:	4b0a      	ldr	r3, [pc, #40]	@ (801c350 <SysTimeGetMcuTime+0x3c>)
 801c326:	691b      	ldr	r3, [r3, #16]
 801c328:	f107 0208 	add.w	r2, r7, #8
 801c32c:	3204      	adds	r2, #4
 801c32e:	4610      	mov	r0, r2
 801c330:	4798      	blx	r3
 801c332:	4603      	mov	r3, r0
 801c334:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801c336:	687b      	ldr	r3, [r7, #4]
 801c338:	461a      	mov	r2, r3
 801c33a:	f107 0308 	add.w	r3, r7, #8
 801c33e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c342:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c346:	6878      	ldr	r0, [r7, #4]
 801c348:	3710      	adds	r7, #16
 801c34a:	46bd      	mov	sp, r7
 801c34c:	bd80      	pop	{r7, pc}
 801c34e:	bf00      	nop
 801c350:	08021040 	.word	0x08021040

0801c354 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801c354:	b480      	push	{r7}
 801c356:	b085      	sub	sp, #20
 801c358:	af00      	add	r7, sp, #0
 801c35a:	6078      	str	r0, [r7, #4]
  int i = 0;
 801c35c:	2300      	movs	r3, #0
 801c35e:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801c360:	e00e      	b.n	801c380 <ee_skip_atoi+0x2c>
 801c362:	68fa      	ldr	r2, [r7, #12]
 801c364:	4613      	mov	r3, r2
 801c366:	009b      	lsls	r3, r3, #2
 801c368:	4413      	add	r3, r2
 801c36a:	005b      	lsls	r3, r3, #1
 801c36c:	4618      	mov	r0, r3
 801c36e:	687b      	ldr	r3, [r7, #4]
 801c370:	681b      	ldr	r3, [r3, #0]
 801c372:	1c59      	adds	r1, r3, #1
 801c374:	687a      	ldr	r2, [r7, #4]
 801c376:	6011      	str	r1, [r2, #0]
 801c378:	781b      	ldrb	r3, [r3, #0]
 801c37a:	4403      	add	r3, r0
 801c37c:	3b30      	subs	r3, #48	@ 0x30
 801c37e:	60fb      	str	r3, [r7, #12]
 801c380:	687b      	ldr	r3, [r7, #4]
 801c382:	681b      	ldr	r3, [r3, #0]
 801c384:	781b      	ldrb	r3, [r3, #0]
 801c386:	2b2f      	cmp	r3, #47	@ 0x2f
 801c388:	d904      	bls.n	801c394 <ee_skip_atoi+0x40>
 801c38a:	687b      	ldr	r3, [r7, #4]
 801c38c:	681b      	ldr	r3, [r3, #0]
 801c38e:	781b      	ldrb	r3, [r3, #0]
 801c390:	2b39      	cmp	r3, #57	@ 0x39
 801c392:	d9e6      	bls.n	801c362 <ee_skip_atoi+0xe>
  return i;
 801c394:	68fb      	ldr	r3, [r7, #12]
}
 801c396:	4618      	mov	r0, r3
 801c398:	3714      	adds	r7, #20
 801c39a:	46bd      	mov	sp, r7
 801c39c:	bc80      	pop	{r7}
 801c39e:	4770      	bx	lr

0801c3a0 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801c3a0:	b480      	push	{r7}
 801c3a2:	b099      	sub	sp, #100	@ 0x64
 801c3a4:	af00      	add	r7, sp, #0
 801c3a6:	60f8      	str	r0, [r7, #12]
 801c3a8:	60b9      	str	r1, [r7, #8]
 801c3aa:	607a      	str	r2, [r7, #4]
 801c3ac:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801c3ae:	4b71      	ldr	r3, [pc, #452]	@ (801c574 <ee_number+0x1d4>)
 801c3b0:	681b      	ldr	r3, [r3, #0]
 801c3b2:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801c3b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c3b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c3ba:	2b00      	cmp	r3, #0
 801c3bc:	d002      	beq.n	801c3c4 <ee_number+0x24>
 801c3be:	4b6e      	ldr	r3, [pc, #440]	@ (801c578 <ee_number+0x1d8>)
 801c3c0:	681b      	ldr	r3, [r3, #0]
 801c3c2:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801c3c4:	683b      	ldr	r3, [r7, #0]
 801c3c6:	2b01      	cmp	r3, #1
 801c3c8:	dd02      	ble.n	801c3d0 <ee_number+0x30>
 801c3ca:	683b      	ldr	r3, [r7, #0]
 801c3cc:	2b24      	cmp	r3, #36	@ 0x24
 801c3ce:	dd01      	ble.n	801c3d4 <ee_number+0x34>
 801c3d0:	2300      	movs	r3, #0
 801c3d2:	e0ca      	b.n	801c56a <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801c3d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c3d6:	f003 0301 	and.w	r3, r3, #1
 801c3da:	2b00      	cmp	r3, #0
 801c3dc:	d001      	beq.n	801c3e2 <ee_number+0x42>
 801c3de:	2330      	movs	r3, #48	@ 0x30
 801c3e0:	e000      	b.n	801c3e4 <ee_number+0x44>
 801c3e2:	2320      	movs	r3, #32
 801c3e4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801c3e8:	2300      	movs	r3, #0
 801c3ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801c3ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c3f0:	f003 0302 	and.w	r3, r3, #2
 801c3f4:	2b00      	cmp	r3, #0
 801c3f6:	d00b      	beq.n	801c410 <ee_number+0x70>
  {
    if (num < 0)
 801c3f8:	687b      	ldr	r3, [r7, #4]
 801c3fa:	2b00      	cmp	r3, #0
 801c3fc:	da08      	bge.n	801c410 <ee_number+0x70>
    {
      sign = '-';
 801c3fe:	232d      	movs	r3, #45	@ 0x2d
 801c400:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801c404:	687b      	ldr	r3, [r7, #4]
 801c406:	425b      	negs	r3, r3
 801c408:	607b      	str	r3, [r7, #4]
      size--;
 801c40a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c40c:	3b01      	subs	r3, #1
 801c40e:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801c410:	2300      	movs	r3, #0
 801c412:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801c414:	687b      	ldr	r3, [r7, #4]
 801c416:	2b00      	cmp	r3, #0
 801c418:	d11e      	bne.n	801c458 <ee_number+0xb8>
    tmp[i++] = '0';
 801c41a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c41c:	1c5a      	adds	r2, r3, #1
 801c41e:	657a      	str	r2, [r7, #84]	@ 0x54
 801c420:	3360      	adds	r3, #96	@ 0x60
 801c422:	443b      	add	r3, r7
 801c424:	2230      	movs	r2, #48	@ 0x30
 801c426:	f803 2c50 	strb.w	r2, [r3, #-80]
 801c42a:	e018      	b.n	801c45e <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801c42c:	687b      	ldr	r3, [r7, #4]
 801c42e:	683a      	ldr	r2, [r7, #0]
 801c430:	fbb3 f1f2 	udiv	r1, r3, r2
 801c434:	fb01 f202 	mul.w	r2, r1, r2
 801c438:	1a9b      	subs	r3, r3, r2
 801c43a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c43c:	441a      	add	r2, r3
 801c43e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c440:	1c59      	adds	r1, r3, #1
 801c442:	6579      	str	r1, [r7, #84]	@ 0x54
 801c444:	7812      	ldrb	r2, [r2, #0]
 801c446:	3360      	adds	r3, #96	@ 0x60
 801c448:	443b      	add	r3, r7
 801c44a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801c44e:	687a      	ldr	r2, [r7, #4]
 801c450:	683b      	ldr	r3, [r7, #0]
 801c452:	fbb2 f3f3 	udiv	r3, r2, r3
 801c456:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801c458:	687b      	ldr	r3, [r7, #4]
 801c45a:	2b00      	cmp	r3, #0
 801c45c:	d1e6      	bne.n	801c42c <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801c45e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c462:	429a      	cmp	r2, r3
 801c464:	dd01      	ble.n	801c46a <ee_number+0xca>
 801c466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c468:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801c46a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801c46c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c46e:	1ad3      	subs	r3, r2, r3
 801c470:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801c472:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c474:	f003 0301 	and.w	r3, r3, #1
 801c478:	2b00      	cmp	r3, #0
 801c47a:	d112      	bne.n	801c4a2 <ee_number+0x102>
 801c47c:	e00c      	b.n	801c498 <ee_number+0xf8>
 801c47e:	68fb      	ldr	r3, [r7, #12]
 801c480:	1c5a      	adds	r2, r3, #1
 801c482:	60fa      	str	r2, [r7, #12]
 801c484:	2220      	movs	r2, #32
 801c486:	701a      	strb	r2, [r3, #0]
 801c488:	68bb      	ldr	r3, [r7, #8]
 801c48a:	3b01      	subs	r3, #1
 801c48c:	60bb      	str	r3, [r7, #8]
 801c48e:	68bb      	ldr	r3, [r7, #8]
 801c490:	2b00      	cmp	r3, #0
 801c492:	d101      	bne.n	801c498 <ee_number+0xf8>
 801c494:	68fb      	ldr	r3, [r7, #12]
 801c496:	e068      	b.n	801c56a <ee_number+0x1ca>
 801c498:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c49a:	1e5a      	subs	r2, r3, #1
 801c49c:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c49e:	2b00      	cmp	r3, #0
 801c4a0:	dced      	bgt.n	801c47e <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801c4a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801c4a6:	2b00      	cmp	r3, #0
 801c4a8:	d01b      	beq.n	801c4e2 <ee_number+0x142>
 801c4aa:	68fb      	ldr	r3, [r7, #12]
 801c4ac:	1c5a      	adds	r2, r3, #1
 801c4ae:	60fa      	str	r2, [r7, #12]
 801c4b0:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801c4b4:	701a      	strb	r2, [r3, #0]
 801c4b6:	68bb      	ldr	r3, [r7, #8]
 801c4b8:	3b01      	subs	r3, #1
 801c4ba:	60bb      	str	r3, [r7, #8]
 801c4bc:	68bb      	ldr	r3, [r7, #8]
 801c4be:	2b00      	cmp	r3, #0
 801c4c0:	d10f      	bne.n	801c4e2 <ee_number+0x142>
 801c4c2:	68fb      	ldr	r3, [r7, #12]
 801c4c4:	e051      	b.n	801c56a <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801c4c6:	68fb      	ldr	r3, [r7, #12]
 801c4c8:	1c5a      	adds	r2, r3, #1
 801c4ca:	60fa      	str	r2, [r7, #12]
 801c4cc:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801c4d0:	701a      	strb	r2, [r3, #0]
 801c4d2:	68bb      	ldr	r3, [r7, #8]
 801c4d4:	3b01      	subs	r3, #1
 801c4d6:	60bb      	str	r3, [r7, #8]
 801c4d8:	68bb      	ldr	r3, [r7, #8]
 801c4da:	2b00      	cmp	r3, #0
 801c4dc:	d101      	bne.n	801c4e2 <ee_number+0x142>
 801c4de:	68fb      	ldr	r3, [r7, #12]
 801c4e0:	e043      	b.n	801c56a <ee_number+0x1ca>
 801c4e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c4e4:	1e5a      	subs	r2, r3, #1
 801c4e6:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c4e8:	2b00      	cmp	r3, #0
 801c4ea:	dcec      	bgt.n	801c4c6 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801c4ec:	e00c      	b.n	801c508 <ee_number+0x168>
 801c4ee:	68fb      	ldr	r3, [r7, #12]
 801c4f0:	1c5a      	adds	r2, r3, #1
 801c4f2:	60fa      	str	r2, [r7, #12]
 801c4f4:	2230      	movs	r2, #48	@ 0x30
 801c4f6:	701a      	strb	r2, [r3, #0]
 801c4f8:	68bb      	ldr	r3, [r7, #8]
 801c4fa:	3b01      	subs	r3, #1
 801c4fc:	60bb      	str	r3, [r7, #8]
 801c4fe:	68bb      	ldr	r3, [r7, #8]
 801c500:	2b00      	cmp	r3, #0
 801c502:	d101      	bne.n	801c508 <ee_number+0x168>
 801c504:	68fb      	ldr	r3, [r7, #12]
 801c506:	e030      	b.n	801c56a <ee_number+0x1ca>
 801c508:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c50a:	1e5a      	subs	r2, r3, #1
 801c50c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801c50e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c510:	429a      	cmp	r2, r3
 801c512:	dbec      	blt.n	801c4ee <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801c514:	e010      	b.n	801c538 <ee_number+0x198>
 801c516:	68fb      	ldr	r3, [r7, #12]
 801c518:	1c5a      	adds	r2, r3, #1
 801c51a:	60fa      	str	r2, [r7, #12]
 801c51c:	f107 0110 	add.w	r1, r7, #16
 801c520:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c522:	440a      	add	r2, r1
 801c524:	7812      	ldrb	r2, [r2, #0]
 801c526:	701a      	strb	r2, [r3, #0]
 801c528:	68bb      	ldr	r3, [r7, #8]
 801c52a:	3b01      	subs	r3, #1
 801c52c:	60bb      	str	r3, [r7, #8]
 801c52e:	68bb      	ldr	r3, [r7, #8]
 801c530:	2b00      	cmp	r3, #0
 801c532:	d101      	bne.n	801c538 <ee_number+0x198>
 801c534:	68fb      	ldr	r3, [r7, #12]
 801c536:	e018      	b.n	801c56a <ee_number+0x1ca>
 801c538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c53a:	1e5a      	subs	r2, r3, #1
 801c53c:	657a      	str	r2, [r7, #84]	@ 0x54
 801c53e:	2b00      	cmp	r3, #0
 801c540:	dce9      	bgt.n	801c516 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801c542:	e00c      	b.n	801c55e <ee_number+0x1be>
 801c544:	68fb      	ldr	r3, [r7, #12]
 801c546:	1c5a      	adds	r2, r3, #1
 801c548:	60fa      	str	r2, [r7, #12]
 801c54a:	2220      	movs	r2, #32
 801c54c:	701a      	strb	r2, [r3, #0]
 801c54e:	68bb      	ldr	r3, [r7, #8]
 801c550:	3b01      	subs	r3, #1
 801c552:	60bb      	str	r3, [r7, #8]
 801c554:	68bb      	ldr	r3, [r7, #8]
 801c556:	2b00      	cmp	r3, #0
 801c558:	d101      	bne.n	801c55e <ee_number+0x1be>
 801c55a:	68fb      	ldr	r3, [r7, #12]
 801c55c:	e005      	b.n	801c56a <ee_number+0x1ca>
 801c55e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c560:	1e5a      	subs	r2, r3, #1
 801c562:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c564:	2b00      	cmp	r3, #0
 801c566:	dced      	bgt.n	801c544 <ee_number+0x1a4>

  return str;
 801c568:	68fb      	ldr	r3, [r7, #12]
}
 801c56a:	4618      	mov	r0, r3
 801c56c:	3764      	adds	r7, #100	@ 0x64
 801c56e:	46bd      	mov	sp, r7
 801c570:	bc80      	pop	{r7}
 801c572:	4770      	bx	lr
 801c574:	2000014c 	.word	0x2000014c
 801c578:	20000150 	.word	0x20000150

0801c57c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801c57c:	b580      	push	{r7, lr}
 801c57e:	b092      	sub	sp, #72	@ 0x48
 801c580:	af04      	add	r7, sp, #16
 801c582:	60f8      	str	r0, [r7, #12]
 801c584:	60b9      	str	r1, [r7, #8]
 801c586:	607a      	str	r2, [r7, #4]
 801c588:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801c58a:	68bb      	ldr	r3, [r7, #8]
 801c58c:	2b00      	cmp	r3, #0
 801c58e:	dc01      	bgt.n	801c594 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801c590:	2300      	movs	r3, #0
 801c592:	e13e      	b.n	801c812 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c594:	68fb      	ldr	r3, [r7, #12]
 801c596:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c598:	e128      	b.n	801c7ec <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801c59a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c59c:	68fb      	ldr	r3, [r7, #12]
 801c59e:	1ad2      	subs	r2, r2, r3
 801c5a0:	68bb      	ldr	r3, [r7, #8]
 801c5a2:	3b01      	subs	r3, #1
 801c5a4:	429a      	cmp	r2, r3
 801c5a6:	f280 812e 	bge.w	801c806 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801c5aa:	687b      	ldr	r3, [r7, #4]
 801c5ac:	781b      	ldrb	r3, [r3, #0]
 801c5ae:	2b25      	cmp	r3, #37	@ 0x25
 801c5b0:	d006      	beq.n	801c5c0 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801c5b2:	687a      	ldr	r2, [r7, #4]
 801c5b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5b6:	1c59      	adds	r1, r3, #1
 801c5b8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c5ba:	7812      	ldrb	r2, [r2, #0]
 801c5bc:	701a      	strb	r2, [r3, #0]
      continue;
 801c5be:	e112      	b.n	801c7e6 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801c5c0:	2300      	movs	r3, #0
 801c5c2:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801c5c4:	687b      	ldr	r3, [r7, #4]
 801c5c6:	3301      	adds	r3, #1
 801c5c8:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801c5ca:	687b      	ldr	r3, [r7, #4]
 801c5cc:	781b      	ldrb	r3, [r3, #0]
 801c5ce:	2b30      	cmp	r3, #48	@ 0x30
 801c5d0:	d103      	bne.n	801c5da <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801c5d2:	6a3b      	ldr	r3, [r7, #32]
 801c5d4:	f043 0301 	orr.w	r3, r3, #1
 801c5d8:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801c5da:	f04f 33ff 	mov.w	r3, #4294967295
 801c5de:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801c5e0:	687b      	ldr	r3, [r7, #4]
 801c5e2:	781b      	ldrb	r3, [r3, #0]
 801c5e4:	2b2f      	cmp	r3, #47	@ 0x2f
 801c5e6:	d908      	bls.n	801c5fa <tiny_vsnprintf_like+0x7e>
 801c5e8:	687b      	ldr	r3, [r7, #4]
 801c5ea:	781b      	ldrb	r3, [r3, #0]
 801c5ec:	2b39      	cmp	r3, #57	@ 0x39
 801c5ee:	d804      	bhi.n	801c5fa <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801c5f0:	1d3b      	adds	r3, r7, #4
 801c5f2:	4618      	mov	r0, r3
 801c5f4:	f7ff feae 	bl	801c354 <ee_skip_atoi>
 801c5f8:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801c5fa:	f04f 33ff 	mov.w	r3, #4294967295
 801c5fe:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801c600:	f04f 33ff 	mov.w	r3, #4294967295
 801c604:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801c606:	230a      	movs	r3, #10
 801c608:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801c60a:	687b      	ldr	r3, [r7, #4]
 801c60c:	781b      	ldrb	r3, [r3, #0]
 801c60e:	3b58      	subs	r3, #88	@ 0x58
 801c610:	2b20      	cmp	r3, #32
 801c612:	f200 8094 	bhi.w	801c73e <tiny_vsnprintf_like+0x1c2>
 801c616:	a201      	add	r2, pc, #4	@ (adr r2, 801c61c <tiny_vsnprintf_like+0xa0>)
 801c618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c61c:	0801c727 	.word	0x0801c727
 801c620:	0801c73f 	.word	0x0801c73f
 801c624:	0801c73f 	.word	0x0801c73f
 801c628:	0801c73f 	.word	0x0801c73f
 801c62c:	0801c73f 	.word	0x0801c73f
 801c630:	0801c73f 	.word	0x0801c73f
 801c634:	0801c73f 	.word	0x0801c73f
 801c638:	0801c73f 	.word	0x0801c73f
 801c63c:	0801c73f 	.word	0x0801c73f
 801c640:	0801c73f 	.word	0x0801c73f
 801c644:	0801c73f 	.word	0x0801c73f
 801c648:	0801c6ab 	.word	0x0801c6ab
 801c64c:	0801c735 	.word	0x0801c735
 801c650:	0801c73f 	.word	0x0801c73f
 801c654:	0801c73f 	.word	0x0801c73f
 801c658:	0801c73f 	.word	0x0801c73f
 801c65c:	0801c73f 	.word	0x0801c73f
 801c660:	0801c735 	.word	0x0801c735
 801c664:	0801c73f 	.word	0x0801c73f
 801c668:	0801c73f 	.word	0x0801c73f
 801c66c:	0801c73f 	.word	0x0801c73f
 801c670:	0801c73f 	.word	0x0801c73f
 801c674:	0801c73f 	.word	0x0801c73f
 801c678:	0801c73f 	.word	0x0801c73f
 801c67c:	0801c73f 	.word	0x0801c73f
 801c680:	0801c73f 	.word	0x0801c73f
 801c684:	0801c73f 	.word	0x0801c73f
 801c688:	0801c6cb 	.word	0x0801c6cb
 801c68c:	0801c73f 	.word	0x0801c73f
 801c690:	0801c78b 	.word	0x0801c78b
 801c694:	0801c73f 	.word	0x0801c73f
 801c698:	0801c73f 	.word	0x0801c73f
 801c69c:	0801c72f 	.word	0x0801c72f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801c6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6a2:	1c5a      	adds	r2, r3, #1
 801c6a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c6a6:	2220      	movs	r2, #32
 801c6a8:	701a      	strb	r2, [r3, #0]
 801c6aa:	69fb      	ldr	r3, [r7, #28]
 801c6ac:	3b01      	subs	r3, #1
 801c6ae:	61fb      	str	r3, [r7, #28]
 801c6b0:	69fb      	ldr	r3, [r7, #28]
 801c6b2:	2b00      	cmp	r3, #0
 801c6b4:	dcf4      	bgt.n	801c6a0 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801c6b6:	683b      	ldr	r3, [r7, #0]
 801c6b8:	1d1a      	adds	r2, r3, #4
 801c6ba:	603a      	str	r2, [r7, #0]
 801c6bc:	6819      	ldr	r1, [r3, #0]
 801c6be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6c0:	1c5a      	adds	r2, r3, #1
 801c6c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c6c4:	b2ca      	uxtb	r2, r1
 801c6c6:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801c6c8:	e08d      	b.n	801c7e6 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801c6ca:	683b      	ldr	r3, [r7, #0]
 801c6cc:	1d1a      	adds	r2, r3, #4
 801c6ce:	603a      	str	r2, [r7, #0]
 801c6d0:	681b      	ldr	r3, [r3, #0]
 801c6d2:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801c6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6d6:	2b00      	cmp	r3, #0
 801c6d8:	d101      	bne.n	801c6de <tiny_vsnprintf_like+0x162>
 801c6da:	4b50      	ldr	r3, [pc, #320]	@ (801c81c <tiny_vsnprintf_like+0x2a0>)
 801c6dc:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801c6de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c6e0:	f7e3 fd4e 	bl	8000180 <strlen>
 801c6e4:	4603      	mov	r3, r0
 801c6e6:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801c6e8:	e004      	b.n	801c6f4 <tiny_vsnprintf_like+0x178>
 801c6ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6ec:	1c5a      	adds	r2, r3, #1
 801c6ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c6f0:	2220      	movs	r2, #32
 801c6f2:	701a      	strb	r2, [r3, #0]
 801c6f4:	69fb      	ldr	r3, [r7, #28]
 801c6f6:	1e5a      	subs	r2, r3, #1
 801c6f8:	61fa      	str	r2, [r7, #28]
 801c6fa:	693a      	ldr	r2, [r7, #16]
 801c6fc:	429a      	cmp	r2, r3
 801c6fe:	dbf4      	blt.n	801c6ea <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801c700:	2300      	movs	r3, #0
 801c702:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c704:	e00a      	b.n	801c71c <tiny_vsnprintf_like+0x1a0>
 801c706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c708:	1c53      	adds	r3, r2, #1
 801c70a:	627b      	str	r3, [r7, #36]	@ 0x24
 801c70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c70e:	1c59      	adds	r1, r3, #1
 801c710:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c712:	7812      	ldrb	r2, [r2, #0]
 801c714:	701a      	strb	r2, [r3, #0]
 801c716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c718:	3301      	adds	r3, #1
 801c71a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c71c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c71e:	693b      	ldr	r3, [r7, #16]
 801c720:	429a      	cmp	r2, r3
 801c722:	dbf0      	blt.n	801c706 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801c724:	e05f      	b.n	801c7e6 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801c726:	6a3b      	ldr	r3, [r7, #32]
 801c728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c72c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801c72e:	2310      	movs	r3, #16
 801c730:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801c732:	e02b      	b.n	801c78c <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801c734:	6a3b      	ldr	r3, [r7, #32]
 801c736:	f043 0302 	orr.w	r3, r3, #2
 801c73a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801c73c:	e025      	b.n	801c78a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801c73e:	687b      	ldr	r3, [r7, #4]
 801c740:	781b      	ldrb	r3, [r3, #0]
 801c742:	2b25      	cmp	r3, #37	@ 0x25
 801c744:	d004      	beq.n	801c750 <tiny_vsnprintf_like+0x1d4>
 801c746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c748:	1c5a      	adds	r2, r3, #1
 801c74a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c74c:	2225      	movs	r2, #37	@ 0x25
 801c74e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801c750:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c752:	68fb      	ldr	r3, [r7, #12]
 801c754:	1ad2      	subs	r2, r2, r3
 801c756:	68bb      	ldr	r3, [r7, #8]
 801c758:	3b01      	subs	r3, #1
 801c75a:	429a      	cmp	r2, r3
 801c75c:	da16      	bge.n	801c78c <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801c75e:	687b      	ldr	r3, [r7, #4]
 801c760:	781b      	ldrb	r3, [r3, #0]
 801c762:	2b00      	cmp	r3, #0
 801c764:	d006      	beq.n	801c774 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801c766:	687a      	ldr	r2, [r7, #4]
 801c768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c76a:	1c59      	adds	r1, r3, #1
 801c76c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c76e:	7812      	ldrb	r2, [r2, #0]
 801c770:	701a      	strb	r2, [r3, #0]
 801c772:	e002      	b.n	801c77a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801c774:	687b      	ldr	r3, [r7, #4]
 801c776:	3b01      	subs	r3, #1
 801c778:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801c77a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c77c:	68fb      	ldr	r3, [r7, #12]
 801c77e:	1ad2      	subs	r2, r2, r3
 801c780:	68bb      	ldr	r3, [r7, #8]
 801c782:	3b01      	subs	r3, #1
 801c784:	429a      	cmp	r2, r3
 801c786:	db2d      	blt.n	801c7e4 <tiny_vsnprintf_like+0x268>
 801c788:	e000      	b.n	801c78c <tiny_vsnprintf_like+0x210>
        break;
 801c78a:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801c78c:	697b      	ldr	r3, [r7, #20]
 801c78e:	2b6c      	cmp	r3, #108	@ 0x6c
 801c790:	d105      	bne.n	801c79e <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801c792:	683b      	ldr	r3, [r7, #0]
 801c794:	1d1a      	adds	r2, r3, #4
 801c796:	603a      	str	r2, [r7, #0]
 801c798:	681b      	ldr	r3, [r3, #0]
 801c79a:	637b      	str	r3, [r7, #52]	@ 0x34
 801c79c:	e00f      	b.n	801c7be <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801c79e:	6a3b      	ldr	r3, [r7, #32]
 801c7a0:	f003 0302 	and.w	r3, r3, #2
 801c7a4:	2b00      	cmp	r3, #0
 801c7a6:	d005      	beq.n	801c7b4 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801c7a8:	683b      	ldr	r3, [r7, #0]
 801c7aa:	1d1a      	adds	r2, r3, #4
 801c7ac:	603a      	str	r2, [r7, #0]
 801c7ae:	681b      	ldr	r3, [r3, #0]
 801c7b0:	637b      	str	r3, [r7, #52]	@ 0x34
 801c7b2:	e004      	b.n	801c7be <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801c7b4:	683b      	ldr	r3, [r7, #0]
 801c7b6:	1d1a      	adds	r2, r3, #4
 801c7b8:	603a      	str	r2, [r7, #0]
 801c7ba:	681b      	ldr	r3, [r3, #0]
 801c7bc:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801c7be:	68bb      	ldr	r3, [r7, #8]
 801c7c0:	1e5a      	subs	r2, r3, #1
 801c7c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c7c4:	68fb      	ldr	r3, [r7, #12]
 801c7c6:	1acb      	subs	r3, r1, r3
 801c7c8:	1ad1      	subs	r1, r2, r3
 801c7ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c7cc:	6a3b      	ldr	r3, [r7, #32]
 801c7ce:	9302      	str	r3, [sp, #8]
 801c7d0:	69bb      	ldr	r3, [r7, #24]
 801c7d2:	9301      	str	r3, [sp, #4]
 801c7d4:	69fb      	ldr	r3, [r7, #28]
 801c7d6:	9300      	str	r3, [sp, #0]
 801c7d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c7da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801c7dc:	f7ff fde0 	bl	801c3a0 <ee_number>
 801c7e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801c7e2:	e000      	b.n	801c7e6 <tiny_vsnprintf_like+0x26a>
        continue;
 801c7e4:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c7e6:	687b      	ldr	r3, [r7, #4]
 801c7e8:	3301      	adds	r3, #1
 801c7ea:	607b      	str	r3, [r7, #4]
 801c7ec:	687b      	ldr	r3, [r7, #4]
 801c7ee:	781b      	ldrb	r3, [r3, #0]
 801c7f0:	2b00      	cmp	r3, #0
 801c7f2:	f47f aed2 	bne.w	801c59a <tiny_vsnprintf_like+0x1e>
 801c7f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c7f8:	68fb      	ldr	r3, [r7, #12]
 801c7fa:	1ad2      	subs	r2, r2, r3
 801c7fc:	68bb      	ldr	r3, [r7, #8]
 801c7fe:	3b01      	subs	r3, #1
 801c800:	429a      	cmp	r2, r3
 801c802:	f6bf aeca 	bge.w	801c59a <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801c806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c808:	2200      	movs	r2, #0
 801c80a:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801c80c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c80e:	68fb      	ldr	r3, [r7, #12]
 801c810:	1ad3      	subs	r3, r2, r3
}
 801c812:	4618      	mov	r0, r3
 801c814:	3738      	adds	r7, #56	@ 0x38
 801c816:	46bd      	mov	sp, r7
 801c818:	bd80      	pop	{r7, pc}
 801c81a:	bf00      	nop
 801c81c:	08020f54 	.word	0x08020f54

0801c820 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801c820:	b580      	push	{r7, lr}
 801c822:	b090      	sub	sp, #64	@ 0x40
 801c824:	af00      	add	r7, sp, #0
 801c826:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801c828:	4b73      	ldr	r3, [pc, #460]	@ (801c9f8 <UTIL_SEQ_Run+0x1d8>)
 801c82a:	681b      	ldr	r3, [r3, #0]
 801c82c:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801c82e:	4b72      	ldr	r3, [pc, #456]	@ (801c9f8 <UTIL_SEQ_Run+0x1d8>)
 801c830:	681a      	ldr	r2, [r3, #0]
 801c832:	687b      	ldr	r3, [r7, #4]
 801c834:	4013      	ands	r3, r2
 801c836:	4a70      	ldr	r2, [pc, #448]	@ (801c9f8 <UTIL_SEQ_Run+0x1d8>)
 801c838:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801c83a:	4b70      	ldr	r3, [pc, #448]	@ (801c9fc <UTIL_SEQ_Run+0x1dc>)
 801c83c:	681b      	ldr	r3, [r3, #0]
 801c83e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801c840:	4b6f      	ldr	r3, [pc, #444]	@ (801ca00 <UTIL_SEQ_Run+0x1e0>)
 801c842:	681b      	ldr	r3, [r3, #0]
 801c844:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801c846:	4b6f      	ldr	r3, [pc, #444]	@ (801ca04 <UTIL_SEQ_Run+0x1e4>)
 801c848:	681b      	ldr	r3, [r3, #0]
 801c84a:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801c84c:	4b6e      	ldr	r3, [pc, #440]	@ (801ca08 <UTIL_SEQ_Run+0x1e8>)
 801c84e:	681b      	ldr	r3, [r3, #0]
 801c850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801c852:	e08d      	b.n	801c970 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801c854:	2300      	movs	r3, #0
 801c856:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801c858:	e002      	b.n	801c860 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801c85a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c85c:	3301      	adds	r3, #1
 801c85e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801c860:	4a6a      	ldr	r2, [pc, #424]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c864:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c86a:	401a      	ands	r2, r3
 801c86c:	4b62      	ldr	r3, [pc, #392]	@ (801c9f8 <UTIL_SEQ_Run+0x1d8>)
 801c86e:	681b      	ldr	r3, [r3, #0]
 801c870:	4013      	ands	r3, r2
 801c872:	2b00      	cmp	r3, #0
 801c874:	d0f1      	beq.n	801c85a <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801c876:	4a65      	ldr	r2, [pc, #404]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c87a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c880:	401a      	ands	r2, r3
 801c882:	4b5d      	ldr	r3, [pc, #372]	@ (801c9f8 <UTIL_SEQ_Run+0x1d8>)
 801c884:	681b      	ldr	r3, [r3, #0]
 801c886:	4013      	ands	r3, r2
 801c888:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801c88a:	4a60      	ldr	r2, [pc, #384]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c88c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c88e:	00db      	lsls	r3, r3, #3
 801c890:	4413      	add	r3, r2
 801c892:	685a      	ldr	r2, [r3, #4]
 801c894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c896:	4013      	ands	r3, r2
 801c898:	2b00      	cmp	r3, #0
 801c89a:	d106      	bne.n	801c8aa <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801c89c:	4a5b      	ldr	r2, [pc, #364]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c89e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8a0:	00db      	lsls	r3, r3, #3
 801c8a2:	4413      	add	r3, r2
 801c8a4:	f04f 32ff 	mov.w	r2, #4294967295
 801c8a8:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801c8aa:	4a58      	ldr	r2, [pc, #352]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c8ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8ae:	00db      	lsls	r3, r3, #3
 801c8b0:	4413      	add	r3, r2
 801c8b2:	685a      	ldr	r2, [r3, #4]
 801c8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c8b6:	4013      	ands	r3, r2
 801c8b8:	4618      	mov	r0, r3
 801c8ba:	f000 f907 	bl	801cacc <SEQ_BitPosition>
 801c8be:	4603      	mov	r3, r0
 801c8c0:	461a      	mov	r2, r3
 801c8c2:	4b53      	ldr	r3, [pc, #332]	@ (801ca10 <UTIL_SEQ_Run+0x1f0>)
 801c8c4:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801c8c6:	4a51      	ldr	r2, [pc, #324]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c8c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8ca:	00db      	lsls	r3, r3, #3
 801c8cc:	4413      	add	r3, r2
 801c8ce:	685a      	ldr	r2, [r3, #4]
 801c8d0:	4b4f      	ldr	r3, [pc, #316]	@ (801ca10 <UTIL_SEQ_Run+0x1f0>)
 801c8d2:	681b      	ldr	r3, [r3, #0]
 801c8d4:	2101      	movs	r1, #1
 801c8d6:	fa01 f303 	lsl.w	r3, r1, r3
 801c8da:	43db      	mvns	r3, r3
 801c8dc:	401a      	ands	r2, r3
 801c8de:	494b      	ldr	r1, [pc, #300]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c8e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8e2:	00db      	lsls	r3, r3, #3
 801c8e4:	440b      	add	r3, r1
 801c8e6:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c8e8:	f3ef 8310 	mrs	r3, PRIMASK
 801c8ec:	61bb      	str	r3, [r7, #24]
  return(result);
 801c8ee:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801c8f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801c8f2:	b672      	cpsid	i
}
 801c8f4:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801c8f6:	4b46      	ldr	r3, [pc, #280]	@ (801ca10 <UTIL_SEQ_Run+0x1f0>)
 801c8f8:	681b      	ldr	r3, [r3, #0]
 801c8fa:	2201      	movs	r2, #1
 801c8fc:	fa02 f303 	lsl.w	r3, r2, r3
 801c900:	43da      	mvns	r2, r3
 801c902:	4b3e      	ldr	r3, [pc, #248]	@ (801c9fc <UTIL_SEQ_Run+0x1dc>)
 801c904:	681b      	ldr	r3, [r3, #0]
 801c906:	4013      	ands	r3, r2
 801c908:	4a3c      	ldr	r2, [pc, #240]	@ (801c9fc <UTIL_SEQ_Run+0x1dc>)
 801c90a:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801c90c:	2301      	movs	r3, #1
 801c90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801c910:	e013      	b.n	801c93a <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801c912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c914:	3b01      	subs	r3, #1
 801c916:	4a3d      	ldr	r2, [pc, #244]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c918:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801c91c:	4b3c      	ldr	r3, [pc, #240]	@ (801ca10 <UTIL_SEQ_Run+0x1f0>)
 801c91e:	681b      	ldr	r3, [r3, #0]
 801c920:	2201      	movs	r2, #1
 801c922:	fa02 f303 	lsl.w	r3, r2, r3
 801c926:	43da      	mvns	r2, r3
 801c928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c92a:	3b01      	subs	r3, #1
 801c92c:	400a      	ands	r2, r1
 801c92e:	4937      	ldr	r1, [pc, #220]	@ (801ca0c <UTIL_SEQ_Run+0x1ec>)
 801c930:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801c934:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c936:	3b01      	subs	r3, #1
 801c938:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801c93a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c93c:	2b00      	cmp	r3, #0
 801c93e:	d1e8      	bne.n	801c912 <UTIL_SEQ_Run+0xf2>
 801c940:	6a3b      	ldr	r3, [r7, #32]
 801c942:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c944:	697b      	ldr	r3, [r7, #20]
 801c946:	f383 8810 	msr	PRIMASK, r3
}
 801c94a:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801c94c:	4b30      	ldr	r3, [pc, #192]	@ (801ca10 <UTIL_SEQ_Run+0x1f0>)
 801c94e:	681b      	ldr	r3, [r3, #0]
 801c950:	4a30      	ldr	r2, [pc, #192]	@ (801ca14 <UTIL_SEQ_Run+0x1f4>)
 801c952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c956:	4798      	blx	r3

    local_taskset = TaskSet;
 801c958:	4b28      	ldr	r3, [pc, #160]	@ (801c9fc <UTIL_SEQ_Run+0x1dc>)
 801c95a:	681b      	ldr	r3, [r3, #0]
 801c95c:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801c95e:	4b28      	ldr	r3, [pc, #160]	@ (801ca00 <UTIL_SEQ_Run+0x1e0>)
 801c960:	681b      	ldr	r3, [r3, #0]
 801c962:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801c964:	4b27      	ldr	r3, [pc, #156]	@ (801ca04 <UTIL_SEQ_Run+0x1e4>)
 801c966:	681b      	ldr	r3, [r3, #0]
 801c968:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801c96a:	4b27      	ldr	r3, [pc, #156]	@ (801ca08 <UTIL_SEQ_Run+0x1e8>)
 801c96c:	681b      	ldr	r3, [r3, #0]
 801c96e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801c970:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c974:	401a      	ands	r2, r3
 801c976:	4b20      	ldr	r3, [pc, #128]	@ (801c9f8 <UTIL_SEQ_Run+0x1d8>)
 801c978:	681b      	ldr	r3, [r3, #0]
 801c97a:	4013      	ands	r3, r2
 801c97c:	2b00      	cmp	r3, #0
 801c97e:	d005      	beq.n	801c98c <UTIL_SEQ_Run+0x16c>
 801c980:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c984:	4013      	ands	r3, r2
 801c986:	2b00      	cmp	r3, #0
 801c988:	f43f af64 	beq.w	801c854 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801c98c:	4b20      	ldr	r3, [pc, #128]	@ (801ca10 <UTIL_SEQ_Run+0x1f0>)
 801c98e:	f04f 32ff 	mov.w	r2, #4294967295
 801c992:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801c994:	f000 f88e 	bl	801cab4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c998:	f3ef 8310 	mrs	r3, PRIMASK
 801c99c:	613b      	str	r3, [r7, #16]
  return(result);
 801c99e:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801c9a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801c9a2:	b672      	cpsid	i
}
 801c9a4:	bf00      	nop
  local_taskset = TaskSet;
 801c9a6:	4b15      	ldr	r3, [pc, #84]	@ (801c9fc <UTIL_SEQ_Run+0x1dc>)
 801c9a8:	681b      	ldr	r3, [r3, #0]
 801c9aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801c9ac:	4b14      	ldr	r3, [pc, #80]	@ (801ca00 <UTIL_SEQ_Run+0x1e0>)
 801c9ae:	681b      	ldr	r3, [r3, #0]
 801c9b0:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801c9b2:	4b14      	ldr	r3, [pc, #80]	@ (801ca04 <UTIL_SEQ_Run+0x1e4>)
 801c9b4:	681b      	ldr	r3, [r3, #0]
 801c9b6:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801c9b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c9bc:	401a      	ands	r2, r3
 801c9be:	4b0e      	ldr	r3, [pc, #56]	@ (801c9f8 <UTIL_SEQ_Run+0x1d8>)
 801c9c0:	681b      	ldr	r3, [r3, #0]
 801c9c2:	4013      	ands	r3, r2
 801c9c4:	2b00      	cmp	r3, #0
 801c9c6:	d107      	bne.n	801c9d8 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801c9c8:	4b0f      	ldr	r3, [pc, #60]	@ (801ca08 <UTIL_SEQ_Run+0x1e8>)
 801c9ca:	681a      	ldr	r2, [r3, #0]
 801c9cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c9ce:	4013      	ands	r3, r2
 801c9d0:	2b00      	cmp	r3, #0
 801c9d2:	d101      	bne.n	801c9d8 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801c9d4:	f7e5 fc90 	bl	80022f8 <UTIL_SEQ_Idle>
 801c9d8:	69fb      	ldr	r3, [r7, #28]
 801c9da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c9dc:	68fb      	ldr	r3, [r7, #12]
 801c9de:	f383 8810 	msr	PRIMASK, r3
}
 801c9e2:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801c9e4:	f000 f86c 	bl	801cac0 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801c9e8:	4a03      	ldr	r2, [pc, #12]	@ (801c9f8 <UTIL_SEQ_Run+0x1d8>)
 801c9ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c9ec:	6013      	str	r3, [r2, #0]

  return;
 801c9ee:	bf00      	nop
}
 801c9f0:	3740      	adds	r7, #64	@ 0x40
 801c9f2:	46bd      	mov	sp, r7
 801c9f4:	bd80      	pop	{r7, pc}
 801c9f6:	bf00      	nop
 801c9f8:	20000158 	.word	0x20000158
 801c9fc:	20002150 	.word	0x20002150
 801ca00:	20002154 	.word	0x20002154
 801ca04:	20000154 	.word	0x20000154
 801ca08:	20002158 	.word	0x20002158
 801ca0c:	20002170 	.word	0x20002170
 801ca10:	2000215c 	.word	0x2000215c
 801ca14:	20002160 	.word	0x20002160

0801ca18 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801ca18:	b580      	push	{r7, lr}
 801ca1a:	b088      	sub	sp, #32
 801ca1c:	af00      	add	r7, sp, #0
 801ca1e:	60f8      	str	r0, [r7, #12]
 801ca20:	60b9      	str	r1, [r7, #8]
 801ca22:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ca24:	f3ef 8310 	mrs	r3, PRIMASK
 801ca28:	617b      	str	r3, [r7, #20]
  return(result);
 801ca2a:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801ca2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ca2e:	b672      	cpsid	i
}
 801ca30:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801ca32:	68f8      	ldr	r0, [r7, #12]
 801ca34:	f000 f84a 	bl	801cacc <SEQ_BitPosition>
 801ca38:	4603      	mov	r3, r0
 801ca3a:	4619      	mov	r1, r3
 801ca3c:	4a06      	ldr	r2, [pc, #24]	@ (801ca58 <UTIL_SEQ_RegTask+0x40>)
 801ca3e:	687b      	ldr	r3, [r7, #4]
 801ca40:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801ca44:	69fb      	ldr	r3, [r7, #28]
 801ca46:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ca48:	69bb      	ldr	r3, [r7, #24]
 801ca4a:	f383 8810 	msr	PRIMASK, r3
}
 801ca4e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801ca50:	bf00      	nop
}
 801ca52:	3720      	adds	r7, #32
 801ca54:	46bd      	mov	sp, r7
 801ca56:	bd80      	pop	{r7, pc}
 801ca58:	20002160 	.word	0x20002160

0801ca5c <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801ca5c:	b480      	push	{r7}
 801ca5e:	b087      	sub	sp, #28
 801ca60:	af00      	add	r7, sp, #0
 801ca62:	6078      	str	r0, [r7, #4]
 801ca64:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ca66:	f3ef 8310 	mrs	r3, PRIMASK
 801ca6a:	60fb      	str	r3, [r7, #12]
  return(result);
 801ca6c:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ca6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ca70:	b672      	cpsid	i
}
 801ca72:	bf00      	nop

  TaskSet |= TaskId_bm;
 801ca74:	4b0d      	ldr	r3, [pc, #52]	@ (801caac <UTIL_SEQ_SetTask+0x50>)
 801ca76:	681a      	ldr	r2, [r3, #0]
 801ca78:	687b      	ldr	r3, [r7, #4]
 801ca7a:	4313      	orrs	r3, r2
 801ca7c:	4a0b      	ldr	r2, [pc, #44]	@ (801caac <UTIL_SEQ_SetTask+0x50>)
 801ca7e:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801ca80:	4a0b      	ldr	r2, [pc, #44]	@ (801cab0 <UTIL_SEQ_SetTask+0x54>)
 801ca82:	683b      	ldr	r3, [r7, #0]
 801ca84:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801ca88:	687b      	ldr	r3, [r7, #4]
 801ca8a:	431a      	orrs	r2, r3
 801ca8c:	4908      	ldr	r1, [pc, #32]	@ (801cab0 <UTIL_SEQ_SetTask+0x54>)
 801ca8e:	683b      	ldr	r3, [r7, #0]
 801ca90:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801ca94:	697b      	ldr	r3, [r7, #20]
 801ca96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ca98:	693b      	ldr	r3, [r7, #16]
 801ca9a:	f383 8810 	msr	PRIMASK, r3
}
 801ca9e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801caa0:	bf00      	nop
}
 801caa2:	371c      	adds	r7, #28
 801caa4:	46bd      	mov	sp, r7
 801caa6:	bc80      	pop	{r7}
 801caa8:	4770      	bx	lr
 801caaa:	bf00      	nop
 801caac:	20002150 	.word	0x20002150
 801cab0:	20002170 	.word	0x20002170

0801cab4 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801cab4:	b480      	push	{r7}
 801cab6:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801cab8:	bf00      	nop
}
 801caba:	46bd      	mov	sp, r7
 801cabc:	bc80      	pop	{r7}
 801cabe:	4770      	bx	lr

0801cac0 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801cac0:	b480      	push	{r7}
 801cac2:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801cac4:	bf00      	nop
}
 801cac6:	46bd      	mov	sp, r7
 801cac8:	bc80      	pop	{r7}
 801caca:	4770      	bx	lr

0801cacc <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801cacc:	b480      	push	{r7}
 801cace:	b085      	sub	sp, #20
 801cad0:	af00      	add	r7, sp, #0
 801cad2:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801cad4:	2300      	movs	r3, #0
 801cad6:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801cad8:	687b      	ldr	r3, [r7, #4]
 801cada:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801cadc:	68bb      	ldr	r3, [r7, #8]
 801cade:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801cae2:	d204      	bcs.n	801caee <SEQ_BitPosition+0x22>
 801cae4:	2310      	movs	r3, #16
 801cae6:	73fb      	strb	r3, [r7, #15]
 801cae8:	68bb      	ldr	r3, [r7, #8]
 801caea:	041b      	lsls	r3, r3, #16
 801caec:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801caee:	68bb      	ldr	r3, [r7, #8]
 801caf0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801caf4:	d205      	bcs.n	801cb02 <SEQ_BitPosition+0x36>
 801caf6:	7bfb      	ldrb	r3, [r7, #15]
 801caf8:	3308      	adds	r3, #8
 801cafa:	73fb      	strb	r3, [r7, #15]
 801cafc:	68bb      	ldr	r3, [r7, #8]
 801cafe:	021b      	lsls	r3, r3, #8
 801cb00:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801cb02:	68bb      	ldr	r3, [r7, #8]
 801cb04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801cb08:	d205      	bcs.n	801cb16 <SEQ_BitPosition+0x4a>
 801cb0a:	7bfb      	ldrb	r3, [r7, #15]
 801cb0c:	3304      	adds	r3, #4
 801cb0e:	73fb      	strb	r3, [r7, #15]
 801cb10:	68bb      	ldr	r3, [r7, #8]
 801cb12:	011b      	lsls	r3, r3, #4
 801cb14:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801cb16:	68bb      	ldr	r3, [r7, #8]
 801cb18:	0f1b      	lsrs	r3, r3, #28
 801cb1a:	4a07      	ldr	r2, [pc, #28]	@ (801cb38 <SEQ_BitPosition+0x6c>)
 801cb1c:	5cd2      	ldrb	r2, [r2, r3]
 801cb1e:	7bfb      	ldrb	r3, [r7, #15]
 801cb20:	4413      	add	r3, r2
 801cb22:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801cb24:	7bfb      	ldrb	r3, [r7, #15]
 801cb26:	f1c3 031f 	rsb	r3, r3, #31
 801cb2a:	b2db      	uxtb	r3, r3
}
 801cb2c:	4618      	mov	r0, r3
 801cb2e:	3714      	adds	r7, #20
 801cb30:	46bd      	mov	sp, r7
 801cb32:	bc80      	pop	{r7}
 801cb34:	4770      	bx	lr
 801cb36:	bf00      	nop
 801cb38:	0802161c 	.word	0x0802161c

0801cb3c <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801cb3c:	b580      	push	{r7, lr}
 801cb3e:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801cb40:	4b04      	ldr	r3, [pc, #16]	@ (801cb54 <UTIL_TIMER_Init+0x18>)
 801cb42:	2200      	movs	r2, #0
 801cb44:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801cb46:	4b04      	ldr	r3, [pc, #16]	@ (801cb58 <UTIL_TIMER_Init+0x1c>)
 801cb48:	681b      	ldr	r3, [r3, #0]
 801cb4a:	4798      	blx	r3
 801cb4c:	4603      	mov	r3, r0
}
 801cb4e:	4618      	mov	r0, r3
 801cb50:	bd80      	pop	{r7, pc}
 801cb52:	bf00      	nop
 801cb54:	20002178 	.word	0x20002178
 801cb58:	08021014 	.word	0x08021014

0801cb5c <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801cb5c:	b580      	push	{r7, lr}
 801cb5e:	b084      	sub	sp, #16
 801cb60:	af00      	add	r7, sp, #0
 801cb62:	60f8      	str	r0, [r7, #12]
 801cb64:	60b9      	str	r1, [r7, #8]
 801cb66:	603b      	str	r3, [r7, #0]
 801cb68:	4613      	mov	r3, r2
 801cb6a:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801cb6c:	68fb      	ldr	r3, [r7, #12]
 801cb6e:	2b00      	cmp	r3, #0
 801cb70:	d023      	beq.n	801cbba <UTIL_TIMER_Create+0x5e>
 801cb72:	683b      	ldr	r3, [r7, #0]
 801cb74:	2b00      	cmp	r3, #0
 801cb76:	d020      	beq.n	801cbba <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801cb78:	68fb      	ldr	r3, [r7, #12]
 801cb7a:	2200      	movs	r2, #0
 801cb7c:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801cb7e:	4b11      	ldr	r3, [pc, #68]	@ (801cbc4 <UTIL_TIMER_Create+0x68>)
 801cb80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cb82:	68b8      	ldr	r0, [r7, #8]
 801cb84:	4798      	blx	r3
 801cb86:	4602      	mov	r2, r0
 801cb88:	68fb      	ldr	r3, [r7, #12]
 801cb8a:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801cb8c:	68fb      	ldr	r3, [r7, #12]
 801cb8e:	2200      	movs	r2, #0
 801cb90:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801cb92:	68fb      	ldr	r3, [r7, #12]
 801cb94:	2200      	movs	r2, #0
 801cb96:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cb98:	68fb      	ldr	r3, [r7, #12]
 801cb9a:	2200      	movs	r2, #0
 801cb9c:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801cb9e:	68fb      	ldr	r3, [r7, #12]
 801cba0:	683a      	ldr	r2, [r7, #0]
 801cba2:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801cba4:	68fb      	ldr	r3, [r7, #12]
 801cba6:	69ba      	ldr	r2, [r7, #24]
 801cba8:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801cbaa:	68fb      	ldr	r3, [r7, #12]
 801cbac:	79fa      	ldrb	r2, [r7, #7]
 801cbae:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801cbb0:	68fb      	ldr	r3, [r7, #12]
 801cbb2:	2200      	movs	r2, #0
 801cbb4:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801cbb6:	2300      	movs	r3, #0
 801cbb8:	e000      	b.n	801cbbc <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801cbba:	2301      	movs	r3, #1
  }
}
 801cbbc:	4618      	mov	r0, r3
 801cbbe:	3710      	adds	r7, #16
 801cbc0:	46bd      	mov	sp, r7
 801cbc2:	bd80      	pop	{r7, pc}
 801cbc4:	08021014 	.word	0x08021014

0801cbc8 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801cbc8:	b580      	push	{r7, lr}
 801cbca:	b08a      	sub	sp, #40	@ 0x28
 801cbcc:	af00      	add	r7, sp, #0
 801cbce:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cbd0:	2300      	movs	r3, #0
 801cbd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801cbd6:	687b      	ldr	r3, [r7, #4]
 801cbd8:	2b00      	cmp	r3, #0
 801cbda:	d056      	beq.n	801cc8a <UTIL_TIMER_Start+0xc2>
 801cbdc:	6878      	ldr	r0, [r7, #4]
 801cbde:	f000 f9a9 	bl	801cf34 <TimerExists>
 801cbe2:	4603      	mov	r3, r0
 801cbe4:	f083 0301 	eor.w	r3, r3, #1
 801cbe8:	b2db      	uxtb	r3, r3
 801cbea:	2b00      	cmp	r3, #0
 801cbec:	d04d      	beq.n	801cc8a <UTIL_TIMER_Start+0xc2>
 801cbee:	687b      	ldr	r3, [r7, #4]
 801cbf0:	7a5b      	ldrb	r3, [r3, #9]
 801cbf2:	2b00      	cmp	r3, #0
 801cbf4:	d149      	bne.n	801cc8a <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cbf6:	f3ef 8310 	mrs	r3, PRIMASK
 801cbfa:	613b      	str	r3, [r7, #16]
  return(result);
 801cbfc:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cbfe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801cc00:	b672      	cpsid	i
}
 801cc02:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801cc04:	687b      	ldr	r3, [r7, #4]
 801cc06:	685b      	ldr	r3, [r3, #4]
 801cc08:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801cc0a:	4b24      	ldr	r3, [pc, #144]	@ (801cc9c <UTIL_TIMER_Start+0xd4>)
 801cc0c:	6a1b      	ldr	r3, [r3, #32]
 801cc0e:	4798      	blx	r3
 801cc10:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801cc12:	6a3a      	ldr	r2, [r7, #32]
 801cc14:	69bb      	ldr	r3, [r7, #24]
 801cc16:	429a      	cmp	r2, r3
 801cc18:	d201      	bcs.n	801cc1e <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801cc1a:	69bb      	ldr	r3, [r7, #24]
 801cc1c:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801cc1e:	687b      	ldr	r3, [r7, #4]
 801cc20:	6a3a      	ldr	r2, [r7, #32]
 801cc22:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801cc24:	687b      	ldr	r3, [r7, #4]
 801cc26:	2200      	movs	r2, #0
 801cc28:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801cc2a:	687b      	ldr	r3, [r7, #4]
 801cc2c:	2201      	movs	r2, #1
 801cc2e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cc30:	687b      	ldr	r3, [r7, #4]
 801cc32:	2200      	movs	r2, #0
 801cc34:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801cc36:	4b1a      	ldr	r3, [pc, #104]	@ (801cca0 <UTIL_TIMER_Start+0xd8>)
 801cc38:	681b      	ldr	r3, [r3, #0]
 801cc3a:	2b00      	cmp	r3, #0
 801cc3c:	d106      	bne.n	801cc4c <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801cc3e:	4b17      	ldr	r3, [pc, #92]	@ (801cc9c <UTIL_TIMER_Start+0xd4>)
 801cc40:	691b      	ldr	r3, [r3, #16]
 801cc42:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801cc44:	6878      	ldr	r0, [r7, #4]
 801cc46:	f000 f9eb 	bl	801d020 <TimerInsertNewHeadTimer>
 801cc4a:	e017      	b.n	801cc7c <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801cc4c:	4b13      	ldr	r3, [pc, #76]	@ (801cc9c <UTIL_TIMER_Start+0xd4>)
 801cc4e:	699b      	ldr	r3, [r3, #24]
 801cc50:	4798      	blx	r3
 801cc52:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801cc54:	687b      	ldr	r3, [r7, #4]
 801cc56:	681a      	ldr	r2, [r3, #0]
 801cc58:	697b      	ldr	r3, [r7, #20]
 801cc5a:	441a      	add	r2, r3
 801cc5c:	687b      	ldr	r3, [r7, #4]
 801cc5e:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801cc60:	687b      	ldr	r3, [r7, #4]
 801cc62:	681a      	ldr	r2, [r3, #0]
 801cc64:	4b0e      	ldr	r3, [pc, #56]	@ (801cca0 <UTIL_TIMER_Start+0xd8>)
 801cc66:	681b      	ldr	r3, [r3, #0]
 801cc68:	681b      	ldr	r3, [r3, #0]
 801cc6a:	429a      	cmp	r2, r3
 801cc6c:	d203      	bcs.n	801cc76 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801cc6e:	6878      	ldr	r0, [r7, #4]
 801cc70:	f000 f9d6 	bl	801d020 <TimerInsertNewHeadTimer>
 801cc74:	e002      	b.n	801cc7c <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801cc76:	6878      	ldr	r0, [r7, #4]
 801cc78:	f000 f9a2 	bl	801cfc0 <TimerInsertTimer>
 801cc7c:	69fb      	ldr	r3, [r7, #28]
 801cc7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cc80:	68fb      	ldr	r3, [r7, #12]
 801cc82:	f383 8810 	msr	PRIMASK, r3
}
 801cc86:	bf00      	nop
  {
 801cc88:	e002      	b.n	801cc90 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801cc8a:	2301      	movs	r3, #1
 801cc8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801cc90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801cc94:	4618      	mov	r0, r3
 801cc96:	3728      	adds	r7, #40	@ 0x28
 801cc98:	46bd      	mov	sp, r7
 801cc9a:	bd80      	pop	{r7, pc}
 801cc9c:	08021014 	.word	0x08021014
 801cca0:	20002178 	.word	0x20002178

0801cca4 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801cca4:	b580      	push	{r7, lr}
 801cca6:	b088      	sub	sp, #32
 801cca8:	af00      	add	r7, sp, #0
 801ccaa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ccac:	2300      	movs	r3, #0
 801ccae:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801ccb0:	687b      	ldr	r3, [r7, #4]
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	d05b      	beq.n	801cd6e <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ccb6:	f3ef 8310 	mrs	r3, PRIMASK
 801ccba:	60fb      	str	r3, [r7, #12]
  return(result);
 801ccbc:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ccbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801ccc0:	b672      	cpsid	i
}
 801ccc2:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801ccc4:	4b2d      	ldr	r3, [pc, #180]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801ccc6:	681b      	ldr	r3, [r3, #0]
 801ccc8:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801ccca:	4b2c      	ldr	r3, [pc, #176]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801cccc:	681b      	ldr	r3, [r3, #0]
 801ccce:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801ccd0:	687b      	ldr	r3, [r7, #4]
 801ccd2:	2201      	movs	r2, #1
 801ccd4:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801ccd6:	4b29      	ldr	r3, [pc, #164]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801ccd8:	681b      	ldr	r3, [r3, #0]
 801ccda:	2b00      	cmp	r3, #0
 801ccdc:	d041      	beq.n	801cd62 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801ccde:	687b      	ldr	r3, [r7, #4]
 801cce0:	2200      	movs	r2, #0
 801cce2:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801cce4:	4b25      	ldr	r3, [pc, #148]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801cce6:	681b      	ldr	r3, [r3, #0]
 801cce8:	687a      	ldr	r2, [r7, #4]
 801ccea:	429a      	cmp	r2, r3
 801ccec:	d134      	bne.n	801cd58 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801ccee:	4b23      	ldr	r3, [pc, #140]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801ccf0:	681b      	ldr	r3, [r3, #0]
 801ccf2:	2200      	movs	r2, #0
 801ccf4:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801ccf6:	4b21      	ldr	r3, [pc, #132]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801ccf8:	681b      	ldr	r3, [r3, #0]
 801ccfa:	695b      	ldr	r3, [r3, #20]
 801ccfc:	2b00      	cmp	r3, #0
 801ccfe:	d00a      	beq.n	801cd16 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801cd00:	4b1e      	ldr	r3, [pc, #120]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801cd02:	681b      	ldr	r3, [r3, #0]
 801cd04:	695b      	ldr	r3, [r3, #20]
 801cd06:	4a1d      	ldr	r2, [pc, #116]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801cd08:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801cd0a:	4b1c      	ldr	r3, [pc, #112]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801cd0c:	681b      	ldr	r3, [r3, #0]
 801cd0e:	4618      	mov	r0, r3
 801cd10:	f000 f92c 	bl	801cf6c <TimerSetTimeout>
 801cd14:	e023      	b.n	801cd5e <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801cd16:	4b1a      	ldr	r3, [pc, #104]	@ (801cd80 <UTIL_TIMER_Stop+0xdc>)
 801cd18:	68db      	ldr	r3, [r3, #12]
 801cd1a:	4798      	blx	r3
            TimerListHead = NULL;
 801cd1c:	4b17      	ldr	r3, [pc, #92]	@ (801cd7c <UTIL_TIMER_Stop+0xd8>)
 801cd1e:	2200      	movs	r2, #0
 801cd20:	601a      	str	r2, [r3, #0]
 801cd22:	e01c      	b.n	801cd5e <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801cd24:	697a      	ldr	r2, [r7, #20]
 801cd26:	687b      	ldr	r3, [r7, #4]
 801cd28:	429a      	cmp	r2, r3
 801cd2a:	d110      	bne.n	801cd4e <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801cd2c:	697b      	ldr	r3, [r7, #20]
 801cd2e:	695b      	ldr	r3, [r3, #20]
 801cd30:	2b00      	cmp	r3, #0
 801cd32:	d006      	beq.n	801cd42 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801cd34:	697b      	ldr	r3, [r7, #20]
 801cd36:	695b      	ldr	r3, [r3, #20]
 801cd38:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cd3a:	69bb      	ldr	r3, [r7, #24]
 801cd3c:	697a      	ldr	r2, [r7, #20]
 801cd3e:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801cd40:	e00d      	b.n	801cd5e <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801cd42:	2300      	movs	r3, #0
 801cd44:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cd46:	69bb      	ldr	r3, [r7, #24]
 801cd48:	697a      	ldr	r2, [r7, #20]
 801cd4a:	615a      	str	r2, [r3, #20]
            break;
 801cd4c:	e007      	b.n	801cd5e <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801cd4e:	697b      	ldr	r3, [r7, #20]
 801cd50:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801cd52:	697b      	ldr	r3, [r7, #20]
 801cd54:	695b      	ldr	r3, [r3, #20]
 801cd56:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801cd58:	697b      	ldr	r3, [r7, #20]
 801cd5a:	2b00      	cmp	r3, #0
 801cd5c:	d1e2      	bne.n	801cd24 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801cd5e:	2300      	movs	r3, #0
 801cd60:	77fb      	strb	r3, [r7, #31]
 801cd62:	693b      	ldr	r3, [r7, #16]
 801cd64:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cd66:	68bb      	ldr	r3, [r7, #8]
 801cd68:	f383 8810 	msr	PRIMASK, r3
}
 801cd6c:	e001      	b.n	801cd72 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801cd6e:	2301      	movs	r3, #1
 801cd70:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801cd72:	7ffb      	ldrb	r3, [r7, #31]
}
 801cd74:	4618      	mov	r0, r3
 801cd76:	3720      	adds	r7, #32
 801cd78:	46bd      	mov	sp, r7
 801cd7a:	bd80      	pop	{r7, pc}
 801cd7c:	20002178 	.word	0x20002178
 801cd80:	08021014 	.word	0x08021014

0801cd84 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801cd84:	b580      	push	{r7, lr}
 801cd86:	b084      	sub	sp, #16
 801cd88:	af00      	add	r7, sp, #0
 801cd8a:	6078      	str	r0, [r7, #4]
 801cd8c:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cd8e:	2300      	movs	r3, #0
 801cd90:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801cd92:	687b      	ldr	r3, [r7, #4]
 801cd94:	2b00      	cmp	r3, #0
 801cd96:	d102      	bne.n	801cd9e <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801cd98:	2301      	movs	r3, #1
 801cd9a:	73fb      	strb	r3, [r7, #15]
 801cd9c:	e014      	b.n	801cdc8 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801cd9e:	4b0d      	ldr	r3, [pc, #52]	@ (801cdd4 <UTIL_TIMER_SetPeriod+0x50>)
 801cda0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cda2:	6838      	ldr	r0, [r7, #0]
 801cda4:	4798      	blx	r3
 801cda6:	4602      	mov	r2, r0
 801cda8:	687b      	ldr	r3, [r7, #4]
 801cdaa:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801cdac:	6878      	ldr	r0, [r7, #4]
 801cdae:	f000 f8c1 	bl	801cf34 <TimerExists>
 801cdb2:	4603      	mov	r3, r0
 801cdb4:	2b00      	cmp	r3, #0
 801cdb6:	d007      	beq.n	801cdc8 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801cdb8:	6878      	ldr	r0, [r7, #4]
 801cdba:	f7ff ff73 	bl	801cca4 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801cdbe:	6878      	ldr	r0, [r7, #4]
 801cdc0:	f7ff ff02 	bl	801cbc8 <UTIL_TIMER_Start>
 801cdc4:	4603      	mov	r3, r0
 801cdc6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801cdc8:	7bfb      	ldrb	r3, [r7, #15]
}
 801cdca:	4618      	mov	r0, r3
 801cdcc:	3710      	adds	r7, #16
 801cdce:	46bd      	mov	sp, r7
 801cdd0:	bd80      	pop	{r7, pc}
 801cdd2:	bf00      	nop
 801cdd4:	08021014 	.word	0x08021014

0801cdd8 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801cdd8:	b590      	push	{r4, r7, lr}
 801cdda:	b089      	sub	sp, #36	@ 0x24
 801cddc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cdde:	f3ef 8310 	mrs	r3, PRIMASK
 801cde2:	60bb      	str	r3, [r7, #8]
  return(result);
 801cde4:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cde6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801cde8:	b672      	cpsid	i
}
 801cdea:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801cdec:	4b38      	ldr	r3, [pc, #224]	@ (801ced0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cdee:	695b      	ldr	r3, [r3, #20]
 801cdf0:	4798      	blx	r3
 801cdf2:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801cdf4:	4b36      	ldr	r3, [pc, #216]	@ (801ced0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cdf6:	691b      	ldr	r3, [r3, #16]
 801cdf8:	4798      	blx	r3
 801cdfa:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801cdfc:	693a      	ldr	r2, [r7, #16]
 801cdfe:	697b      	ldr	r3, [r7, #20]
 801ce00:	1ad3      	subs	r3, r2, r3
 801ce02:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801ce04:	4b33      	ldr	r3, [pc, #204]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce06:	681b      	ldr	r3, [r3, #0]
 801ce08:	2b00      	cmp	r3, #0
 801ce0a:	d037      	beq.n	801ce7c <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801ce0c:	4b31      	ldr	r3, [pc, #196]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce0e:	681b      	ldr	r3, [r3, #0]
 801ce10:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801ce12:	69fb      	ldr	r3, [r7, #28]
 801ce14:	681b      	ldr	r3, [r3, #0]
 801ce16:	68fa      	ldr	r2, [r7, #12]
 801ce18:	429a      	cmp	r2, r3
 801ce1a:	d206      	bcs.n	801ce2a <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801ce1c:	69fb      	ldr	r3, [r7, #28]
 801ce1e:	681a      	ldr	r2, [r3, #0]
 801ce20:	68fb      	ldr	r3, [r7, #12]
 801ce22:	1ad2      	subs	r2, r2, r3
 801ce24:	69fb      	ldr	r3, [r7, #28]
 801ce26:	601a      	str	r2, [r3, #0]
 801ce28:	e002      	b.n	801ce30 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801ce2a:	69fb      	ldr	r3, [r7, #28]
 801ce2c:	2200      	movs	r2, #0
 801ce2e:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801ce30:	69fb      	ldr	r3, [r7, #28]
 801ce32:	695b      	ldr	r3, [r3, #20]
 801ce34:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801ce36:	69fb      	ldr	r3, [r7, #28]
 801ce38:	2b00      	cmp	r3, #0
 801ce3a:	d1ea      	bne.n	801ce12 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801ce3c:	e01e      	b.n	801ce7c <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801ce3e:	4b25      	ldr	r3, [pc, #148]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce40:	681b      	ldr	r3, [r3, #0]
 801ce42:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801ce44:	4b23      	ldr	r3, [pc, #140]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce46:	681b      	ldr	r3, [r3, #0]
 801ce48:	695b      	ldr	r3, [r3, #20]
 801ce4a:	4a22      	ldr	r2, [pc, #136]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce4c:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801ce4e:	69fb      	ldr	r3, [r7, #28]
 801ce50:	2200      	movs	r2, #0
 801ce52:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801ce54:	69fb      	ldr	r3, [r7, #28]
 801ce56:	2200      	movs	r2, #0
 801ce58:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801ce5a:	69fb      	ldr	r3, [r7, #28]
 801ce5c:	68db      	ldr	r3, [r3, #12]
 801ce5e:	69fa      	ldr	r2, [r7, #28]
 801ce60:	6912      	ldr	r2, [r2, #16]
 801ce62:	4610      	mov	r0, r2
 801ce64:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801ce66:	69fb      	ldr	r3, [r7, #28]
 801ce68:	7adb      	ldrb	r3, [r3, #11]
 801ce6a:	2b01      	cmp	r3, #1
 801ce6c:	d106      	bne.n	801ce7c <UTIL_TIMER_IRQ_Handler+0xa4>
 801ce6e:	69fb      	ldr	r3, [r7, #28]
 801ce70:	7a9b      	ldrb	r3, [r3, #10]
 801ce72:	2b00      	cmp	r3, #0
 801ce74:	d102      	bne.n	801ce7c <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801ce76:	69f8      	ldr	r0, [r7, #28]
 801ce78:	f7ff fea6 	bl	801cbc8 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801ce7c:	4b15      	ldr	r3, [pc, #84]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce7e:	681b      	ldr	r3, [r3, #0]
 801ce80:	2b00      	cmp	r3, #0
 801ce82:	d00d      	beq.n	801cea0 <UTIL_TIMER_IRQ_Handler+0xc8>
 801ce84:	4b13      	ldr	r3, [pc, #76]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce86:	681b      	ldr	r3, [r3, #0]
 801ce88:	681b      	ldr	r3, [r3, #0]
 801ce8a:	2b00      	cmp	r3, #0
 801ce8c:	d0d7      	beq.n	801ce3e <UTIL_TIMER_IRQ_Handler+0x66>
 801ce8e:	4b11      	ldr	r3, [pc, #68]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce90:	681b      	ldr	r3, [r3, #0]
 801ce92:	681c      	ldr	r4, [r3, #0]
 801ce94:	4b0e      	ldr	r3, [pc, #56]	@ (801ced0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801ce96:	699b      	ldr	r3, [r3, #24]
 801ce98:	4798      	blx	r3
 801ce9a:	4603      	mov	r3, r0
 801ce9c:	429c      	cmp	r4, r3
 801ce9e:	d3ce      	bcc.n	801ce3e <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801cea0:	4b0c      	ldr	r3, [pc, #48]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cea2:	681b      	ldr	r3, [r3, #0]
 801cea4:	2b00      	cmp	r3, #0
 801cea6:	d009      	beq.n	801cebc <UTIL_TIMER_IRQ_Handler+0xe4>
 801cea8:	4b0a      	ldr	r3, [pc, #40]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ceaa:	681b      	ldr	r3, [r3, #0]
 801ceac:	7a1b      	ldrb	r3, [r3, #8]
 801ceae:	2b00      	cmp	r3, #0
 801ceb0:	d104      	bne.n	801cebc <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801ceb2:	4b08      	ldr	r3, [pc, #32]	@ (801ced4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ceb4:	681b      	ldr	r3, [r3, #0]
 801ceb6:	4618      	mov	r0, r3
 801ceb8:	f000 f858 	bl	801cf6c <TimerSetTimeout>
 801cebc:	69bb      	ldr	r3, [r7, #24]
 801cebe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cec0:	687b      	ldr	r3, [r7, #4]
 801cec2:	f383 8810 	msr	PRIMASK, r3
}
 801cec6:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801cec8:	bf00      	nop
 801ceca:	3724      	adds	r7, #36	@ 0x24
 801cecc:	46bd      	mov	sp, r7
 801cece:	bd90      	pop	{r4, r7, pc}
 801ced0:	08021014 	.word	0x08021014
 801ced4:	20002178 	.word	0x20002178

0801ced8 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801ced8:	b580      	push	{r7, lr}
 801ceda:	b082      	sub	sp, #8
 801cedc:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801cede:	4b06      	ldr	r3, [pc, #24]	@ (801cef8 <UTIL_TIMER_GetCurrentTime+0x20>)
 801cee0:	69db      	ldr	r3, [r3, #28]
 801cee2:	4798      	blx	r3
 801cee4:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801cee6:	4b04      	ldr	r3, [pc, #16]	@ (801cef8 <UTIL_TIMER_GetCurrentTime+0x20>)
 801cee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ceea:	6878      	ldr	r0, [r7, #4]
 801ceec:	4798      	blx	r3
 801ceee:	4603      	mov	r3, r0
}
 801cef0:	4618      	mov	r0, r3
 801cef2:	3708      	adds	r7, #8
 801cef4:	46bd      	mov	sp, r7
 801cef6:	bd80      	pop	{r7, pc}
 801cef8:	08021014 	.word	0x08021014

0801cefc <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801cefc:	b580      	push	{r7, lr}
 801cefe:	b084      	sub	sp, #16
 801cf00:	af00      	add	r7, sp, #0
 801cf02:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801cf04:	4b0a      	ldr	r3, [pc, #40]	@ (801cf30 <UTIL_TIMER_GetElapsedTime+0x34>)
 801cf06:	69db      	ldr	r3, [r3, #28]
 801cf08:	4798      	blx	r3
 801cf0a:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801cf0c:	4b08      	ldr	r3, [pc, #32]	@ (801cf30 <UTIL_TIMER_GetElapsedTime+0x34>)
 801cf0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cf10:	6878      	ldr	r0, [r7, #4]
 801cf12:	4798      	blx	r3
 801cf14:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801cf16:	4b06      	ldr	r3, [pc, #24]	@ (801cf30 <UTIL_TIMER_GetElapsedTime+0x34>)
 801cf18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cf1a:	68f9      	ldr	r1, [r7, #12]
 801cf1c:	68ba      	ldr	r2, [r7, #8]
 801cf1e:	1a8a      	subs	r2, r1, r2
 801cf20:	4610      	mov	r0, r2
 801cf22:	4798      	blx	r3
 801cf24:	4603      	mov	r3, r0
}
 801cf26:	4618      	mov	r0, r3
 801cf28:	3710      	adds	r7, #16
 801cf2a:	46bd      	mov	sp, r7
 801cf2c:	bd80      	pop	{r7, pc}
 801cf2e:	bf00      	nop
 801cf30:	08021014 	.word	0x08021014

0801cf34 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801cf34:	b480      	push	{r7}
 801cf36:	b085      	sub	sp, #20
 801cf38:	af00      	add	r7, sp, #0
 801cf3a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801cf3c:	4b0a      	ldr	r3, [pc, #40]	@ (801cf68 <TimerExists+0x34>)
 801cf3e:	681b      	ldr	r3, [r3, #0]
 801cf40:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801cf42:	e008      	b.n	801cf56 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801cf44:	68fa      	ldr	r2, [r7, #12]
 801cf46:	687b      	ldr	r3, [r7, #4]
 801cf48:	429a      	cmp	r2, r3
 801cf4a:	d101      	bne.n	801cf50 <TimerExists+0x1c>
    {
      return true;
 801cf4c:	2301      	movs	r3, #1
 801cf4e:	e006      	b.n	801cf5e <TimerExists+0x2a>
    }
    cur = cur->Next;
 801cf50:	68fb      	ldr	r3, [r7, #12]
 801cf52:	695b      	ldr	r3, [r3, #20]
 801cf54:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801cf56:	68fb      	ldr	r3, [r7, #12]
 801cf58:	2b00      	cmp	r3, #0
 801cf5a:	d1f3      	bne.n	801cf44 <TimerExists+0x10>
  }
  return false;
 801cf5c:	2300      	movs	r3, #0
}
 801cf5e:	4618      	mov	r0, r3
 801cf60:	3714      	adds	r7, #20
 801cf62:	46bd      	mov	sp, r7
 801cf64:	bc80      	pop	{r7}
 801cf66:	4770      	bx	lr
 801cf68:	20002178 	.word	0x20002178

0801cf6c <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801cf6c:	b590      	push	{r4, r7, lr}
 801cf6e:	b085      	sub	sp, #20
 801cf70:	af00      	add	r7, sp, #0
 801cf72:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801cf74:	4b11      	ldr	r3, [pc, #68]	@ (801cfbc <TimerSetTimeout+0x50>)
 801cf76:	6a1b      	ldr	r3, [r3, #32]
 801cf78:	4798      	blx	r3
 801cf7a:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801cf7c:	687b      	ldr	r3, [r7, #4]
 801cf7e:	2201      	movs	r2, #1
 801cf80:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801cf82:	687b      	ldr	r3, [r7, #4]
 801cf84:	681c      	ldr	r4, [r3, #0]
 801cf86:	4b0d      	ldr	r3, [pc, #52]	@ (801cfbc <TimerSetTimeout+0x50>)
 801cf88:	699b      	ldr	r3, [r3, #24]
 801cf8a:	4798      	blx	r3
 801cf8c:	4602      	mov	r2, r0
 801cf8e:	68fb      	ldr	r3, [r7, #12]
 801cf90:	4413      	add	r3, r2
 801cf92:	429c      	cmp	r4, r3
 801cf94:	d207      	bcs.n	801cfa6 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801cf96:	4b09      	ldr	r3, [pc, #36]	@ (801cfbc <TimerSetTimeout+0x50>)
 801cf98:	699b      	ldr	r3, [r3, #24]
 801cf9a:	4798      	blx	r3
 801cf9c:	4602      	mov	r2, r0
 801cf9e:	68fb      	ldr	r3, [r7, #12]
 801cfa0:	441a      	add	r2, r3
 801cfa2:	687b      	ldr	r3, [r7, #4]
 801cfa4:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801cfa6:	4b05      	ldr	r3, [pc, #20]	@ (801cfbc <TimerSetTimeout+0x50>)
 801cfa8:	689b      	ldr	r3, [r3, #8]
 801cfaa:	687a      	ldr	r2, [r7, #4]
 801cfac:	6812      	ldr	r2, [r2, #0]
 801cfae:	4610      	mov	r0, r2
 801cfb0:	4798      	blx	r3
}
 801cfb2:	bf00      	nop
 801cfb4:	3714      	adds	r7, #20
 801cfb6:	46bd      	mov	sp, r7
 801cfb8:	bd90      	pop	{r4, r7, pc}
 801cfba:	bf00      	nop
 801cfbc:	08021014 	.word	0x08021014

0801cfc0 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801cfc0:	b480      	push	{r7}
 801cfc2:	b085      	sub	sp, #20
 801cfc4:	af00      	add	r7, sp, #0
 801cfc6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801cfc8:	4b14      	ldr	r3, [pc, #80]	@ (801d01c <TimerInsertTimer+0x5c>)
 801cfca:	681b      	ldr	r3, [r3, #0]
 801cfcc:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801cfce:	4b13      	ldr	r3, [pc, #76]	@ (801d01c <TimerInsertTimer+0x5c>)
 801cfd0:	681b      	ldr	r3, [r3, #0]
 801cfd2:	695b      	ldr	r3, [r3, #20]
 801cfd4:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801cfd6:	e012      	b.n	801cffe <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801cfd8:	687b      	ldr	r3, [r7, #4]
 801cfda:	681a      	ldr	r2, [r3, #0]
 801cfdc:	68bb      	ldr	r3, [r7, #8]
 801cfde:	681b      	ldr	r3, [r3, #0]
 801cfe0:	429a      	cmp	r2, r3
 801cfe2:	d905      	bls.n	801cff0 <TimerInsertTimer+0x30>
    {
        cur = next;
 801cfe4:	68bb      	ldr	r3, [r7, #8]
 801cfe6:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801cfe8:	68bb      	ldr	r3, [r7, #8]
 801cfea:	695b      	ldr	r3, [r3, #20]
 801cfec:	60bb      	str	r3, [r7, #8]
 801cfee:	e006      	b.n	801cffe <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801cff0:	68fb      	ldr	r3, [r7, #12]
 801cff2:	687a      	ldr	r2, [r7, #4]
 801cff4:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801cff6:	687b      	ldr	r3, [r7, #4]
 801cff8:	68ba      	ldr	r2, [r7, #8]
 801cffa:	615a      	str	r2, [r3, #20]
        return;
 801cffc:	e009      	b.n	801d012 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801cffe:	68fb      	ldr	r3, [r7, #12]
 801d000:	695b      	ldr	r3, [r3, #20]
 801d002:	2b00      	cmp	r3, #0
 801d004:	d1e8      	bne.n	801cfd8 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801d006:	68fb      	ldr	r3, [r7, #12]
 801d008:	687a      	ldr	r2, [r7, #4]
 801d00a:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801d00c:	687b      	ldr	r3, [r7, #4]
 801d00e:	2200      	movs	r2, #0
 801d010:	615a      	str	r2, [r3, #20]
}
 801d012:	3714      	adds	r7, #20
 801d014:	46bd      	mov	sp, r7
 801d016:	bc80      	pop	{r7}
 801d018:	4770      	bx	lr
 801d01a:	bf00      	nop
 801d01c:	20002178 	.word	0x20002178

0801d020 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801d020:	b580      	push	{r7, lr}
 801d022:	b084      	sub	sp, #16
 801d024:	af00      	add	r7, sp, #0
 801d026:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d028:	4b0b      	ldr	r3, [pc, #44]	@ (801d058 <TimerInsertNewHeadTimer+0x38>)
 801d02a:	681b      	ldr	r3, [r3, #0]
 801d02c:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801d02e:	68fb      	ldr	r3, [r7, #12]
 801d030:	2b00      	cmp	r3, #0
 801d032:	d002      	beq.n	801d03a <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801d034:	68fb      	ldr	r3, [r7, #12]
 801d036:	2200      	movs	r2, #0
 801d038:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801d03a:	687b      	ldr	r3, [r7, #4]
 801d03c:	68fa      	ldr	r2, [r7, #12]
 801d03e:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801d040:	4a05      	ldr	r2, [pc, #20]	@ (801d058 <TimerInsertNewHeadTimer+0x38>)
 801d042:	687b      	ldr	r3, [r7, #4]
 801d044:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801d046:	4b04      	ldr	r3, [pc, #16]	@ (801d058 <TimerInsertNewHeadTimer+0x38>)
 801d048:	681b      	ldr	r3, [r3, #0]
 801d04a:	4618      	mov	r0, r3
 801d04c:	f7ff ff8e 	bl	801cf6c <TimerSetTimeout>
}
 801d050:	bf00      	nop
 801d052:	3710      	adds	r7, #16
 801d054:	46bd      	mov	sp, r7
 801d056:	bd80      	pop	{r7, pc}
 801d058:	20002178 	.word	0x20002178

0801d05c <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801d05c:	b580      	push	{r7, lr}
 801d05e:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801d060:	2218      	movs	r2, #24
 801d062:	2100      	movs	r1, #0
 801d064:	4807      	ldr	r0, [pc, #28]	@ (801d084 <UTIL_ADV_TRACE_Init+0x28>)
 801d066:	f7ff f862 	bl	801c12e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801d06a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801d06e:	2100      	movs	r1, #0
 801d070:	4805      	ldr	r0, [pc, #20]	@ (801d088 <UTIL_ADV_TRACE_Init+0x2c>)
 801d072:	f7ff f85c 	bl	801c12e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801d076:	4b05      	ldr	r3, [pc, #20]	@ (801d08c <UTIL_ADV_TRACE_Init+0x30>)
 801d078:	681b      	ldr	r3, [r3, #0]
 801d07a:	4805      	ldr	r0, [pc, #20]	@ (801d090 <UTIL_ADV_TRACE_Init+0x34>)
 801d07c:	4798      	blx	r3
 801d07e:	4603      	mov	r3, r0
}
 801d080:	4618      	mov	r0, r3
 801d082:	bd80      	pop	{r7, pc}
 801d084:	2000217c 	.word	0x2000217c
 801d088:	20002194 	.word	0x20002194
 801d08c:	08021054 	.word	0x08021054
 801d090:	0801d2fd 	.word	0x0801d2fd

0801d094 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801d094:	b480      	push	{r7}
 801d096:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d098:	4b06      	ldr	r3, [pc, #24]	@ (801d0b4 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801d09a:	8a5a      	ldrh	r2, [r3, #18]
 801d09c:	4b05      	ldr	r3, [pc, #20]	@ (801d0b4 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801d09e:	8a1b      	ldrh	r3, [r3, #16]
 801d0a0:	429a      	cmp	r2, r3
 801d0a2:	d101      	bne.n	801d0a8 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801d0a4:	2301      	movs	r3, #1
 801d0a6:	e000      	b.n	801d0aa <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801d0a8:	2300      	movs	r3, #0
}
 801d0aa:	4618      	mov	r0, r3
 801d0ac:	46bd      	mov	sp, r7
 801d0ae:	bc80      	pop	{r7}
 801d0b0:	4770      	bx	lr
 801d0b2:	bf00      	nop
 801d0b4:	2000217c 	.word	0x2000217c

0801d0b8 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801d0b8:	b408      	push	{r3}
 801d0ba:	b580      	push	{r7, lr}
 801d0bc:	b08d      	sub	sp, #52	@ 0x34
 801d0be:	af00      	add	r7, sp, #0
 801d0c0:	60f8      	str	r0, [r7, #12]
 801d0c2:	60b9      	str	r1, [r7, #8]
 801d0c4:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801d0c6:	2300      	movs	r3, #0
 801d0c8:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801d0ca:	2300      	movs	r3, #0
 801d0cc:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801d0ce:	4b37      	ldr	r3, [pc, #220]	@ (801d1ac <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d0d0:	7a1b      	ldrb	r3, [r3, #8]
 801d0d2:	461a      	mov	r2, r3
 801d0d4:	68fb      	ldr	r3, [r7, #12]
 801d0d6:	4293      	cmp	r3, r2
 801d0d8:	d902      	bls.n	801d0e0 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801d0da:	f06f 0304 	mvn.w	r3, #4
 801d0de:	e05e      	b.n	801d19e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801d0e0:	4b32      	ldr	r3, [pc, #200]	@ (801d1ac <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d0e2:	68da      	ldr	r2, [r3, #12]
 801d0e4:	68bb      	ldr	r3, [r7, #8]
 801d0e6:	4013      	ands	r3, r2
 801d0e8:	68ba      	ldr	r2, [r7, #8]
 801d0ea:	429a      	cmp	r2, r3
 801d0ec:	d002      	beq.n	801d0f4 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801d0ee:	f06f 0305 	mvn.w	r3, #5
 801d0f2:	e054      	b.n	801d19e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801d0f4:	4b2d      	ldr	r3, [pc, #180]	@ (801d1ac <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d0f6:	685b      	ldr	r3, [r3, #4]
 801d0f8:	2b00      	cmp	r3, #0
 801d0fa:	d00a      	beq.n	801d112 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801d0fc:	687b      	ldr	r3, [r7, #4]
 801d0fe:	2b00      	cmp	r3, #0
 801d100:	d007      	beq.n	801d112 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801d102:	4b2a      	ldr	r3, [pc, #168]	@ (801d1ac <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d104:	685b      	ldr	r3, [r3, #4]
 801d106:	f107 0116 	add.w	r1, r7, #22
 801d10a:	f107 0218 	add.w	r2, r7, #24
 801d10e:	4610      	mov	r0, r2
 801d110:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801d112:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801d116:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d11a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d11c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801d120:	4823      	ldr	r0, [pc, #140]	@ (801d1b0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801d122:	f7ff fa2b 	bl	801c57c <tiny_vsnprintf_like>
 801d126:	4603      	mov	r3, r0
 801d128:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801d12a:	f000 f9f1 	bl	801d510 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801d12e:	8afa      	ldrh	r2, [r7, #22]
 801d130:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801d132:	4413      	add	r3, r2
 801d134:	b29b      	uxth	r3, r3
 801d136:	f107 0214 	add.w	r2, r7, #20
 801d13a:	4611      	mov	r1, r2
 801d13c:	4618      	mov	r0, r3
 801d13e:	f000 f969 	bl	801d414 <TRACE_AllocateBufer>
 801d142:	4603      	mov	r3, r0
 801d144:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d148:	d025      	beq.n	801d196 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801d14a:	2300      	movs	r3, #0
 801d14c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801d14e:	e00e      	b.n	801d16e <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801d150:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801d152:	8aba      	ldrh	r2, [r7, #20]
 801d154:	3330      	adds	r3, #48	@ 0x30
 801d156:	443b      	add	r3, r7
 801d158:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801d15c:	4b15      	ldr	r3, [pc, #84]	@ (801d1b4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d15e:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801d160:	8abb      	ldrh	r3, [r7, #20]
 801d162:	3301      	adds	r3, #1
 801d164:	b29b      	uxth	r3, r3
 801d166:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801d168:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801d16a:	3301      	adds	r3, #1
 801d16c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801d16e:	8afb      	ldrh	r3, [r7, #22]
 801d170:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801d172:	429a      	cmp	r2, r3
 801d174:	d3ec      	bcc.n	801d150 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d176:	8abb      	ldrh	r3, [r7, #20]
 801d178:	461a      	mov	r2, r3
 801d17a:	4b0e      	ldr	r3, [pc, #56]	@ (801d1b4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d17c:	18d0      	adds	r0, r2, r3
 801d17e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d180:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d182:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801d186:	f7ff f9f9 	bl	801c57c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801d18a:	f000 f9df 	bl	801d54c <TRACE_UnLock>

    return TRACE_Send();
 801d18e:	f000 f831 	bl	801d1f4 <TRACE_Send>
 801d192:	4603      	mov	r3, r0
 801d194:	e003      	b.n	801d19e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801d196:	f000 f9d9 	bl	801d54c <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801d19a:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801d19e:	4618      	mov	r0, r3
 801d1a0:	3734      	adds	r7, #52	@ 0x34
 801d1a2:	46bd      	mov	sp, r7
 801d1a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801d1a8:	b001      	add	sp, #4
 801d1aa:	4770      	bx	lr
 801d1ac:	2000217c 	.word	0x2000217c
 801d1b0:	20002594 	.word	0x20002594
 801d1b4:	20002194 	.word	0x20002194

0801d1b8 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801d1b8:	b480      	push	{r7}
 801d1ba:	b083      	sub	sp, #12
 801d1bc:	af00      	add	r7, sp, #0
 801d1be:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801d1c0:	4a03      	ldr	r2, [pc, #12]	@ (801d1d0 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801d1c2:	687b      	ldr	r3, [r7, #4]
 801d1c4:	6053      	str	r3, [r2, #4]
}
 801d1c6:	bf00      	nop
 801d1c8:	370c      	adds	r7, #12
 801d1ca:	46bd      	mov	sp, r7
 801d1cc:	bc80      	pop	{r7}
 801d1ce:	4770      	bx	lr
 801d1d0:	2000217c 	.word	0x2000217c

0801d1d4 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801d1d4:	b480      	push	{r7}
 801d1d6:	b083      	sub	sp, #12
 801d1d8:	af00      	add	r7, sp, #0
 801d1da:	4603      	mov	r3, r0
 801d1dc:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801d1de:	4a04      	ldr	r2, [pc, #16]	@ (801d1f0 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801d1e0:	79fb      	ldrb	r3, [r7, #7]
 801d1e2:	7213      	strb	r3, [r2, #8]
}
 801d1e4:	bf00      	nop
 801d1e6:	370c      	adds	r7, #12
 801d1e8:	46bd      	mov	sp, r7
 801d1ea:	bc80      	pop	{r7}
 801d1ec:	4770      	bx	lr
 801d1ee:	bf00      	nop
 801d1f0:	2000217c 	.word	0x2000217c

0801d1f4 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801d1f4:	b580      	push	{r7, lr}
 801d1f6:	b088      	sub	sp, #32
 801d1f8:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801d1fa:	2300      	movs	r3, #0
 801d1fc:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801d1fe:	2300      	movs	r3, #0
 801d200:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d202:	f3ef 8310 	mrs	r3, PRIMASK
 801d206:	613b      	str	r3, [r7, #16]
  return(result);
 801d208:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d20a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d20c:	b672      	cpsid	i
}
 801d20e:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801d210:	f000 f9ba 	bl	801d588 <TRACE_IsLocked>
 801d214:	4603      	mov	r3, r0
 801d216:	2b00      	cmp	r3, #0
 801d218:	d15d      	bne.n	801d2d6 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801d21a:	f000 f979 	bl	801d510 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801d21e:	4b34      	ldr	r3, [pc, #208]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d220:	8a1a      	ldrh	r2, [r3, #16]
 801d222:	4b33      	ldr	r3, [pc, #204]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d224:	8a5b      	ldrh	r3, [r3, #18]
 801d226:	429a      	cmp	r2, r3
 801d228:	d04d      	beq.n	801d2c6 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d22a:	4b31      	ldr	r3, [pc, #196]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d22c:	789b      	ldrb	r3, [r3, #2]
 801d22e:	2b01      	cmp	r3, #1
 801d230:	d117      	bne.n	801d262 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801d232:	4b2f      	ldr	r3, [pc, #188]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d234:	881a      	ldrh	r2, [r3, #0]
 801d236:	4b2e      	ldr	r3, [pc, #184]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d238:	8a1b      	ldrh	r3, [r3, #16]
 801d23a:	1ad3      	subs	r3, r2, r3
 801d23c:	b29a      	uxth	r2, r3
 801d23e:	4b2c      	ldr	r3, [pc, #176]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d240:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d242:	4b2b      	ldr	r3, [pc, #172]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d244:	2202      	movs	r2, #2
 801d246:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d248:	4b29      	ldr	r3, [pc, #164]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d24a:	2200      	movs	r2, #0
 801d24c:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d24e:	4b28      	ldr	r3, [pc, #160]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d250:	8a9b      	ldrh	r3, [r3, #20]
 801d252:	2b00      	cmp	r3, #0
 801d254:	d105      	bne.n	801d262 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d256:	4b26      	ldr	r3, [pc, #152]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d258:	2200      	movs	r2, #0
 801d25a:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d25c:	4b24      	ldr	r3, [pc, #144]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d25e:	2200      	movs	r2, #0
 801d260:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d262:	4b23      	ldr	r3, [pc, #140]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d264:	789b      	ldrb	r3, [r3, #2]
 801d266:	2b00      	cmp	r3, #0
 801d268:	d115      	bne.n	801d296 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d26a:	4b21      	ldr	r3, [pc, #132]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d26c:	8a5a      	ldrh	r2, [r3, #18]
 801d26e:	4b20      	ldr	r3, [pc, #128]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d270:	8a1b      	ldrh	r3, [r3, #16]
 801d272:	429a      	cmp	r2, r3
 801d274:	d908      	bls.n	801d288 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d276:	4b1e      	ldr	r3, [pc, #120]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d278:	8a5a      	ldrh	r2, [r3, #18]
 801d27a:	4b1d      	ldr	r3, [pc, #116]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d27c:	8a1b      	ldrh	r3, [r3, #16]
 801d27e:	1ad3      	subs	r3, r2, r3
 801d280:	b29a      	uxth	r2, r3
 801d282:	4b1b      	ldr	r3, [pc, #108]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d284:	829a      	strh	r2, [r3, #20]
 801d286:	e006      	b.n	801d296 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d288:	4b19      	ldr	r3, [pc, #100]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d28a:	8a1b      	ldrh	r3, [r3, #16]
 801d28c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d290:	b29a      	uxth	r2, r3
 801d292:	4b17      	ldr	r3, [pc, #92]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d294:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d296:	4b16      	ldr	r3, [pc, #88]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d298:	8a1b      	ldrh	r3, [r3, #16]
 801d29a:	461a      	mov	r2, r3
 801d29c:	4b15      	ldr	r3, [pc, #84]	@ (801d2f4 <TRACE_Send+0x100>)
 801d29e:	4413      	add	r3, r2
 801d2a0:	61bb      	str	r3, [r7, #24]
 801d2a2:	697b      	ldr	r3, [r7, #20]
 801d2a4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d2a6:	68fb      	ldr	r3, [r7, #12]
 801d2a8:	f383 8810 	msr	PRIMASK, r3
}
 801d2ac:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801d2ae:	f7e5 f9e7 	bl	8002680 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d2b2:	4b11      	ldr	r3, [pc, #68]	@ (801d2f8 <TRACE_Send+0x104>)
 801d2b4:	68db      	ldr	r3, [r3, #12]
 801d2b6:	4a0e      	ldr	r2, [pc, #56]	@ (801d2f0 <TRACE_Send+0xfc>)
 801d2b8:	8a92      	ldrh	r2, [r2, #20]
 801d2ba:	4611      	mov	r1, r2
 801d2bc:	69b8      	ldr	r0, [r7, #24]
 801d2be:	4798      	blx	r3
 801d2c0:	4603      	mov	r3, r0
 801d2c2:	77fb      	strb	r3, [r7, #31]
 801d2c4:	e00d      	b.n	801d2e2 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801d2c6:	f000 f941 	bl	801d54c <TRACE_UnLock>
 801d2ca:	697b      	ldr	r3, [r7, #20]
 801d2cc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d2ce:	68bb      	ldr	r3, [r7, #8]
 801d2d0:	f383 8810 	msr	PRIMASK, r3
}
 801d2d4:	e005      	b.n	801d2e2 <TRACE_Send+0xee>
 801d2d6:	697b      	ldr	r3, [r7, #20]
 801d2d8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d2da:	687b      	ldr	r3, [r7, #4]
 801d2dc:	f383 8810 	msr	PRIMASK, r3
}
 801d2e0:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801d2e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801d2e6:	4618      	mov	r0, r3
 801d2e8:	3720      	adds	r7, #32
 801d2ea:	46bd      	mov	sp, r7
 801d2ec:	bd80      	pop	{r7, pc}
 801d2ee:	bf00      	nop
 801d2f0:	2000217c 	.word	0x2000217c
 801d2f4:	20002194 	.word	0x20002194
 801d2f8:	08021054 	.word	0x08021054

0801d2fc <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801d2fc:	b580      	push	{r7, lr}
 801d2fe:	b088      	sub	sp, #32
 801d300:	af00      	add	r7, sp, #0
 801d302:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801d304:	2300      	movs	r3, #0
 801d306:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d308:	f3ef 8310 	mrs	r3, PRIMASK
 801d30c:	617b      	str	r3, [r7, #20]
  return(result);
 801d30e:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d310:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801d312:	b672      	cpsid	i
}
 801d314:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801d316:	4b3c      	ldr	r3, [pc, #240]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d318:	789b      	ldrb	r3, [r3, #2]
 801d31a:	2b02      	cmp	r3, #2
 801d31c:	d106      	bne.n	801d32c <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d31e:	4b3a      	ldr	r3, [pc, #232]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d320:	2200      	movs	r2, #0
 801d322:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d324:	4b38      	ldr	r3, [pc, #224]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d326:	2200      	movs	r2, #0
 801d328:	821a      	strh	r2, [r3, #16]
 801d32a:	e00a      	b.n	801d342 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d32c:	4b36      	ldr	r3, [pc, #216]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d32e:	8a1a      	ldrh	r2, [r3, #16]
 801d330:	4b35      	ldr	r3, [pc, #212]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d332:	8a9b      	ldrh	r3, [r3, #20]
 801d334:	4413      	add	r3, r2
 801d336:	b29b      	uxth	r3, r3
 801d338:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d33c:	b29a      	uxth	r2, r3
 801d33e:	4b32      	ldr	r3, [pc, #200]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d340:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801d342:	4b31      	ldr	r3, [pc, #196]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d344:	8a1a      	ldrh	r2, [r3, #16]
 801d346:	4b30      	ldr	r3, [pc, #192]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d348:	8a5b      	ldrh	r3, [r3, #18]
 801d34a:	429a      	cmp	r2, r3
 801d34c:	d04d      	beq.n	801d3ea <TRACE_TxCpltCallback+0xee>
 801d34e:	4b2e      	ldr	r3, [pc, #184]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d350:	8adb      	ldrh	r3, [r3, #22]
 801d352:	2b01      	cmp	r3, #1
 801d354:	d149      	bne.n	801d3ea <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d356:	4b2c      	ldr	r3, [pc, #176]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d358:	789b      	ldrb	r3, [r3, #2]
 801d35a:	2b01      	cmp	r3, #1
 801d35c:	d117      	bne.n	801d38e <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801d35e:	4b2a      	ldr	r3, [pc, #168]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d360:	881a      	ldrh	r2, [r3, #0]
 801d362:	4b29      	ldr	r3, [pc, #164]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d364:	8a1b      	ldrh	r3, [r3, #16]
 801d366:	1ad3      	subs	r3, r2, r3
 801d368:	b29a      	uxth	r2, r3
 801d36a:	4b27      	ldr	r3, [pc, #156]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d36c:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d36e:	4b26      	ldr	r3, [pc, #152]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d370:	2202      	movs	r2, #2
 801d372:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d374:	4b24      	ldr	r3, [pc, #144]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d376:	2200      	movs	r2, #0
 801d378:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d37a:	4b23      	ldr	r3, [pc, #140]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d37c:	8a9b      	ldrh	r3, [r3, #20]
 801d37e:	2b00      	cmp	r3, #0
 801d380:	d105      	bne.n	801d38e <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d382:	4b21      	ldr	r3, [pc, #132]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d384:	2200      	movs	r2, #0
 801d386:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d388:	4b1f      	ldr	r3, [pc, #124]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d38a:	2200      	movs	r2, #0
 801d38c:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d38e:	4b1e      	ldr	r3, [pc, #120]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d390:	789b      	ldrb	r3, [r3, #2]
 801d392:	2b00      	cmp	r3, #0
 801d394:	d115      	bne.n	801d3c2 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d396:	4b1c      	ldr	r3, [pc, #112]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d398:	8a5a      	ldrh	r2, [r3, #18]
 801d39a:	4b1b      	ldr	r3, [pc, #108]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d39c:	8a1b      	ldrh	r3, [r3, #16]
 801d39e:	429a      	cmp	r2, r3
 801d3a0:	d908      	bls.n	801d3b4 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d3a2:	4b19      	ldr	r3, [pc, #100]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d3a4:	8a5a      	ldrh	r2, [r3, #18]
 801d3a6:	4b18      	ldr	r3, [pc, #96]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d3a8:	8a1b      	ldrh	r3, [r3, #16]
 801d3aa:	1ad3      	subs	r3, r2, r3
 801d3ac:	b29a      	uxth	r2, r3
 801d3ae:	4b16      	ldr	r3, [pc, #88]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d3b0:	829a      	strh	r2, [r3, #20]
 801d3b2:	e006      	b.n	801d3c2 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d3b4:	4b14      	ldr	r3, [pc, #80]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d3b6:	8a1b      	ldrh	r3, [r3, #16]
 801d3b8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d3bc:	b29a      	uxth	r2, r3
 801d3be:	4b12      	ldr	r3, [pc, #72]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d3c0:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d3c2:	4b11      	ldr	r3, [pc, #68]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d3c4:	8a1b      	ldrh	r3, [r3, #16]
 801d3c6:	461a      	mov	r2, r3
 801d3c8:	4b10      	ldr	r3, [pc, #64]	@ (801d40c <TRACE_TxCpltCallback+0x110>)
 801d3ca:	4413      	add	r3, r2
 801d3cc:	61fb      	str	r3, [r7, #28]
 801d3ce:	69bb      	ldr	r3, [r7, #24]
 801d3d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3d2:	693b      	ldr	r3, [r7, #16]
 801d3d4:	f383 8810 	msr	PRIMASK, r3
}
 801d3d8:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d3da:	4b0d      	ldr	r3, [pc, #52]	@ (801d410 <TRACE_TxCpltCallback+0x114>)
 801d3dc:	68db      	ldr	r3, [r3, #12]
 801d3de:	4a0a      	ldr	r2, [pc, #40]	@ (801d408 <TRACE_TxCpltCallback+0x10c>)
 801d3e0:	8a92      	ldrh	r2, [r2, #20]
 801d3e2:	4611      	mov	r1, r2
 801d3e4:	69f8      	ldr	r0, [r7, #28]
 801d3e6:	4798      	blx	r3
 801d3e8:	e00a      	b.n	801d400 <TRACE_TxCpltCallback+0x104>
 801d3ea:	69bb      	ldr	r3, [r7, #24]
 801d3ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3ee:	68fb      	ldr	r3, [r7, #12]
 801d3f0:	f383 8810 	msr	PRIMASK, r3
}
 801d3f4:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801d3f6:	f7e5 f94b 	bl	8002690 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801d3fa:	f000 f8a7 	bl	801d54c <TRACE_UnLock>
  }
}
 801d3fe:	bf00      	nop
 801d400:	bf00      	nop
 801d402:	3720      	adds	r7, #32
 801d404:	46bd      	mov	sp, r7
 801d406:	bd80      	pop	{r7, pc}
 801d408:	2000217c 	.word	0x2000217c
 801d40c:	20002194 	.word	0x20002194
 801d410:	08021054 	.word	0x08021054

0801d414 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801d414:	b480      	push	{r7}
 801d416:	b087      	sub	sp, #28
 801d418:	af00      	add	r7, sp, #0
 801d41a:	4603      	mov	r3, r0
 801d41c:	6039      	str	r1, [r7, #0]
 801d41e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801d420:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801d424:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d426:	f3ef 8310 	mrs	r3, PRIMASK
 801d42a:	60fb      	str	r3, [r7, #12]
  return(result);
 801d42c:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d42e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801d430:	b672      	cpsid	i
}
 801d432:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d434:	4b35      	ldr	r3, [pc, #212]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d436:	8a5a      	ldrh	r2, [r3, #18]
 801d438:	4b34      	ldr	r3, [pc, #208]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d43a:	8a1b      	ldrh	r3, [r3, #16]
 801d43c:	429a      	cmp	r2, r3
 801d43e:	d11b      	bne.n	801d478 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d440:	4b32      	ldr	r3, [pc, #200]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d442:	8a5b      	ldrh	r3, [r3, #18]
 801d444:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d448:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801d44a:	88fa      	ldrh	r2, [r7, #6]
 801d44c:	8afb      	ldrh	r3, [r7, #22]
 801d44e:	429a      	cmp	r2, r3
 801d450:	d33a      	bcc.n	801d4c8 <TRACE_AllocateBufer+0xb4>
 801d452:	4b2e      	ldr	r3, [pc, #184]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d454:	8a1b      	ldrh	r3, [r3, #16]
 801d456:	88fa      	ldrh	r2, [r7, #6]
 801d458:	429a      	cmp	r2, r3
 801d45a:	d235      	bcs.n	801d4c8 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d45c:	4b2b      	ldr	r3, [pc, #172]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d45e:	2201      	movs	r2, #1
 801d460:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d462:	4b2a      	ldr	r3, [pc, #168]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d464:	8a5a      	ldrh	r2, [r3, #18]
 801d466:	4b29      	ldr	r3, [pc, #164]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d468:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d46a:	4b28      	ldr	r3, [pc, #160]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d46c:	8a1b      	ldrh	r3, [r3, #16]
 801d46e:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d470:	4b26      	ldr	r3, [pc, #152]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d472:	2200      	movs	r2, #0
 801d474:	825a      	strh	r2, [r3, #18]
 801d476:	e027      	b.n	801d4c8 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d478:	4b24      	ldr	r3, [pc, #144]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d47a:	8a5a      	ldrh	r2, [r3, #18]
 801d47c:	4b23      	ldr	r3, [pc, #140]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d47e:	8a1b      	ldrh	r3, [r3, #16]
 801d480:	429a      	cmp	r2, r3
 801d482:	d91b      	bls.n	801d4bc <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d484:	4b21      	ldr	r3, [pc, #132]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d486:	8a5b      	ldrh	r3, [r3, #18]
 801d488:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d48c:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801d48e:	88fa      	ldrh	r2, [r7, #6]
 801d490:	8afb      	ldrh	r3, [r7, #22]
 801d492:	429a      	cmp	r2, r3
 801d494:	d318      	bcc.n	801d4c8 <TRACE_AllocateBufer+0xb4>
 801d496:	4b1d      	ldr	r3, [pc, #116]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d498:	8a1b      	ldrh	r3, [r3, #16]
 801d49a:	88fa      	ldrh	r2, [r7, #6]
 801d49c:	429a      	cmp	r2, r3
 801d49e:	d213      	bcs.n	801d4c8 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d4a0:	4b1a      	ldr	r3, [pc, #104]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4a2:	2201      	movs	r2, #1
 801d4a4:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d4a6:	4b19      	ldr	r3, [pc, #100]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4a8:	8a5a      	ldrh	r2, [r3, #18]
 801d4aa:	4b18      	ldr	r3, [pc, #96]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4ac:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d4ae:	4b17      	ldr	r3, [pc, #92]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4b0:	8a1b      	ldrh	r3, [r3, #16]
 801d4b2:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d4b4:	4b15      	ldr	r3, [pc, #84]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4b6:	2200      	movs	r2, #0
 801d4b8:	825a      	strh	r2, [r3, #18]
 801d4ba:	e005      	b.n	801d4c8 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801d4bc:	4b13      	ldr	r3, [pc, #76]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4be:	8a1a      	ldrh	r2, [r3, #16]
 801d4c0:	4b12      	ldr	r3, [pc, #72]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4c2:	8a5b      	ldrh	r3, [r3, #18]
 801d4c4:	1ad3      	subs	r3, r2, r3
 801d4c6:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801d4c8:	8afa      	ldrh	r2, [r7, #22]
 801d4ca:	88fb      	ldrh	r3, [r7, #6]
 801d4cc:	429a      	cmp	r2, r3
 801d4ce:	d90f      	bls.n	801d4f0 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801d4d0:	4b0e      	ldr	r3, [pc, #56]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4d2:	8a5a      	ldrh	r2, [r3, #18]
 801d4d4:	683b      	ldr	r3, [r7, #0]
 801d4d6:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d4d8:	4b0c      	ldr	r3, [pc, #48]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4da:	8a5a      	ldrh	r2, [r3, #18]
 801d4dc:	88fb      	ldrh	r3, [r7, #6]
 801d4de:	4413      	add	r3, r2
 801d4e0:	b29b      	uxth	r3, r3
 801d4e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d4e6:	b29a      	uxth	r2, r3
 801d4e8:	4b08      	ldr	r3, [pc, #32]	@ (801d50c <TRACE_AllocateBufer+0xf8>)
 801d4ea:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801d4ec:	2300      	movs	r3, #0
 801d4ee:	82bb      	strh	r3, [r7, #20]
 801d4f0:	693b      	ldr	r3, [r7, #16]
 801d4f2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d4f4:	68bb      	ldr	r3, [r7, #8]
 801d4f6:	f383 8810 	msr	PRIMASK, r3
}
 801d4fa:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801d4fc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801d500:	4618      	mov	r0, r3
 801d502:	371c      	adds	r7, #28
 801d504:	46bd      	mov	sp, r7
 801d506:	bc80      	pop	{r7}
 801d508:	4770      	bx	lr
 801d50a:	bf00      	nop
 801d50c:	2000217c 	.word	0x2000217c

0801d510 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801d510:	b480      	push	{r7}
 801d512:	b085      	sub	sp, #20
 801d514:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d516:	f3ef 8310 	mrs	r3, PRIMASK
 801d51a:	607b      	str	r3, [r7, #4]
  return(result);
 801d51c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d51e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d520:	b672      	cpsid	i
}
 801d522:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801d524:	4b08      	ldr	r3, [pc, #32]	@ (801d548 <TRACE_Lock+0x38>)
 801d526:	8adb      	ldrh	r3, [r3, #22]
 801d528:	3301      	adds	r3, #1
 801d52a:	b29a      	uxth	r2, r3
 801d52c:	4b06      	ldr	r3, [pc, #24]	@ (801d548 <TRACE_Lock+0x38>)
 801d52e:	82da      	strh	r2, [r3, #22]
 801d530:	68fb      	ldr	r3, [r7, #12]
 801d532:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d534:	68bb      	ldr	r3, [r7, #8]
 801d536:	f383 8810 	msr	PRIMASK, r3
}
 801d53a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d53c:	bf00      	nop
 801d53e:	3714      	adds	r7, #20
 801d540:	46bd      	mov	sp, r7
 801d542:	bc80      	pop	{r7}
 801d544:	4770      	bx	lr
 801d546:	bf00      	nop
 801d548:	2000217c 	.word	0x2000217c

0801d54c <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801d54c:	b480      	push	{r7}
 801d54e:	b085      	sub	sp, #20
 801d550:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d552:	f3ef 8310 	mrs	r3, PRIMASK
 801d556:	607b      	str	r3, [r7, #4]
  return(result);
 801d558:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d55a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d55c:	b672      	cpsid	i
}
 801d55e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801d560:	4b08      	ldr	r3, [pc, #32]	@ (801d584 <TRACE_UnLock+0x38>)
 801d562:	8adb      	ldrh	r3, [r3, #22]
 801d564:	3b01      	subs	r3, #1
 801d566:	b29a      	uxth	r2, r3
 801d568:	4b06      	ldr	r3, [pc, #24]	@ (801d584 <TRACE_UnLock+0x38>)
 801d56a:	82da      	strh	r2, [r3, #22]
 801d56c:	68fb      	ldr	r3, [r7, #12]
 801d56e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d570:	68bb      	ldr	r3, [r7, #8]
 801d572:	f383 8810 	msr	PRIMASK, r3
}
 801d576:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d578:	bf00      	nop
 801d57a:	3714      	adds	r7, #20
 801d57c:	46bd      	mov	sp, r7
 801d57e:	bc80      	pop	{r7}
 801d580:	4770      	bx	lr
 801d582:	bf00      	nop
 801d584:	2000217c 	.word	0x2000217c

0801d588 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801d588:	b480      	push	{r7}
 801d58a:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801d58c:	4b05      	ldr	r3, [pc, #20]	@ (801d5a4 <TRACE_IsLocked+0x1c>)
 801d58e:	8adb      	ldrh	r3, [r3, #22]
 801d590:	2b00      	cmp	r3, #0
 801d592:	bf14      	ite	ne
 801d594:	2301      	movne	r3, #1
 801d596:	2300      	moveq	r3, #0
 801d598:	b2db      	uxtb	r3, r3
}
 801d59a:	4618      	mov	r0, r3
 801d59c:	46bd      	mov	sp, r7
 801d59e:	bc80      	pop	{r7}
 801d5a0:	4770      	bx	lr
 801d5a2:	bf00      	nop
 801d5a4:	2000217c 	.word	0x2000217c

0801d5a8 <atof>:
 801d5a8:	2100      	movs	r1, #0
 801d5aa:	f000 bdf9 	b.w	801e1a0 <strtod>

0801d5ae <atol>:
 801d5ae:	220a      	movs	r2, #10
 801d5b0:	2100      	movs	r1, #0
 801d5b2:	f000 be7b 	b.w	801e2ac <strtol>

0801d5b6 <sulp>:
 801d5b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d5ba:	460f      	mov	r7, r1
 801d5bc:	4690      	mov	r8, r2
 801d5be:	f001 fffd 	bl	801f5bc <__ulp>
 801d5c2:	4604      	mov	r4, r0
 801d5c4:	460d      	mov	r5, r1
 801d5c6:	f1b8 0f00 	cmp.w	r8, #0
 801d5ca:	d011      	beq.n	801d5f0 <sulp+0x3a>
 801d5cc:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801d5d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801d5d4:	2b00      	cmp	r3, #0
 801d5d6:	dd0b      	ble.n	801d5f0 <sulp+0x3a>
 801d5d8:	051b      	lsls	r3, r3, #20
 801d5da:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801d5de:	2400      	movs	r4, #0
 801d5e0:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801d5e4:	4622      	mov	r2, r4
 801d5e6:	462b      	mov	r3, r5
 801d5e8:	f7e2 ffde 	bl	80005a8 <__aeabi_dmul>
 801d5ec:	4604      	mov	r4, r0
 801d5ee:	460d      	mov	r5, r1
 801d5f0:	4620      	mov	r0, r4
 801d5f2:	4629      	mov	r1, r5
 801d5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801d5f8 <_strtod_l>:
 801d5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d5fc:	b09f      	sub	sp, #124	@ 0x7c
 801d5fe:	460c      	mov	r4, r1
 801d600:	9217      	str	r2, [sp, #92]	@ 0x5c
 801d602:	2200      	movs	r2, #0
 801d604:	921a      	str	r2, [sp, #104]	@ 0x68
 801d606:	9005      	str	r0, [sp, #20]
 801d608:	f04f 0a00 	mov.w	sl, #0
 801d60c:	f04f 0b00 	mov.w	fp, #0
 801d610:	460a      	mov	r2, r1
 801d612:	9219      	str	r2, [sp, #100]	@ 0x64
 801d614:	7811      	ldrb	r1, [r2, #0]
 801d616:	292b      	cmp	r1, #43	@ 0x2b
 801d618:	d048      	beq.n	801d6ac <_strtod_l+0xb4>
 801d61a:	d836      	bhi.n	801d68a <_strtod_l+0x92>
 801d61c:	290d      	cmp	r1, #13
 801d61e:	d830      	bhi.n	801d682 <_strtod_l+0x8a>
 801d620:	2908      	cmp	r1, #8
 801d622:	d830      	bhi.n	801d686 <_strtod_l+0x8e>
 801d624:	2900      	cmp	r1, #0
 801d626:	d039      	beq.n	801d69c <_strtod_l+0xa4>
 801d628:	2200      	movs	r2, #0
 801d62a:	920e      	str	r2, [sp, #56]	@ 0x38
 801d62c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801d62e:	782a      	ldrb	r2, [r5, #0]
 801d630:	2a30      	cmp	r2, #48	@ 0x30
 801d632:	f040 80b0 	bne.w	801d796 <_strtod_l+0x19e>
 801d636:	786a      	ldrb	r2, [r5, #1]
 801d638:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801d63c:	2a58      	cmp	r2, #88	@ 0x58
 801d63e:	d16c      	bne.n	801d71a <_strtod_l+0x122>
 801d640:	9302      	str	r3, [sp, #8]
 801d642:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d644:	9301      	str	r3, [sp, #4]
 801d646:	ab1a      	add	r3, sp, #104	@ 0x68
 801d648:	9300      	str	r3, [sp, #0]
 801d64a:	4a8e      	ldr	r2, [pc, #568]	@ (801d884 <_strtod_l+0x28c>)
 801d64c:	9805      	ldr	r0, [sp, #20]
 801d64e:	ab1b      	add	r3, sp, #108	@ 0x6c
 801d650:	a919      	add	r1, sp, #100	@ 0x64
 801d652:	f001 f8b7 	bl	801e7c4 <__gethex>
 801d656:	f010 060f 	ands.w	r6, r0, #15
 801d65a:	4604      	mov	r4, r0
 801d65c:	d005      	beq.n	801d66a <_strtod_l+0x72>
 801d65e:	2e06      	cmp	r6, #6
 801d660:	d126      	bne.n	801d6b0 <_strtod_l+0xb8>
 801d662:	3501      	adds	r5, #1
 801d664:	2300      	movs	r3, #0
 801d666:	9519      	str	r5, [sp, #100]	@ 0x64
 801d668:	930e      	str	r3, [sp, #56]	@ 0x38
 801d66a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801d66c:	2b00      	cmp	r3, #0
 801d66e:	f040 857e 	bne.w	801e16e <_strtod_l+0xb76>
 801d672:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d674:	b1bb      	cbz	r3, 801d6a6 <_strtod_l+0xae>
 801d676:	4650      	mov	r0, sl
 801d678:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 801d67c:	b01f      	add	sp, #124	@ 0x7c
 801d67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d682:	2920      	cmp	r1, #32
 801d684:	d1d0      	bne.n	801d628 <_strtod_l+0x30>
 801d686:	3201      	adds	r2, #1
 801d688:	e7c3      	b.n	801d612 <_strtod_l+0x1a>
 801d68a:	292d      	cmp	r1, #45	@ 0x2d
 801d68c:	d1cc      	bne.n	801d628 <_strtod_l+0x30>
 801d68e:	2101      	movs	r1, #1
 801d690:	910e      	str	r1, [sp, #56]	@ 0x38
 801d692:	1c51      	adds	r1, r2, #1
 801d694:	9119      	str	r1, [sp, #100]	@ 0x64
 801d696:	7852      	ldrb	r2, [r2, #1]
 801d698:	2a00      	cmp	r2, #0
 801d69a:	d1c7      	bne.n	801d62c <_strtod_l+0x34>
 801d69c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801d69e:	9419      	str	r4, [sp, #100]	@ 0x64
 801d6a0:	2b00      	cmp	r3, #0
 801d6a2:	f040 8562 	bne.w	801e16a <_strtod_l+0xb72>
 801d6a6:	4650      	mov	r0, sl
 801d6a8:	4659      	mov	r1, fp
 801d6aa:	e7e7      	b.n	801d67c <_strtod_l+0x84>
 801d6ac:	2100      	movs	r1, #0
 801d6ae:	e7ef      	b.n	801d690 <_strtod_l+0x98>
 801d6b0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801d6b2:	b13a      	cbz	r2, 801d6c4 <_strtod_l+0xcc>
 801d6b4:	2135      	movs	r1, #53	@ 0x35
 801d6b6:	a81c      	add	r0, sp, #112	@ 0x70
 801d6b8:	f002 f872 	bl	801f7a0 <__copybits>
 801d6bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801d6be:	9805      	ldr	r0, [sp, #20]
 801d6c0:	f001 fc52 	bl	801ef68 <_Bfree>
 801d6c4:	3e01      	subs	r6, #1
 801d6c6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801d6c8:	2e04      	cmp	r6, #4
 801d6ca:	d806      	bhi.n	801d6da <_strtod_l+0xe2>
 801d6cc:	e8df f006 	tbb	[pc, r6]
 801d6d0:	201d0314 	.word	0x201d0314
 801d6d4:	14          	.byte	0x14
 801d6d5:	00          	.byte	0x00
 801d6d6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801d6da:	05e1      	lsls	r1, r4, #23
 801d6dc:	bf48      	it	mi
 801d6de:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801d6e2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d6e6:	0d1b      	lsrs	r3, r3, #20
 801d6e8:	051b      	lsls	r3, r3, #20
 801d6ea:	2b00      	cmp	r3, #0
 801d6ec:	d1bd      	bne.n	801d66a <_strtod_l+0x72>
 801d6ee:	f000 ff75 	bl	801e5dc <__errno>
 801d6f2:	2322      	movs	r3, #34	@ 0x22
 801d6f4:	6003      	str	r3, [r0, #0]
 801d6f6:	e7b8      	b.n	801d66a <_strtod_l+0x72>
 801d6f8:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801d6fc:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801d700:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801d704:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801d708:	e7e7      	b.n	801d6da <_strtod_l+0xe2>
 801d70a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 801d888 <_strtod_l+0x290>
 801d70e:	e7e4      	b.n	801d6da <_strtod_l+0xe2>
 801d710:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801d714:	f04f 3aff 	mov.w	sl, #4294967295
 801d718:	e7df      	b.n	801d6da <_strtod_l+0xe2>
 801d71a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d71c:	1c5a      	adds	r2, r3, #1
 801d71e:	9219      	str	r2, [sp, #100]	@ 0x64
 801d720:	785b      	ldrb	r3, [r3, #1]
 801d722:	2b30      	cmp	r3, #48	@ 0x30
 801d724:	d0f9      	beq.n	801d71a <_strtod_l+0x122>
 801d726:	2b00      	cmp	r3, #0
 801d728:	d09f      	beq.n	801d66a <_strtod_l+0x72>
 801d72a:	2301      	movs	r3, #1
 801d72c:	2700      	movs	r7, #0
 801d72e:	9308      	str	r3, [sp, #32]
 801d730:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d732:	930c      	str	r3, [sp, #48]	@ 0x30
 801d734:	970b      	str	r7, [sp, #44]	@ 0x2c
 801d736:	46b9      	mov	r9, r7
 801d738:	220a      	movs	r2, #10
 801d73a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801d73c:	7805      	ldrb	r5, [r0, #0]
 801d73e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801d742:	b2d9      	uxtb	r1, r3
 801d744:	2909      	cmp	r1, #9
 801d746:	d928      	bls.n	801d79a <_strtod_l+0x1a2>
 801d748:	4950      	ldr	r1, [pc, #320]	@ (801d88c <_strtod_l+0x294>)
 801d74a:	2201      	movs	r2, #1
 801d74c:	f000 fec5 	bl	801e4da <strncmp>
 801d750:	2800      	cmp	r0, #0
 801d752:	d032      	beq.n	801d7ba <_strtod_l+0x1c2>
 801d754:	2000      	movs	r0, #0
 801d756:	462a      	mov	r2, r5
 801d758:	900a      	str	r0, [sp, #40]	@ 0x28
 801d75a:	464d      	mov	r5, r9
 801d75c:	4603      	mov	r3, r0
 801d75e:	2a65      	cmp	r2, #101	@ 0x65
 801d760:	d001      	beq.n	801d766 <_strtod_l+0x16e>
 801d762:	2a45      	cmp	r2, #69	@ 0x45
 801d764:	d114      	bne.n	801d790 <_strtod_l+0x198>
 801d766:	b91d      	cbnz	r5, 801d770 <_strtod_l+0x178>
 801d768:	9a08      	ldr	r2, [sp, #32]
 801d76a:	4302      	orrs	r2, r0
 801d76c:	d096      	beq.n	801d69c <_strtod_l+0xa4>
 801d76e:	2500      	movs	r5, #0
 801d770:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801d772:	1c62      	adds	r2, r4, #1
 801d774:	9219      	str	r2, [sp, #100]	@ 0x64
 801d776:	7862      	ldrb	r2, [r4, #1]
 801d778:	2a2b      	cmp	r2, #43	@ 0x2b
 801d77a:	d07a      	beq.n	801d872 <_strtod_l+0x27a>
 801d77c:	2a2d      	cmp	r2, #45	@ 0x2d
 801d77e:	d07e      	beq.n	801d87e <_strtod_l+0x286>
 801d780:	f04f 0c00 	mov.w	ip, #0
 801d784:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801d788:	2909      	cmp	r1, #9
 801d78a:	f240 8085 	bls.w	801d898 <_strtod_l+0x2a0>
 801d78e:	9419      	str	r4, [sp, #100]	@ 0x64
 801d790:	f04f 0800 	mov.w	r8, #0
 801d794:	e0a5      	b.n	801d8e2 <_strtod_l+0x2ea>
 801d796:	2300      	movs	r3, #0
 801d798:	e7c8      	b.n	801d72c <_strtod_l+0x134>
 801d79a:	f1b9 0f08 	cmp.w	r9, #8
 801d79e:	bfd8      	it	le
 801d7a0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801d7a2:	f100 0001 	add.w	r0, r0, #1
 801d7a6:	bfda      	itte	le
 801d7a8:	fb02 3301 	mlale	r3, r2, r1, r3
 801d7ac:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801d7ae:	fb02 3707 	mlagt	r7, r2, r7, r3
 801d7b2:	f109 0901 	add.w	r9, r9, #1
 801d7b6:	9019      	str	r0, [sp, #100]	@ 0x64
 801d7b8:	e7bf      	b.n	801d73a <_strtod_l+0x142>
 801d7ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d7bc:	1c5a      	adds	r2, r3, #1
 801d7be:	9219      	str	r2, [sp, #100]	@ 0x64
 801d7c0:	785a      	ldrb	r2, [r3, #1]
 801d7c2:	f1b9 0f00 	cmp.w	r9, #0
 801d7c6:	d03b      	beq.n	801d840 <_strtod_l+0x248>
 801d7c8:	900a      	str	r0, [sp, #40]	@ 0x28
 801d7ca:	464d      	mov	r5, r9
 801d7cc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801d7d0:	2b09      	cmp	r3, #9
 801d7d2:	d912      	bls.n	801d7fa <_strtod_l+0x202>
 801d7d4:	2301      	movs	r3, #1
 801d7d6:	e7c2      	b.n	801d75e <_strtod_l+0x166>
 801d7d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d7da:	1c5a      	adds	r2, r3, #1
 801d7dc:	9219      	str	r2, [sp, #100]	@ 0x64
 801d7de:	785a      	ldrb	r2, [r3, #1]
 801d7e0:	3001      	adds	r0, #1
 801d7e2:	2a30      	cmp	r2, #48	@ 0x30
 801d7e4:	d0f8      	beq.n	801d7d8 <_strtod_l+0x1e0>
 801d7e6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801d7ea:	2b08      	cmp	r3, #8
 801d7ec:	f200 84c4 	bhi.w	801e178 <_strtod_l+0xb80>
 801d7f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d7f2:	900a      	str	r0, [sp, #40]	@ 0x28
 801d7f4:	2000      	movs	r0, #0
 801d7f6:	930c      	str	r3, [sp, #48]	@ 0x30
 801d7f8:	4605      	mov	r5, r0
 801d7fa:	3a30      	subs	r2, #48	@ 0x30
 801d7fc:	f100 0301 	add.w	r3, r0, #1
 801d800:	d018      	beq.n	801d834 <_strtod_l+0x23c>
 801d802:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801d804:	4419      	add	r1, r3
 801d806:	910a      	str	r1, [sp, #40]	@ 0x28
 801d808:	462e      	mov	r6, r5
 801d80a:	f04f 0e0a 	mov.w	lr, #10
 801d80e:	1c71      	adds	r1, r6, #1
 801d810:	eba1 0c05 	sub.w	ip, r1, r5
 801d814:	4563      	cmp	r3, ip
 801d816:	dc15      	bgt.n	801d844 <_strtod_l+0x24c>
 801d818:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801d81c:	182b      	adds	r3, r5, r0
 801d81e:	2b08      	cmp	r3, #8
 801d820:	f105 0501 	add.w	r5, r5, #1
 801d824:	4405      	add	r5, r0
 801d826:	dc1a      	bgt.n	801d85e <_strtod_l+0x266>
 801d828:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d82a:	230a      	movs	r3, #10
 801d82c:	fb03 2301 	mla	r3, r3, r1, r2
 801d830:	930b      	str	r3, [sp, #44]	@ 0x2c
 801d832:	2300      	movs	r3, #0
 801d834:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801d836:	1c51      	adds	r1, r2, #1
 801d838:	9119      	str	r1, [sp, #100]	@ 0x64
 801d83a:	7852      	ldrb	r2, [r2, #1]
 801d83c:	4618      	mov	r0, r3
 801d83e:	e7c5      	b.n	801d7cc <_strtod_l+0x1d4>
 801d840:	4648      	mov	r0, r9
 801d842:	e7ce      	b.n	801d7e2 <_strtod_l+0x1ea>
 801d844:	2e08      	cmp	r6, #8
 801d846:	dc05      	bgt.n	801d854 <_strtod_l+0x25c>
 801d848:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801d84a:	fb0e f606 	mul.w	r6, lr, r6
 801d84e:	960b      	str	r6, [sp, #44]	@ 0x2c
 801d850:	460e      	mov	r6, r1
 801d852:	e7dc      	b.n	801d80e <_strtod_l+0x216>
 801d854:	2910      	cmp	r1, #16
 801d856:	bfd8      	it	le
 801d858:	fb0e f707 	mulle.w	r7, lr, r7
 801d85c:	e7f8      	b.n	801d850 <_strtod_l+0x258>
 801d85e:	2b0f      	cmp	r3, #15
 801d860:	bfdc      	itt	le
 801d862:	230a      	movle	r3, #10
 801d864:	fb03 2707 	mlale	r7, r3, r7, r2
 801d868:	e7e3      	b.n	801d832 <_strtod_l+0x23a>
 801d86a:	2300      	movs	r3, #0
 801d86c:	930a      	str	r3, [sp, #40]	@ 0x28
 801d86e:	2301      	movs	r3, #1
 801d870:	e77a      	b.n	801d768 <_strtod_l+0x170>
 801d872:	f04f 0c00 	mov.w	ip, #0
 801d876:	1ca2      	adds	r2, r4, #2
 801d878:	9219      	str	r2, [sp, #100]	@ 0x64
 801d87a:	78a2      	ldrb	r2, [r4, #2]
 801d87c:	e782      	b.n	801d784 <_strtod_l+0x18c>
 801d87e:	f04f 0c01 	mov.w	ip, #1
 801d882:	e7f8      	b.n	801d876 <_strtod_l+0x27e>
 801d884:	080217a8 	.word	0x080217a8
 801d888:	7ff00000 	.word	0x7ff00000
 801d88c:	0802162c 	.word	0x0802162c
 801d890:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801d892:	1c51      	adds	r1, r2, #1
 801d894:	9119      	str	r1, [sp, #100]	@ 0x64
 801d896:	7852      	ldrb	r2, [r2, #1]
 801d898:	2a30      	cmp	r2, #48	@ 0x30
 801d89a:	d0f9      	beq.n	801d890 <_strtod_l+0x298>
 801d89c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801d8a0:	2908      	cmp	r1, #8
 801d8a2:	f63f af75 	bhi.w	801d790 <_strtod_l+0x198>
 801d8a6:	3a30      	subs	r2, #48	@ 0x30
 801d8a8:	9209      	str	r2, [sp, #36]	@ 0x24
 801d8aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801d8ac:	920f      	str	r2, [sp, #60]	@ 0x3c
 801d8ae:	f04f 080a 	mov.w	r8, #10
 801d8b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801d8b4:	1c56      	adds	r6, r2, #1
 801d8b6:	9619      	str	r6, [sp, #100]	@ 0x64
 801d8b8:	7852      	ldrb	r2, [r2, #1]
 801d8ba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801d8be:	f1be 0f09 	cmp.w	lr, #9
 801d8c2:	d939      	bls.n	801d938 <_strtod_l+0x340>
 801d8c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801d8c6:	1a76      	subs	r6, r6, r1
 801d8c8:	2e08      	cmp	r6, #8
 801d8ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801d8ce:	dc03      	bgt.n	801d8d8 <_strtod_l+0x2e0>
 801d8d0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d8d2:	4588      	cmp	r8, r1
 801d8d4:	bfa8      	it	ge
 801d8d6:	4688      	movge	r8, r1
 801d8d8:	f1bc 0f00 	cmp.w	ip, #0
 801d8dc:	d001      	beq.n	801d8e2 <_strtod_l+0x2ea>
 801d8de:	f1c8 0800 	rsb	r8, r8, #0
 801d8e2:	2d00      	cmp	r5, #0
 801d8e4:	d14e      	bne.n	801d984 <_strtod_l+0x38c>
 801d8e6:	9908      	ldr	r1, [sp, #32]
 801d8e8:	4308      	orrs	r0, r1
 801d8ea:	f47f aebe 	bne.w	801d66a <_strtod_l+0x72>
 801d8ee:	2b00      	cmp	r3, #0
 801d8f0:	f47f aed4 	bne.w	801d69c <_strtod_l+0xa4>
 801d8f4:	2a69      	cmp	r2, #105	@ 0x69
 801d8f6:	d028      	beq.n	801d94a <_strtod_l+0x352>
 801d8f8:	dc25      	bgt.n	801d946 <_strtod_l+0x34e>
 801d8fa:	2a49      	cmp	r2, #73	@ 0x49
 801d8fc:	d025      	beq.n	801d94a <_strtod_l+0x352>
 801d8fe:	2a4e      	cmp	r2, #78	@ 0x4e
 801d900:	f47f aecc 	bne.w	801d69c <_strtod_l+0xa4>
 801d904:	4999      	ldr	r1, [pc, #612]	@ (801db6c <_strtod_l+0x574>)
 801d906:	a819      	add	r0, sp, #100	@ 0x64
 801d908:	f001 f97e 	bl	801ec08 <__match>
 801d90c:	2800      	cmp	r0, #0
 801d90e:	f43f aec5 	beq.w	801d69c <_strtod_l+0xa4>
 801d912:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d914:	781b      	ldrb	r3, [r3, #0]
 801d916:	2b28      	cmp	r3, #40	@ 0x28
 801d918:	d12e      	bne.n	801d978 <_strtod_l+0x380>
 801d91a:	4995      	ldr	r1, [pc, #596]	@ (801db70 <_strtod_l+0x578>)
 801d91c:	aa1c      	add	r2, sp, #112	@ 0x70
 801d91e:	a819      	add	r0, sp, #100	@ 0x64
 801d920:	f001 f986 	bl	801ec30 <__hexnan>
 801d924:	2805      	cmp	r0, #5
 801d926:	d127      	bne.n	801d978 <_strtod_l+0x380>
 801d928:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801d92a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801d92e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801d932:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801d936:	e698      	b.n	801d66a <_strtod_l+0x72>
 801d938:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d93a:	fb08 2101 	mla	r1, r8, r1, r2
 801d93e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801d942:	9209      	str	r2, [sp, #36]	@ 0x24
 801d944:	e7b5      	b.n	801d8b2 <_strtod_l+0x2ba>
 801d946:	2a6e      	cmp	r2, #110	@ 0x6e
 801d948:	e7da      	b.n	801d900 <_strtod_l+0x308>
 801d94a:	498a      	ldr	r1, [pc, #552]	@ (801db74 <_strtod_l+0x57c>)
 801d94c:	a819      	add	r0, sp, #100	@ 0x64
 801d94e:	f001 f95b 	bl	801ec08 <__match>
 801d952:	2800      	cmp	r0, #0
 801d954:	f43f aea2 	beq.w	801d69c <_strtod_l+0xa4>
 801d958:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d95a:	4987      	ldr	r1, [pc, #540]	@ (801db78 <_strtod_l+0x580>)
 801d95c:	3b01      	subs	r3, #1
 801d95e:	a819      	add	r0, sp, #100	@ 0x64
 801d960:	9319      	str	r3, [sp, #100]	@ 0x64
 801d962:	f001 f951 	bl	801ec08 <__match>
 801d966:	b910      	cbnz	r0, 801d96e <_strtod_l+0x376>
 801d968:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d96a:	3301      	adds	r3, #1
 801d96c:	9319      	str	r3, [sp, #100]	@ 0x64
 801d96e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 801db7c <_strtod_l+0x584>
 801d972:	f04f 0a00 	mov.w	sl, #0
 801d976:	e678      	b.n	801d66a <_strtod_l+0x72>
 801d978:	4881      	ldr	r0, [pc, #516]	@ (801db80 <_strtod_l+0x588>)
 801d97a:	f000 fe6b 	bl	801e654 <nan>
 801d97e:	4682      	mov	sl, r0
 801d980:	468b      	mov	fp, r1
 801d982:	e672      	b.n	801d66a <_strtod_l+0x72>
 801d984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d986:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801d988:	eba8 0303 	sub.w	r3, r8, r3
 801d98c:	f1b9 0f00 	cmp.w	r9, #0
 801d990:	bf08      	it	eq
 801d992:	46a9      	moveq	r9, r5
 801d994:	2d10      	cmp	r5, #16
 801d996:	9309      	str	r3, [sp, #36]	@ 0x24
 801d998:	462c      	mov	r4, r5
 801d99a:	bfa8      	it	ge
 801d99c:	2410      	movge	r4, #16
 801d99e:	f7e2 fd89 	bl	80004b4 <__aeabi_ui2d>
 801d9a2:	2d09      	cmp	r5, #9
 801d9a4:	4682      	mov	sl, r0
 801d9a6:	468b      	mov	fp, r1
 801d9a8:	dc11      	bgt.n	801d9ce <_strtod_l+0x3d6>
 801d9aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9ac:	2b00      	cmp	r3, #0
 801d9ae:	f43f ae5c 	beq.w	801d66a <_strtod_l+0x72>
 801d9b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9b4:	dd76      	ble.n	801daa4 <_strtod_l+0x4ac>
 801d9b6:	2b16      	cmp	r3, #22
 801d9b8:	dc5d      	bgt.n	801da76 <_strtod_l+0x47e>
 801d9ba:	4972      	ldr	r1, [pc, #456]	@ (801db84 <_strtod_l+0x58c>)
 801d9bc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801d9c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d9c4:	4652      	mov	r2, sl
 801d9c6:	465b      	mov	r3, fp
 801d9c8:	f7e2 fdee 	bl	80005a8 <__aeabi_dmul>
 801d9cc:	e7d7      	b.n	801d97e <_strtod_l+0x386>
 801d9ce:	4b6d      	ldr	r3, [pc, #436]	@ (801db84 <_strtod_l+0x58c>)
 801d9d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d9d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801d9d8:	f7e2 fde6 	bl	80005a8 <__aeabi_dmul>
 801d9dc:	4682      	mov	sl, r0
 801d9de:	4638      	mov	r0, r7
 801d9e0:	468b      	mov	fp, r1
 801d9e2:	f7e2 fd67 	bl	80004b4 <__aeabi_ui2d>
 801d9e6:	4602      	mov	r2, r0
 801d9e8:	460b      	mov	r3, r1
 801d9ea:	4650      	mov	r0, sl
 801d9ec:	4659      	mov	r1, fp
 801d9ee:	f7e2 fc25 	bl	800023c <__adddf3>
 801d9f2:	2d0f      	cmp	r5, #15
 801d9f4:	4682      	mov	sl, r0
 801d9f6:	468b      	mov	fp, r1
 801d9f8:	ddd7      	ble.n	801d9aa <_strtod_l+0x3b2>
 801d9fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9fc:	1b2c      	subs	r4, r5, r4
 801d9fe:	441c      	add	r4, r3
 801da00:	2c00      	cmp	r4, #0
 801da02:	f340 8093 	ble.w	801db2c <_strtod_l+0x534>
 801da06:	f014 030f 	ands.w	r3, r4, #15
 801da0a:	d00a      	beq.n	801da22 <_strtod_l+0x42a>
 801da0c:	495d      	ldr	r1, [pc, #372]	@ (801db84 <_strtod_l+0x58c>)
 801da0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801da12:	4652      	mov	r2, sl
 801da14:	465b      	mov	r3, fp
 801da16:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da1a:	f7e2 fdc5 	bl	80005a8 <__aeabi_dmul>
 801da1e:	4682      	mov	sl, r0
 801da20:	468b      	mov	fp, r1
 801da22:	f034 040f 	bics.w	r4, r4, #15
 801da26:	d073      	beq.n	801db10 <_strtod_l+0x518>
 801da28:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801da2c:	dd49      	ble.n	801dac2 <_strtod_l+0x4ca>
 801da2e:	2400      	movs	r4, #0
 801da30:	46a0      	mov	r8, r4
 801da32:	940b      	str	r4, [sp, #44]	@ 0x2c
 801da34:	46a1      	mov	r9, r4
 801da36:	9a05      	ldr	r2, [sp, #20]
 801da38:	f8df b140 	ldr.w	fp, [pc, #320]	@ 801db7c <_strtod_l+0x584>
 801da3c:	2322      	movs	r3, #34	@ 0x22
 801da3e:	6013      	str	r3, [r2, #0]
 801da40:	f04f 0a00 	mov.w	sl, #0
 801da44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801da46:	2b00      	cmp	r3, #0
 801da48:	f43f ae0f 	beq.w	801d66a <_strtod_l+0x72>
 801da4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801da4e:	9805      	ldr	r0, [sp, #20]
 801da50:	f001 fa8a 	bl	801ef68 <_Bfree>
 801da54:	9805      	ldr	r0, [sp, #20]
 801da56:	4649      	mov	r1, r9
 801da58:	f001 fa86 	bl	801ef68 <_Bfree>
 801da5c:	9805      	ldr	r0, [sp, #20]
 801da5e:	4641      	mov	r1, r8
 801da60:	f001 fa82 	bl	801ef68 <_Bfree>
 801da64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801da66:	9805      	ldr	r0, [sp, #20]
 801da68:	f001 fa7e 	bl	801ef68 <_Bfree>
 801da6c:	9805      	ldr	r0, [sp, #20]
 801da6e:	4621      	mov	r1, r4
 801da70:	f001 fa7a 	bl	801ef68 <_Bfree>
 801da74:	e5f9      	b.n	801d66a <_strtod_l+0x72>
 801da76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801da78:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801da7c:	4293      	cmp	r3, r2
 801da7e:	dbbc      	blt.n	801d9fa <_strtod_l+0x402>
 801da80:	4c40      	ldr	r4, [pc, #256]	@ (801db84 <_strtod_l+0x58c>)
 801da82:	f1c5 050f 	rsb	r5, r5, #15
 801da86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801da8a:	4652      	mov	r2, sl
 801da8c:	465b      	mov	r3, fp
 801da8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da92:	f7e2 fd89 	bl	80005a8 <__aeabi_dmul>
 801da96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801da98:	1b5d      	subs	r5, r3, r5
 801da9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801da9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 801daa2:	e791      	b.n	801d9c8 <_strtod_l+0x3d0>
 801daa4:	3316      	adds	r3, #22
 801daa6:	dba8      	blt.n	801d9fa <_strtod_l+0x402>
 801daa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801daaa:	eba3 0808 	sub.w	r8, r3, r8
 801daae:	4b35      	ldr	r3, [pc, #212]	@ (801db84 <_strtod_l+0x58c>)
 801dab0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801dab4:	e9d8 2300 	ldrd	r2, r3, [r8]
 801dab8:	4650      	mov	r0, sl
 801daba:	4659      	mov	r1, fp
 801dabc:	f7e2 fe9e 	bl	80007fc <__aeabi_ddiv>
 801dac0:	e75d      	b.n	801d97e <_strtod_l+0x386>
 801dac2:	2300      	movs	r3, #0
 801dac4:	4f30      	ldr	r7, [pc, #192]	@ (801db88 <_strtod_l+0x590>)
 801dac6:	1124      	asrs	r4, r4, #4
 801dac8:	4650      	mov	r0, sl
 801daca:	4659      	mov	r1, fp
 801dacc:	461e      	mov	r6, r3
 801dace:	2c01      	cmp	r4, #1
 801dad0:	dc21      	bgt.n	801db16 <_strtod_l+0x51e>
 801dad2:	b10b      	cbz	r3, 801dad8 <_strtod_l+0x4e0>
 801dad4:	4682      	mov	sl, r0
 801dad6:	468b      	mov	fp, r1
 801dad8:	492b      	ldr	r1, [pc, #172]	@ (801db88 <_strtod_l+0x590>)
 801dada:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801dade:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801dae2:	4652      	mov	r2, sl
 801dae4:	465b      	mov	r3, fp
 801dae6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801daea:	f7e2 fd5d 	bl	80005a8 <__aeabi_dmul>
 801daee:	4b23      	ldr	r3, [pc, #140]	@ (801db7c <_strtod_l+0x584>)
 801daf0:	460a      	mov	r2, r1
 801daf2:	400b      	ands	r3, r1
 801daf4:	4925      	ldr	r1, [pc, #148]	@ (801db8c <_strtod_l+0x594>)
 801daf6:	428b      	cmp	r3, r1
 801daf8:	4682      	mov	sl, r0
 801dafa:	d898      	bhi.n	801da2e <_strtod_l+0x436>
 801dafc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 801db00:	428b      	cmp	r3, r1
 801db02:	bf86      	itte	hi
 801db04:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 801db90 <_strtod_l+0x598>
 801db08:	f04f 3aff 	movhi.w	sl, #4294967295
 801db0c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 801db10:	2300      	movs	r3, #0
 801db12:	9308      	str	r3, [sp, #32]
 801db14:	e076      	b.n	801dc04 <_strtod_l+0x60c>
 801db16:	07e2      	lsls	r2, r4, #31
 801db18:	d504      	bpl.n	801db24 <_strtod_l+0x52c>
 801db1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801db1e:	f7e2 fd43 	bl	80005a8 <__aeabi_dmul>
 801db22:	2301      	movs	r3, #1
 801db24:	3601      	adds	r6, #1
 801db26:	1064      	asrs	r4, r4, #1
 801db28:	3708      	adds	r7, #8
 801db2a:	e7d0      	b.n	801dace <_strtod_l+0x4d6>
 801db2c:	d0f0      	beq.n	801db10 <_strtod_l+0x518>
 801db2e:	4264      	negs	r4, r4
 801db30:	f014 020f 	ands.w	r2, r4, #15
 801db34:	d00a      	beq.n	801db4c <_strtod_l+0x554>
 801db36:	4b13      	ldr	r3, [pc, #76]	@ (801db84 <_strtod_l+0x58c>)
 801db38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801db3c:	4650      	mov	r0, sl
 801db3e:	4659      	mov	r1, fp
 801db40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db44:	f7e2 fe5a 	bl	80007fc <__aeabi_ddiv>
 801db48:	4682      	mov	sl, r0
 801db4a:	468b      	mov	fp, r1
 801db4c:	1124      	asrs	r4, r4, #4
 801db4e:	d0df      	beq.n	801db10 <_strtod_l+0x518>
 801db50:	2c1f      	cmp	r4, #31
 801db52:	dd1f      	ble.n	801db94 <_strtod_l+0x59c>
 801db54:	2400      	movs	r4, #0
 801db56:	46a0      	mov	r8, r4
 801db58:	940b      	str	r4, [sp, #44]	@ 0x2c
 801db5a:	46a1      	mov	r9, r4
 801db5c:	9a05      	ldr	r2, [sp, #20]
 801db5e:	2322      	movs	r3, #34	@ 0x22
 801db60:	f04f 0a00 	mov.w	sl, #0
 801db64:	f04f 0b00 	mov.w	fp, #0
 801db68:	6013      	str	r3, [r2, #0]
 801db6a:	e76b      	b.n	801da44 <_strtod_l+0x44c>
 801db6c:	08021637 	.word	0x08021637
 801db70:	08021794 	.word	0x08021794
 801db74:	0802162e 	.word	0x0802162e
 801db78:	08021631 	.word	0x08021631
 801db7c:	7ff00000 	.word	0x7ff00000
 801db80:	0802175e 	.word	0x0802175e
 801db84:	08021920 	.word	0x08021920
 801db88:	080218f8 	.word	0x080218f8
 801db8c:	7ca00000 	.word	0x7ca00000
 801db90:	7fefffff 	.word	0x7fefffff
 801db94:	f014 0310 	ands.w	r3, r4, #16
 801db98:	bf18      	it	ne
 801db9a:	236a      	movne	r3, #106	@ 0x6a
 801db9c:	4e78      	ldr	r6, [pc, #480]	@ (801dd80 <_strtod_l+0x788>)
 801db9e:	9308      	str	r3, [sp, #32]
 801dba0:	4650      	mov	r0, sl
 801dba2:	4659      	mov	r1, fp
 801dba4:	2300      	movs	r3, #0
 801dba6:	07e7      	lsls	r7, r4, #31
 801dba8:	d504      	bpl.n	801dbb4 <_strtod_l+0x5bc>
 801dbaa:	e9d6 2300 	ldrd	r2, r3, [r6]
 801dbae:	f7e2 fcfb 	bl	80005a8 <__aeabi_dmul>
 801dbb2:	2301      	movs	r3, #1
 801dbb4:	1064      	asrs	r4, r4, #1
 801dbb6:	f106 0608 	add.w	r6, r6, #8
 801dbba:	d1f4      	bne.n	801dba6 <_strtod_l+0x5ae>
 801dbbc:	b10b      	cbz	r3, 801dbc2 <_strtod_l+0x5ca>
 801dbbe:	4682      	mov	sl, r0
 801dbc0:	468b      	mov	fp, r1
 801dbc2:	9b08      	ldr	r3, [sp, #32]
 801dbc4:	b1b3      	cbz	r3, 801dbf4 <_strtod_l+0x5fc>
 801dbc6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801dbca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801dbce:	2b00      	cmp	r3, #0
 801dbd0:	4659      	mov	r1, fp
 801dbd2:	dd0f      	ble.n	801dbf4 <_strtod_l+0x5fc>
 801dbd4:	2b1f      	cmp	r3, #31
 801dbd6:	dd58      	ble.n	801dc8a <_strtod_l+0x692>
 801dbd8:	2b34      	cmp	r3, #52	@ 0x34
 801dbda:	bfde      	ittt	le
 801dbdc:	f04f 33ff 	movle.w	r3, #4294967295
 801dbe0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801dbe4:	4093      	lslle	r3, r2
 801dbe6:	f04f 0a00 	mov.w	sl, #0
 801dbea:	bfcc      	ite	gt
 801dbec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801dbf0:	ea03 0b01 	andle.w	fp, r3, r1
 801dbf4:	2200      	movs	r2, #0
 801dbf6:	2300      	movs	r3, #0
 801dbf8:	4650      	mov	r0, sl
 801dbfa:	4659      	mov	r1, fp
 801dbfc:	f7e2 ff3c 	bl	8000a78 <__aeabi_dcmpeq>
 801dc00:	2800      	cmp	r0, #0
 801dc02:	d1a7      	bne.n	801db54 <_strtod_l+0x55c>
 801dc04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801dc06:	9300      	str	r3, [sp, #0]
 801dc08:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801dc0a:	9805      	ldr	r0, [sp, #20]
 801dc0c:	462b      	mov	r3, r5
 801dc0e:	464a      	mov	r2, r9
 801dc10:	f001 fa12 	bl	801f038 <__s2b>
 801dc14:	900b      	str	r0, [sp, #44]	@ 0x2c
 801dc16:	2800      	cmp	r0, #0
 801dc18:	f43f af09 	beq.w	801da2e <_strtod_l+0x436>
 801dc1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801dc1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dc20:	2a00      	cmp	r2, #0
 801dc22:	eba3 0308 	sub.w	r3, r3, r8
 801dc26:	bfa8      	it	ge
 801dc28:	2300      	movge	r3, #0
 801dc2a:	9312      	str	r3, [sp, #72]	@ 0x48
 801dc2c:	2400      	movs	r4, #0
 801dc2e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801dc32:	9316      	str	r3, [sp, #88]	@ 0x58
 801dc34:	46a0      	mov	r8, r4
 801dc36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801dc38:	9805      	ldr	r0, [sp, #20]
 801dc3a:	6859      	ldr	r1, [r3, #4]
 801dc3c:	f001 f954 	bl	801eee8 <_Balloc>
 801dc40:	4681      	mov	r9, r0
 801dc42:	2800      	cmp	r0, #0
 801dc44:	f43f aef7 	beq.w	801da36 <_strtod_l+0x43e>
 801dc48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801dc4a:	691a      	ldr	r2, [r3, #16]
 801dc4c:	3202      	adds	r2, #2
 801dc4e:	f103 010c 	add.w	r1, r3, #12
 801dc52:	0092      	lsls	r2, r2, #2
 801dc54:	300c      	adds	r0, #12
 801dc56:	f000 fcee 	bl	801e636 <memcpy>
 801dc5a:	ab1c      	add	r3, sp, #112	@ 0x70
 801dc5c:	9301      	str	r3, [sp, #4]
 801dc5e:	ab1b      	add	r3, sp, #108	@ 0x6c
 801dc60:	9300      	str	r3, [sp, #0]
 801dc62:	9805      	ldr	r0, [sp, #20]
 801dc64:	4652      	mov	r2, sl
 801dc66:	465b      	mov	r3, fp
 801dc68:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801dc6c:	f001 fd10 	bl	801f690 <__d2b>
 801dc70:	901a      	str	r0, [sp, #104]	@ 0x68
 801dc72:	2800      	cmp	r0, #0
 801dc74:	f43f aedf 	beq.w	801da36 <_strtod_l+0x43e>
 801dc78:	9805      	ldr	r0, [sp, #20]
 801dc7a:	2101      	movs	r1, #1
 801dc7c:	f001 fa72 	bl	801f164 <__i2b>
 801dc80:	4680      	mov	r8, r0
 801dc82:	b948      	cbnz	r0, 801dc98 <_strtod_l+0x6a0>
 801dc84:	f04f 0800 	mov.w	r8, #0
 801dc88:	e6d5      	b.n	801da36 <_strtod_l+0x43e>
 801dc8a:	f04f 32ff 	mov.w	r2, #4294967295
 801dc8e:	fa02 f303 	lsl.w	r3, r2, r3
 801dc92:	ea03 0a0a 	and.w	sl, r3, sl
 801dc96:	e7ad      	b.n	801dbf4 <_strtod_l+0x5fc>
 801dc98:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801dc9a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801dc9c:	2d00      	cmp	r5, #0
 801dc9e:	bfab      	itete	ge
 801dca0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801dca2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801dca4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801dca6:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801dca8:	bfac      	ite	ge
 801dcaa:	18ef      	addge	r7, r5, r3
 801dcac:	1b5e      	sublt	r6, r3, r5
 801dcae:	9b08      	ldr	r3, [sp, #32]
 801dcb0:	1aed      	subs	r5, r5, r3
 801dcb2:	4415      	add	r5, r2
 801dcb4:	4b33      	ldr	r3, [pc, #204]	@ (801dd84 <_strtod_l+0x78c>)
 801dcb6:	3d01      	subs	r5, #1
 801dcb8:	429d      	cmp	r5, r3
 801dcba:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801dcbe:	da50      	bge.n	801dd62 <_strtod_l+0x76a>
 801dcc0:	1b5b      	subs	r3, r3, r5
 801dcc2:	2b1f      	cmp	r3, #31
 801dcc4:	eba2 0203 	sub.w	r2, r2, r3
 801dcc8:	f04f 0101 	mov.w	r1, #1
 801dccc:	dc3d      	bgt.n	801dd4a <_strtod_l+0x752>
 801dcce:	fa01 f303 	lsl.w	r3, r1, r3
 801dcd2:	9313      	str	r3, [sp, #76]	@ 0x4c
 801dcd4:	2300      	movs	r3, #0
 801dcd6:	9310      	str	r3, [sp, #64]	@ 0x40
 801dcd8:	18bd      	adds	r5, r7, r2
 801dcda:	9b08      	ldr	r3, [sp, #32]
 801dcdc:	42af      	cmp	r7, r5
 801dcde:	4416      	add	r6, r2
 801dce0:	441e      	add	r6, r3
 801dce2:	463b      	mov	r3, r7
 801dce4:	bfa8      	it	ge
 801dce6:	462b      	movge	r3, r5
 801dce8:	42b3      	cmp	r3, r6
 801dcea:	bfa8      	it	ge
 801dcec:	4633      	movge	r3, r6
 801dcee:	2b00      	cmp	r3, #0
 801dcf0:	bfc2      	ittt	gt
 801dcf2:	1aed      	subgt	r5, r5, r3
 801dcf4:	1af6      	subgt	r6, r6, r3
 801dcf6:	1aff      	subgt	r7, r7, r3
 801dcf8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801dcfa:	2b00      	cmp	r3, #0
 801dcfc:	dd16      	ble.n	801dd2c <_strtod_l+0x734>
 801dcfe:	4641      	mov	r1, r8
 801dd00:	9805      	ldr	r0, [sp, #20]
 801dd02:	461a      	mov	r2, r3
 801dd04:	f001 fae6 	bl	801f2d4 <__pow5mult>
 801dd08:	4680      	mov	r8, r0
 801dd0a:	2800      	cmp	r0, #0
 801dd0c:	d0ba      	beq.n	801dc84 <_strtod_l+0x68c>
 801dd0e:	4601      	mov	r1, r0
 801dd10:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801dd12:	9805      	ldr	r0, [sp, #20]
 801dd14:	f001 fa3c 	bl	801f190 <__multiply>
 801dd18:	900a      	str	r0, [sp, #40]	@ 0x28
 801dd1a:	2800      	cmp	r0, #0
 801dd1c:	f43f ae8b 	beq.w	801da36 <_strtod_l+0x43e>
 801dd20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801dd22:	9805      	ldr	r0, [sp, #20]
 801dd24:	f001 f920 	bl	801ef68 <_Bfree>
 801dd28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dd2a:	931a      	str	r3, [sp, #104]	@ 0x68
 801dd2c:	2d00      	cmp	r5, #0
 801dd2e:	dc1d      	bgt.n	801dd6c <_strtod_l+0x774>
 801dd30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dd32:	2b00      	cmp	r3, #0
 801dd34:	dd28      	ble.n	801dd88 <_strtod_l+0x790>
 801dd36:	4649      	mov	r1, r9
 801dd38:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801dd3a:	9805      	ldr	r0, [sp, #20]
 801dd3c:	f001 faca 	bl	801f2d4 <__pow5mult>
 801dd40:	4681      	mov	r9, r0
 801dd42:	bb08      	cbnz	r0, 801dd88 <_strtod_l+0x790>
 801dd44:	f04f 0900 	mov.w	r9, #0
 801dd48:	e675      	b.n	801da36 <_strtod_l+0x43e>
 801dd4a:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801dd4e:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801dd52:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801dd56:	35e2      	adds	r5, #226	@ 0xe2
 801dd58:	fa01 f305 	lsl.w	r3, r1, r5
 801dd5c:	9310      	str	r3, [sp, #64]	@ 0x40
 801dd5e:	9113      	str	r1, [sp, #76]	@ 0x4c
 801dd60:	e7ba      	b.n	801dcd8 <_strtod_l+0x6e0>
 801dd62:	2300      	movs	r3, #0
 801dd64:	9310      	str	r3, [sp, #64]	@ 0x40
 801dd66:	2301      	movs	r3, #1
 801dd68:	9313      	str	r3, [sp, #76]	@ 0x4c
 801dd6a:	e7b5      	b.n	801dcd8 <_strtod_l+0x6e0>
 801dd6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801dd6e:	9805      	ldr	r0, [sp, #20]
 801dd70:	462a      	mov	r2, r5
 801dd72:	f001 fb09 	bl	801f388 <__lshift>
 801dd76:	901a      	str	r0, [sp, #104]	@ 0x68
 801dd78:	2800      	cmp	r0, #0
 801dd7a:	d1d9      	bne.n	801dd30 <_strtod_l+0x738>
 801dd7c:	e65b      	b.n	801da36 <_strtod_l+0x43e>
 801dd7e:	bf00      	nop
 801dd80:	080217c0 	.word	0x080217c0
 801dd84:	fffffc02 	.word	0xfffffc02
 801dd88:	2e00      	cmp	r6, #0
 801dd8a:	dd07      	ble.n	801dd9c <_strtod_l+0x7a4>
 801dd8c:	4649      	mov	r1, r9
 801dd8e:	9805      	ldr	r0, [sp, #20]
 801dd90:	4632      	mov	r2, r6
 801dd92:	f001 faf9 	bl	801f388 <__lshift>
 801dd96:	4681      	mov	r9, r0
 801dd98:	2800      	cmp	r0, #0
 801dd9a:	d0d3      	beq.n	801dd44 <_strtod_l+0x74c>
 801dd9c:	2f00      	cmp	r7, #0
 801dd9e:	dd08      	ble.n	801ddb2 <_strtod_l+0x7ba>
 801dda0:	4641      	mov	r1, r8
 801dda2:	9805      	ldr	r0, [sp, #20]
 801dda4:	463a      	mov	r2, r7
 801dda6:	f001 faef 	bl	801f388 <__lshift>
 801ddaa:	4680      	mov	r8, r0
 801ddac:	2800      	cmp	r0, #0
 801ddae:	f43f ae42 	beq.w	801da36 <_strtod_l+0x43e>
 801ddb2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801ddb4:	9805      	ldr	r0, [sp, #20]
 801ddb6:	464a      	mov	r2, r9
 801ddb8:	f001 fb6e 	bl	801f498 <__mdiff>
 801ddbc:	4604      	mov	r4, r0
 801ddbe:	2800      	cmp	r0, #0
 801ddc0:	f43f ae39 	beq.w	801da36 <_strtod_l+0x43e>
 801ddc4:	68c3      	ldr	r3, [r0, #12]
 801ddc6:	930f      	str	r3, [sp, #60]	@ 0x3c
 801ddc8:	2300      	movs	r3, #0
 801ddca:	60c3      	str	r3, [r0, #12]
 801ddcc:	4641      	mov	r1, r8
 801ddce:	f001 fb47 	bl	801f460 <__mcmp>
 801ddd2:	2800      	cmp	r0, #0
 801ddd4:	da3d      	bge.n	801de52 <_strtod_l+0x85a>
 801ddd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ddd8:	ea53 030a 	orrs.w	r3, r3, sl
 801dddc:	d163      	bne.n	801dea6 <_strtod_l+0x8ae>
 801ddde:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801dde2:	2b00      	cmp	r3, #0
 801dde4:	d15f      	bne.n	801dea6 <_strtod_l+0x8ae>
 801dde6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801ddea:	0d1b      	lsrs	r3, r3, #20
 801ddec:	051b      	lsls	r3, r3, #20
 801ddee:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801ddf2:	d958      	bls.n	801dea6 <_strtod_l+0x8ae>
 801ddf4:	6963      	ldr	r3, [r4, #20]
 801ddf6:	b913      	cbnz	r3, 801ddfe <_strtod_l+0x806>
 801ddf8:	6923      	ldr	r3, [r4, #16]
 801ddfa:	2b01      	cmp	r3, #1
 801ddfc:	dd53      	ble.n	801dea6 <_strtod_l+0x8ae>
 801ddfe:	4621      	mov	r1, r4
 801de00:	2201      	movs	r2, #1
 801de02:	9805      	ldr	r0, [sp, #20]
 801de04:	f001 fac0 	bl	801f388 <__lshift>
 801de08:	4641      	mov	r1, r8
 801de0a:	4604      	mov	r4, r0
 801de0c:	f001 fb28 	bl	801f460 <__mcmp>
 801de10:	2800      	cmp	r0, #0
 801de12:	dd48      	ble.n	801dea6 <_strtod_l+0x8ae>
 801de14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801de18:	9a08      	ldr	r2, [sp, #32]
 801de1a:	0d1b      	lsrs	r3, r3, #20
 801de1c:	051b      	lsls	r3, r3, #20
 801de1e:	2a00      	cmp	r2, #0
 801de20:	d062      	beq.n	801dee8 <_strtod_l+0x8f0>
 801de22:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801de26:	d85f      	bhi.n	801dee8 <_strtod_l+0x8f0>
 801de28:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801de2c:	f67f ae96 	bls.w	801db5c <_strtod_l+0x564>
 801de30:	4ba3      	ldr	r3, [pc, #652]	@ (801e0c0 <_strtod_l+0xac8>)
 801de32:	4650      	mov	r0, sl
 801de34:	4659      	mov	r1, fp
 801de36:	2200      	movs	r2, #0
 801de38:	f7e2 fbb6 	bl	80005a8 <__aeabi_dmul>
 801de3c:	4ba1      	ldr	r3, [pc, #644]	@ (801e0c4 <_strtod_l+0xacc>)
 801de3e:	400b      	ands	r3, r1
 801de40:	4682      	mov	sl, r0
 801de42:	468b      	mov	fp, r1
 801de44:	2b00      	cmp	r3, #0
 801de46:	f47f ae01 	bne.w	801da4c <_strtod_l+0x454>
 801de4a:	9a05      	ldr	r2, [sp, #20]
 801de4c:	2322      	movs	r3, #34	@ 0x22
 801de4e:	6013      	str	r3, [r2, #0]
 801de50:	e5fc      	b.n	801da4c <_strtod_l+0x454>
 801de52:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801de56:	d165      	bne.n	801df24 <_strtod_l+0x92c>
 801de58:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801de5a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801de5e:	b35a      	cbz	r2, 801deb8 <_strtod_l+0x8c0>
 801de60:	4a99      	ldr	r2, [pc, #612]	@ (801e0c8 <_strtod_l+0xad0>)
 801de62:	4293      	cmp	r3, r2
 801de64:	d12b      	bne.n	801debe <_strtod_l+0x8c6>
 801de66:	9b08      	ldr	r3, [sp, #32]
 801de68:	4651      	mov	r1, sl
 801de6a:	b303      	cbz	r3, 801deae <_strtod_l+0x8b6>
 801de6c:	4b95      	ldr	r3, [pc, #596]	@ (801e0c4 <_strtod_l+0xacc>)
 801de6e:	465a      	mov	r2, fp
 801de70:	4013      	ands	r3, r2
 801de72:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801de76:	f04f 32ff 	mov.w	r2, #4294967295
 801de7a:	d81b      	bhi.n	801deb4 <_strtod_l+0x8bc>
 801de7c:	0d1b      	lsrs	r3, r3, #20
 801de7e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801de82:	fa02 f303 	lsl.w	r3, r2, r3
 801de86:	4299      	cmp	r1, r3
 801de88:	d119      	bne.n	801debe <_strtod_l+0x8c6>
 801de8a:	4b90      	ldr	r3, [pc, #576]	@ (801e0cc <_strtod_l+0xad4>)
 801de8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801de8e:	429a      	cmp	r2, r3
 801de90:	d102      	bne.n	801de98 <_strtod_l+0x8a0>
 801de92:	3101      	adds	r1, #1
 801de94:	f43f adcf 	beq.w	801da36 <_strtod_l+0x43e>
 801de98:	4b8a      	ldr	r3, [pc, #552]	@ (801e0c4 <_strtod_l+0xacc>)
 801de9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801de9c:	401a      	ands	r2, r3
 801de9e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801dea2:	f04f 0a00 	mov.w	sl, #0
 801dea6:	9b08      	ldr	r3, [sp, #32]
 801dea8:	2b00      	cmp	r3, #0
 801deaa:	d1c1      	bne.n	801de30 <_strtod_l+0x838>
 801deac:	e5ce      	b.n	801da4c <_strtod_l+0x454>
 801deae:	f04f 33ff 	mov.w	r3, #4294967295
 801deb2:	e7e8      	b.n	801de86 <_strtod_l+0x88e>
 801deb4:	4613      	mov	r3, r2
 801deb6:	e7e6      	b.n	801de86 <_strtod_l+0x88e>
 801deb8:	ea53 030a 	orrs.w	r3, r3, sl
 801debc:	d0aa      	beq.n	801de14 <_strtod_l+0x81c>
 801debe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801dec0:	b1db      	cbz	r3, 801defa <_strtod_l+0x902>
 801dec2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801dec4:	4213      	tst	r3, r2
 801dec6:	d0ee      	beq.n	801dea6 <_strtod_l+0x8ae>
 801dec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801deca:	9a08      	ldr	r2, [sp, #32]
 801decc:	4650      	mov	r0, sl
 801dece:	4659      	mov	r1, fp
 801ded0:	b1bb      	cbz	r3, 801df02 <_strtod_l+0x90a>
 801ded2:	f7ff fb70 	bl	801d5b6 <sulp>
 801ded6:	4602      	mov	r2, r0
 801ded8:	460b      	mov	r3, r1
 801deda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801dede:	f7e2 f9ad 	bl	800023c <__adddf3>
 801dee2:	4682      	mov	sl, r0
 801dee4:	468b      	mov	fp, r1
 801dee6:	e7de      	b.n	801dea6 <_strtod_l+0x8ae>
 801dee8:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801deec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801def0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801def4:	f04f 3aff 	mov.w	sl, #4294967295
 801def8:	e7d5      	b.n	801dea6 <_strtod_l+0x8ae>
 801defa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801defc:	ea13 0f0a 	tst.w	r3, sl
 801df00:	e7e1      	b.n	801dec6 <_strtod_l+0x8ce>
 801df02:	f7ff fb58 	bl	801d5b6 <sulp>
 801df06:	4602      	mov	r2, r0
 801df08:	460b      	mov	r3, r1
 801df0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801df0e:	f7e2 f993 	bl	8000238 <__aeabi_dsub>
 801df12:	2200      	movs	r2, #0
 801df14:	2300      	movs	r3, #0
 801df16:	4682      	mov	sl, r0
 801df18:	468b      	mov	fp, r1
 801df1a:	f7e2 fdad 	bl	8000a78 <__aeabi_dcmpeq>
 801df1e:	2800      	cmp	r0, #0
 801df20:	d0c1      	beq.n	801dea6 <_strtod_l+0x8ae>
 801df22:	e61b      	b.n	801db5c <_strtod_l+0x564>
 801df24:	4641      	mov	r1, r8
 801df26:	4620      	mov	r0, r4
 801df28:	f001 fc0a 	bl	801f740 <__ratio>
 801df2c:	2200      	movs	r2, #0
 801df2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801df32:	4606      	mov	r6, r0
 801df34:	460f      	mov	r7, r1
 801df36:	f7e2 fdb3 	bl	8000aa0 <__aeabi_dcmple>
 801df3a:	2800      	cmp	r0, #0
 801df3c:	d06d      	beq.n	801e01a <_strtod_l+0xa22>
 801df3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801df40:	2b00      	cmp	r3, #0
 801df42:	d178      	bne.n	801e036 <_strtod_l+0xa3e>
 801df44:	f1ba 0f00 	cmp.w	sl, #0
 801df48:	d156      	bne.n	801dff8 <_strtod_l+0xa00>
 801df4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801df4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801df50:	2b00      	cmp	r3, #0
 801df52:	d158      	bne.n	801e006 <_strtod_l+0xa0e>
 801df54:	4b5e      	ldr	r3, [pc, #376]	@ (801e0d0 <_strtod_l+0xad8>)
 801df56:	2200      	movs	r2, #0
 801df58:	4630      	mov	r0, r6
 801df5a:	4639      	mov	r1, r7
 801df5c:	f7e2 fd96 	bl	8000a8c <__aeabi_dcmplt>
 801df60:	2800      	cmp	r0, #0
 801df62:	d157      	bne.n	801e014 <_strtod_l+0xa1c>
 801df64:	4630      	mov	r0, r6
 801df66:	4639      	mov	r1, r7
 801df68:	4b5a      	ldr	r3, [pc, #360]	@ (801e0d4 <_strtod_l+0xadc>)
 801df6a:	2200      	movs	r2, #0
 801df6c:	f7e2 fb1c 	bl	80005a8 <__aeabi_dmul>
 801df70:	4606      	mov	r6, r0
 801df72:	460f      	mov	r7, r1
 801df74:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801df78:	9606      	str	r6, [sp, #24]
 801df7a:	9307      	str	r3, [sp, #28]
 801df7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801df80:	4d50      	ldr	r5, [pc, #320]	@ (801e0c4 <_strtod_l+0xacc>)
 801df82:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801df86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801df88:	401d      	ands	r5, r3
 801df8a:	4b53      	ldr	r3, [pc, #332]	@ (801e0d8 <_strtod_l+0xae0>)
 801df8c:	429d      	cmp	r5, r3
 801df8e:	f040 80a9 	bne.w	801e0e4 <_strtod_l+0xaec>
 801df92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801df94:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801df98:	4650      	mov	r0, sl
 801df9a:	4659      	mov	r1, fp
 801df9c:	f001 fb0e 	bl	801f5bc <__ulp>
 801dfa0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801dfa4:	f7e2 fb00 	bl	80005a8 <__aeabi_dmul>
 801dfa8:	4652      	mov	r2, sl
 801dfaa:	465b      	mov	r3, fp
 801dfac:	f7e2 f946 	bl	800023c <__adddf3>
 801dfb0:	460b      	mov	r3, r1
 801dfb2:	4944      	ldr	r1, [pc, #272]	@ (801e0c4 <_strtod_l+0xacc>)
 801dfb4:	4a49      	ldr	r2, [pc, #292]	@ (801e0dc <_strtod_l+0xae4>)
 801dfb6:	4019      	ands	r1, r3
 801dfb8:	4291      	cmp	r1, r2
 801dfba:	4682      	mov	sl, r0
 801dfbc:	d942      	bls.n	801e044 <_strtod_l+0xa4c>
 801dfbe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801dfc0:	4b42      	ldr	r3, [pc, #264]	@ (801e0cc <_strtod_l+0xad4>)
 801dfc2:	429a      	cmp	r2, r3
 801dfc4:	d103      	bne.n	801dfce <_strtod_l+0x9d6>
 801dfc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801dfc8:	3301      	adds	r3, #1
 801dfca:	f43f ad34 	beq.w	801da36 <_strtod_l+0x43e>
 801dfce:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 801e0cc <_strtod_l+0xad4>
 801dfd2:	f04f 3aff 	mov.w	sl, #4294967295
 801dfd6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801dfd8:	9805      	ldr	r0, [sp, #20]
 801dfda:	f000 ffc5 	bl	801ef68 <_Bfree>
 801dfde:	9805      	ldr	r0, [sp, #20]
 801dfe0:	4649      	mov	r1, r9
 801dfe2:	f000 ffc1 	bl	801ef68 <_Bfree>
 801dfe6:	9805      	ldr	r0, [sp, #20]
 801dfe8:	4641      	mov	r1, r8
 801dfea:	f000 ffbd 	bl	801ef68 <_Bfree>
 801dfee:	9805      	ldr	r0, [sp, #20]
 801dff0:	4621      	mov	r1, r4
 801dff2:	f000 ffb9 	bl	801ef68 <_Bfree>
 801dff6:	e61e      	b.n	801dc36 <_strtod_l+0x63e>
 801dff8:	f1ba 0f01 	cmp.w	sl, #1
 801dffc:	d103      	bne.n	801e006 <_strtod_l+0xa0e>
 801dffe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e000:	2b00      	cmp	r3, #0
 801e002:	f43f adab 	beq.w	801db5c <_strtod_l+0x564>
 801e006:	4b36      	ldr	r3, [pc, #216]	@ (801e0e0 <_strtod_l+0xae8>)
 801e008:	4f31      	ldr	r7, [pc, #196]	@ (801e0d0 <_strtod_l+0xad8>)
 801e00a:	2200      	movs	r2, #0
 801e00c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e010:	2600      	movs	r6, #0
 801e012:	e7b3      	b.n	801df7c <_strtod_l+0x984>
 801e014:	4f2f      	ldr	r7, [pc, #188]	@ (801e0d4 <_strtod_l+0xadc>)
 801e016:	2600      	movs	r6, #0
 801e018:	e7ac      	b.n	801df74 <_strtod_l+0x97c>
 801e01a:	4b2e      	ldr	r3, [pc, #184]	@ (801e0d4 <_strtod_l+0xadc>)
 801e01c:	4630      	mov	r0, r6
 801e01e:	4639      	mov	r1, r7
 801e020:	2200      	movs	r2, #0
 801e022:	f7e2 fac1 	bl	80005a8 <__aeabi_dmul>
 801e026:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e028:	4606      	mov	r6, r0
 801e02a:	460f      	mov	r7, r1
 801e02c:	2b00      	cmp	r3, #0
 801e02e:	d0a1      	beq.n	801df74 <_strtod_l+0x97c>
 801e030:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801e034:	e7a2      	b.n	801df7c <_strtod_l+0x984>
 801e036:	4b26      	ldr	r3, [pc, #152]	@ (801e0d0 <_strtod_l+0xad8>)
 801e038:	2200      	movs	r2, #0
 801e03a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e03e:	4616      	mov	r6, r2
 801e040:	461f      	mov	r7, r3
 801e042:	e79b      	b.n	801df7c <_strtod_l+0x984>
 801e044:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801e048:	9b08      	ldr	r3, [sp, #32]
 801e04a:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801e04e:	2b00      	cmp	r3, #0
 801e050:	d1c1      	bne.n	801dfd6 <_strtod_l+0x9de>
 801e052:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801e056:	0d1b      	lsrs	r3, r3, #20
 801e058:	051b      	lsls	r3, r3, #20
 801e05a:	429d      	cmp	r5, r3
 801e05c:	d1bb      	bne.n	801dfd6 <_strtod_l+0x9de>
 801e05e:	4630      	mov	r0, r6
 801e060:	4639      	mov	r1, r7
 801e062:	f7e2 ffb5 	bl	8000fd0 <__aeabi_d2lz>
 801e066:	f7e2 fa71 	bl	800054c <__aeabi_l2d>
 801e06a:	4602      	mov	r2, r0
 801e06c:	460b      	mov	r3, r1
 801e06e:	4630      	mov	r0, r6
 801e070:	4639      	mov	r1, r7
 801e072:	f7e2 f8e1 	bl	8000238 <__aeabi_dsub>
 801e076:	460b      	mov	r3, r1
 801e078:	4602      	mov	r2, r0
 801e07a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801e07e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801e082:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e084:	ea46 060a 	orr.w	r6, r6, sl
 801e088:	431e      	orrs	r6, r3
 801e08a:	d068      	beq.n	801e15e <_strtod_l+0xb66>
 801e08c:	a308      	add	r3, pc, #32	@ (adr r3, 801e0b0 <_strtod_l+0xab8>)
 801e08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e092:	f7e2 fcfb 	bl	8000a8c <__aeabi_dcmplt>
 801e096:	2800      	cmp	r0, #0
 801e098:	f47f acd8 	bne.w	801da4c <_strtod_l+0x454>
 801e09c:	a306      	add	r3, pc, #24	@ (adr r3, 801e0b8 <_strtod_l+0xac0>)
 801e09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e0a6:	f7e2 fd0f 	bl	8000ac8 <__aeabi_dcmpgt>
 801e0aa:	2800      	cmp	r0, #0
 801e0ac:	d093      	beq.n	801dfd6 <_strtod_l+0x9de>
 801e0ae:	e4cd      	b.n	801da4c <_strtod_l+0x454>
 801e0b0:	94a03595 	.word	0x94a03595
 801e0b4:	3fdfffff 	.word	0x3fdfffff
 801e0b8:	35afe535 	.word	0x35afe535
 801e0bc:	3fe00000 	.word	0x3fe00000
 801e0c0:	39500000 	.word	0x39500000
 801e0c4:	7ff00000 	.word	0x7ff00000
 801e0c8:	000fffff 	.word	0x000fffff
 801e0cc:	7fefffff 	.word	0x7fefffff
 801e0d0:	3ff00000 	.word	0x3ff00000
 801e0d4:	3fe00000 	.word	0x3fe00000
 801e0d8:	7fe00000 	.word	0x7fe00000
 801e0dc:	7c9fffff 	.word	0x7c9fffff
 801e0e0:	bff00000 	.word	0xbff00000
 801e0e4:	9b08      	ldr	r3, [sp, #32]
 801e0e6:	b323      	cbz	r3, 801e132 <_strtod_l+0xb3a>
 801e0e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801e0ec:	d821      	bhi.n	801e132 <_strtod_l+0xb3a>
 801e0ee:	a328      	add	r3, pc, #160	@ (adr r3, 801e190 <_strtod_l+0xb98>)
 801e0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0f4:	4630      	mov	r0, r6
 801e0f6:	4639      	mov	r1, r7
 801e0f8:	f7e2 fcd2 	bl	8000aa0 <__aeabi_dcmple>
 801e0fc:	b1a0      	cbz	r0, 801e128 <_strtod_l+0xb30>
 801e0fe:	4639      	mov	r1, r7
 801e100:	4630      	mov	r0, r6
 801e102:	f7e2 fd13 	bl	8000b2c <__aeabi_d2uiz>
 801e106:	2801      	cmp	r0, #1
 801e108:	bf38      	it	cc
 801e10a:	2001      	movcc	r0, #1
 801e10c:	f7e2 f9d2 	bl	80004b4 <__aeabi_ui2d>
 801e110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e112:	4606      	mov	r6, r0
 801e114:	460f      	mov	r7, r1
 801e116:	b9fb      	cbnz	r3, 801e158 <_strtod_l+0xb60>
 801e118:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e11c:	9014      	str	r0, [sp, #80]	@ 0x50
 801e11e:	9315      	str	r3, [sp, #84]	@ 0x54
 801e120:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801e124:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801e128:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801e12a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801e12e:	1b5b      	subs	r3, r3, r5
 801e130:	9311      	str	r3, [sp, #68]	@ 0x44
 801e132:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e136:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801e13a:	f001 fa3f 	bl	801f5bc <__ulp>
 801e13e:	4602      	mov	r2, r0
 801e140:	460b      	mov	r3, r1
 801e142:	4650      	mov	r0, sl
 801e144:	4659      	mov	r1, fp
 801e146:	f7e2 fa2f 	bl	80005a8 <__aeabi_dmul>
 801e14a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801e14e:	f7e2 f875 	bl	800023c <__adddf3>
 801e152:	4682      	mov	sl, r0
 801e154:	468b      	mov	fp, r1
 801e156:	e777      	b.n	801e048 <_strtod_l+0xa50>
 801e158:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801e15c:	e7e0      	b.n	801e120 <_strtod_l+0xb28>
 801e15e:	a30e      	add	r3, pc, #56	@ (adr r3, 801e198 <_strtod_l+0xba0>)
 801e160:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e164:	f7e2 fc92 	bl	8000a8c <__aeabi_dcmplt>
 801e168:	e79f      	b.n	801e0aa <_strtod_l+0xab2>
 801e16a:	2300      	movs	r3, #0
 801e16c:	930e      	str	r3, [sp, #56]	@ 0x38
 801e16e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801e170:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801e172:	6013      	str	r3, [r2, #0]
 801e174:	f7ff ba7d 	b.w	801d672 <_strtod_l+0x7a>
 801e178:	2a65      	cmp	r2, #101	@ 0x65
 801e17a:	f43f ab76 	beq.w	801d86a <_strtod_l+0x272>
 801e17e:	2a45      	cmp	r2, #69	@ 0x45
 801e180:	f43f ab73 	beq.w	801d86a <_strtod_l+0x272>
 801e184:	2301      	movs	r3, #1
 801e186:	f7ff bbae 	b.w	801d8e6 <_strtod_l+0x2ee>
 801e18a:	bf00      	nop
 801e18c:	f3af 8000 	nop.w
 801e190:	ffc00000 	.word	0xffc00000
 801e194:	41dfffff 	.word	0x41dfffff
 801e198:	94a03595 	.word	0x94a03595
 801e19c:	3fcfffff 	.word	0x3fcfffff

0801e1a0 <strtod>:
 801e1a0:	460a      	mov	r2, r1
 801e1a2:	4601      	mov	r1, r0
 801e1a4:	4802      	ldr	r0, [pc, #8]	@ (801e1b0 <strtod+0x10>)
 801e1a6:	4b03      	ldr	r3, [pc, #12]	@ (801e1b4 <strtod+0x14>)
 801e1a8:	6800      	ldr	r0, [r0, #0]
 801e1aa:	f7ff ba25 	b.w	801d5f8 <_strtod_l>
 801e1ae:	bf00      	nop
 801e1b0:	200002d4 	.word	0x200002d4
 801e1b4:	20000168 	.word	0x20000168

0801e1b8 <_strtol_l.isra.0>:
 801e1b8:	2b24      	cmp	r3, #36	@ 0x24
 801e1ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e1be:	4686      	mov	lr, r0
 801e1c0:	4690      	mov	r8, r2
 801e1c2:	d801      	bhi.n	801e1c8 <_strtol_l.isra.0+0x10>
 801e1c4:	2b01      	cmp	r3, #1
 801e1c6:	d106      	bne.n	801e1d6 <_strtol_l.isra.0+0x1e>
 801e1c8:	f000 fa08 	bl	801e5dc <__errno>
 801e1cc:	2316      	movs	r3, #22
 801e1ce:	6003      	str	r3, [r0, #0]
 801e1d0:	2000      	movs	r0, #0
 801e1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e1d6:	4834      	ldr	r0, [pc, #208]	@ (801e2a8 <_strtol_l.isra.0+0xf0>)
 801e1d8:	460d      	mov	r5, r1
 801e1da:	462a      	mov	r2, r5
 801e1dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e1e0:	5d06      	ldrb	r6, [r0, r4]
 801e1e2:	f016 0608 	ands.w	r6, r6, #8
 801e1e6:	d1f8      	bne.n	801e1da <_strtol_l.isra.0+0x22>
 801e1e8:	2c2d      	cmp	r4, #45	@ 0x2d
 801e1ea:	d110      	bne.n	801e20e <_strtol_l.isra.0+0x56>
 801e1ec:	782c      	ldrb	r4, [r5, #0]
 801e1ee:	2601      	movs	r6, #1
 801e1f0:	1c95      	adds	r5, r2, #2
 801e1f2:	f033 0210 	bics.w	r2, r3, #16
 801e1f6:	d115      	bne.n	801e224 <_strtol_l.isra.0+0x6c>
 801e1f8:	2c30      	cmp	r4, #48	@ 0x30
 801e1fa:	d10d      	bne.n	801e218 <_strtol_l.isra.0+0x60>
 801e1fc:	782a      	ldrb	r2, [r5, #0]
 801e1fe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801e202:	2a58      	cmp	r2, #88	@ 0x58
 801e204:	d108      	bne.n	801e218 <_strtol_l.isra.0+0x60>
 801e206:	786c      	ldrb	r4, [r5, #1]
 801e208:	3502      	adds	r5, #2
 801e20a:	2310      	movs	r3, #16
 801e20c:	e00a      	b.n	801e224 <_strtol_l.isra.0+0x6c>
 801e20e:	2c2b      	cmp	r4, #43	@ 0x2b
 801e210:	bf04      	itt	eq
 801e212:	782c      	ldrbeq	r4, [r5, #0]
 801e214:	1c95      	addeq	r5, r2, #2
 801e216:	e7ec      	b.n	801e1f2 <_strtol_l.isra.0+0x3a>
 801e218:	2b00      	cmp	r3, #0
 801e21a:	d1f6      	bne.n	801e20a <_strtol_l.isra.0+0x52>
 801e21c:	2c30      	cmp	r4, #48	@ 0x30
 801e21e:	bf14      	ite	ne
 801e220:	230a      	movne	r3, #10
 801e222:	2308      	moveq	r3, #8
 801e224:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801e228:	f10c 3cff 	add.w	ip, ip, #4294967295
 801e22c:	2200      	movs	r2, #0
 801e22e:	fbbc f9f3 	udiv	r9, ip, r3
 801e232:	4610      	mov	r0, r2
 801e234:	fb03 ca19 	mls	sl, r3, r9, ip
 801e238:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801e23c:	2f09      	cmp	r7, #9
 801e23e:	d80f      	bhi.n	801e260 <_strtol_l.isra.0+0xa8>
 801e240:	463c      	mov	r4, r7
 801e242:	42a3      	cmp	r3, r4
 801e244:	dd1b      	ble.n	801e27e <_strtol_l.isra.0+0xc6>
 801e246:	1c57      	adds	r7, r2, #1
 801e248:	d007      	beq.n	801e25a <_strtol_l.isra.0+0xa2>
 801e24a:	4581      	cmp	r9, r0
 801e24c:	d314      	bcc.n	801e278 <_strtol_l.isra.0+0xc0>
 801e24e:	d101      	bne.n	801e254 <_strtol_l.isra.0+0x9c>
 801e250:	45a2      	cmp	sl, r4
 801e252:	db11      	blt.n	801e278 <_strtol_l.isra.0+0xc0>
 801e254:	fb00 4003 	mla	r0, r0, r3, r4
 801e258:	2201      	movs	r2, #1
 801e25a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e25e:	e7eb      	b.n	801e238 <_strtol_l.isra.0+0x80>
 801e260:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801e264:	2f19      	cmp	r7, #25
 801e266:	d801      	bhi.n	801e26c <_strtol_l.isra.0+0xb4>
 801e268:	3c37      	subs	r4, #55	@ 0x37
 801e26a:	e7ea      	b.n	801e242 <_strtol_l.isra.0+0x8a>
 801e26c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801e270:	2f19      	cmp	r7, #25
 801e272:	d804      	bhi.n	801e27e <_strtol_l.isra.0+0xc6>
 801e274:	3c57      	subs	r4, #87	@ 0x57
 801e276:	e7e4      	b.n	801e242 <_strtol_l.isra.0+0x8a>
 801e278:	f04f 32ff 	mov.w	r2, #4294967295
 801e27c:	e7ed      	b.n	801e25a <_strtol_l.isra.0+0xa2>
 801e27e:	1c53      	adds	r3, r2, #1
 801e280:	d108      	bne.n	801e294 <_strtol_l.isra.0+0xdc>
 801e282:	2322      	movs	r3, #34	@ 0x22
 801e284:	f8ce 3000 	str.w	r3, [lr]
 801e288:	4660      	mov	r0, ip
 801e28a:	f1b8 0f00 	cmp.w	r8, #0
 801e28e:	d0a0      	beq.n	801e1d2 <_strtol_l.isra.0+0x1a>
 801e290:	1e69      	subs	r1, r5, #1
 801e292:	e006      	b.n	801e2a2 <_strtol_l.isra.0+0xea>
 801e294:	b106      	cbz	r6, 801e298 <_strtol_l.isra.0+0xe0>
 801e296:	4240      	negs	r0, r0
 801e298:	f1b8 0f00 	cmp.w	r8, #0
 801e29c:	d099      	beq.n	801e1d2 <_strtol_l.isra.0+0x1a>
 801e29e:	2a00      	cmp	r2, #0
 801e2a0:	d1f6      	bne.n	801e290 <_strtol_l.isra.0+0xd8>
 801e2a2:	f8c8 1000 	str.w	r1, [r8]
 801e2a6:	e794      	b.n	801e1d2 <_strtol_l.isra.0+0x1a>
 801e2a8:	080217e9 	.word	0x080217e9

0801e2ac <strtol>:
 801e2ac:	4613      	mov	r3, r2
 801e2ae:	460a      	mov	r2, r1
 801e2b0:	4601      	mov	r1, r0
 801e2b2:	4802      	ldr	r0, [pc, #8]	@ (801e2bc <strtol+0x10>)
 801e2b4:	6800      	ldr	r0, [r0, #0]
 801e2b6:	f7ff bf7f 	b.w	801e1b8 <_strtol_l.isra.0>
 801e2ba:	bf00      	nop
 801e2bc:	200002d4 	.word	0x200002d4

0801e2c0 <std>:
 801e2c0:	2300      	movs	r3, #0
 801e2c2:	b510      	push	{r4, lr}
 801e2c4:	4604      	mov	r4, r0
 801e2c6:	e9c0 3300 	strd	r3, r3, [r0]
 801e2ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e2ce:	6083      	str	r3, [r0, #8]
 801e2d0:	8181      	strh	r1, [r0, #12]
 801e2d2:	6643      	str	r3, [r0, #100]	@ 0x64
 801e2d4:	81c2      	strh	r2, [r0, #14]
 801e2d6:	6183      	str	r3, [r0, #24]
 801e2d8:	4619      	mov	r1, r3
 801e2da:	2208      	movs	r2, #8
 801e2dc:	305c      	adds	r0, #92	@ 0x5c
 801e2de:	f000 f8f4 	bl	801e4ca <memset>
 801e2e2:	4b0d      	ldr	r3, [pc, #52]	@ (801e318 <std+0x58>)
 801e2e4:	6263      	str	r3, [r4, #36]	@ 0x24
 801e2e6:	4b0d      	ldr	r3, [pc, #52]	@ (801e31c <std+0x5c>)
 801e2e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e2ea:	4b0d      	ldr	r3, [pc, #52]	@ (801e320 <std+0x60>)
 801e2ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e2ee:	4b0d      	ldr	r3, [pc, #52]	@ (801e324 <std+0x64>)
 801e2f0:	6323      	str	r3, [r4, #48]	@ 0x30
 801e2f2:	4b0d      	ldr	r3, [pc, #52]	@ (801e328 <std+0x68>)
 801e2f4:	6224      	str	r4, [r4, #32]
 801e2f6:	429c      	cmp	r4, r3
 801e2f8:	d006      	beq.n	801e308 <std+0x48>
 801e2fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e2fe:	4294      	cmp	r4, r2
 801e300:	d002      	beq.n	801e308 <std+0x48>
 801e302:	33d0      	adds	r3, #208	@ 0xd0
 801e304:	429c      	cmp	r4, r3
 801e306:	d105      	bne.n	801e314 <std+0x54>
 801e308:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e30c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e310:	f000 b98e 	b.w	801e630 <__retarget_lock_init_recursive>
 801e314:	bd10      	pop	{r4, pc}
 801e316:	bf00      	nop
 801e318:	0801e445 	.word	0x0801e445
 801e31c:	0801e467 	.word	0x0801e467
 801e320:	0801e49f 	.word	0x0801e49f
 801e324:	0801e4c3 	.word	0x0801e4c3
 801e328:	20002794 	.word	0x20002794

0801e32c <stdio_exit_handler>:
 801e32c:	4a02      	ldr	r2, [pc, #8]	@ (801e338 <stdio_exit_handler+0xc>)
 801e32e:	4903      	ldr	r1, [pc, #12]	@ (801e33c <stdio_exit_handler+0x10>)
 801e330:	4803      	ldr	r0, [pc, #12]	@ (801e340 <stdio_exit_handler+0x14>)
 801e332:	f000 b869 	b.w	801e408 <_fwalk_sglue>
 801e336:	bf00      	nop
 801e338:	2000015c 	.word	0x2000015c
 801e33c:	0801f945 	.word	0x0801f945
 801e340:	200002d8 	.word	0x200002d8

0801e344 <cleanup_stdio>:
 801e344:	6841      	ldr	r1, [r0, #4]
 801e346:	4b0c      	ldr	r3, [pc, #48]	@ (801e378 <cleanup_stdio+0x34>)
 801e348:	4299      	cmp	r1, r3
 801e34a:	b510      	push	{r4, lr}
 801e34c:	4604      	mov	r4, r0
 801e34e:	d001      	beq.n	801e354 <cleanup_stdio+0x10>
 801e350:	f001 faf8 	bl	801f944 <_fflush_r>
 801e354:	68a1      	ldr	r1, [r4, #8]
 801e356:	4b09      	ldr	r3, [pc, #36]	@ (801e37c <cleanup_stdio+0x38>)
 801e358:	4299      	cmp	r1, r3
 801e35a:	d002      	beq.n	801e362 <cleanup_stdio+0x1e>
 801e35c:	4620      	mov	r0, r4
 801e35e:	f001 faf1 	bl	801f944 <_fflush_r>
 801e362:	68e1      	ldr	r1, [r4, #12]
 801e364:	4b06      	ldr	r3, [pc, #24]	@ (801e380 <cleanup_stdio+0x3c>)
 801e366:	4299      	cmp	r1, r3
 801e368:	d004      	beq.n	801e374 <cleanup_stdio+0x30>
 801e36a:	4620      	mov	r0, r4
 801e36c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e370:	f001 bae8 	b.w	801f944 <_fflush_r>
 801e374:	bd10      	pop	{r4, pc}
 801e376:	bf00      	nop
 801e378:	20002794 	.word	0x20002794
 801e37c:	200027fc 	.word	0x200027fc
 801e380:	20002864 	.word	0x20002864

0801e384 <global_stdio_init.part.0>:
 801e384:	b510      	push	{r4, lr}
 801e386:	4b0b      	ldr	r3, [pc, #44]	@ (801e3b4 <global_stdio_init.part.0+0x30>)
 801e388:	4c0b      	ldr	r4, [pc, #44]	@ (801e3b8 <global_stdio_init.part.0+0x34>)
 801e38a:	4a0c      	ldr	r2, [pc, #48]	@ (801e3bc <global_stdio_init.part.0+0x38>)
 801e38c:	601a      	str	r2, [r3, #0]
 801e38e:	4620      	mov	r0, r4
 801e390:	2200      	movs	r2, #0
 801e392:	2104      	movs	r1, #4
 801e394:	f7ff ff94 	bl	801e2c0 <std>
 801e398:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e39c:	2201      	movs	r2, #1
 801e39e:	2109      	movs	r1, #9
 801e3a0:	f7ff ff8e 	bl	801e2c0 <std>
 801e3a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e3a8:	2202      	movs	r2, #2
 801e3aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e3ae:	2112      	movs	r1, #18
 801e3b0:	f7ff bf86 	b.w	801e2c0 <std>
 801e3b4:	200028cc 	.word	0x200028cc
 801e3b8:	20002794 	.word	0x20002794
 801e3bc:	0801e32d 	.word	0x0801e32d

0801e3c0 <__sfp_lock_acquire>:
 801e3c0:	4801      	ldr	r0, [pc, #4]	@ (801e3c8 <__sfp_lock_acquire+0x8>)
 801e3c2:	f000 b936 	b.w	801e632 <__retarget_lock_acquire_recursive>
 801e3c6:	bf00      	nop
 801e3c8:	200028d5 	.word	0x200028d5

0801e3cc <__sfp_lock_release>:
 801e3cc:	4801      	ldr	r0, [pc, #4]	@ (801e3d4 <__sfp_lock_release+0x8>)
 801e3ce:	f000 b931 	b.w	801e634 <__retarget_lock_release_recursive>
 801e3d2:	bf00      	nop
 801e3d4:	200028d5 	.word	0x200028d5

0801e3d8 <__sinit>:
 801e3d8:	b510      	push	{r4, lr}
 801e3da:	4604      	mov	r4, r0
 801e3dc:	f7ff fff0 	bl	801e3c0 <__sfp_lock_acquire>
 801e3e0:	6a23      	ldr	r3, [r4, #32]
 801e3e2:	b11b      	cbz	r3, 801e3ec <__sinit+0x14>
 801e3e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e3e8:	f7ff bff0 	b.w	801e3cc <__sfp_lock_release>
 801e3ec:	4b04      	ldr	r3, [pc, #16]	@ (801e400 <__sinit+0x28>)
 801e3ee:	6223      	str	r3, [r4, #32]
 801e3f0:	4b04      	ldr	r3, [pc, #16]	@ (801e404 <__sinit+0x2c>)
 801e3f2:	681b      	ldr	r3, [r3, #0]
 801e3f4:	2b00      	cmp	r3, #0
 801e3f6:	d1f5      	bne.n	801e3e4 <__sinit+0xc>
 801e3f8:	f7ff ffc4 	bl	801e384 <global_stdio_init.part.0>
 801e3fc:	e7f2      	b.n	801e3e4 <__sinit+0xc>
 801e3fe:	bf00      	nop
 801e400:	0801e345 	.word	0x0801e345
 801e404:	200028cc 	.word	0x200028cc

0801e408 <_fwalk_sglue>:
 801e408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e40c:	4607      	mov	r7, r0
 801e40e:	4688      	mov	r8, r1
 801e410:	4614      	mov	r4, r2
 801e412:	2600      	movs	r6, #0
 801e414:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e418:	f1b9 0901 	subs.w	r9, r9, #1
 801e41c:	d505      	bpl.n	801e42a <_fwalk_sglue+0x22>
 801e41e:	6824      	ldr	r4, [r4, #0]
 801e420:	2c00      	cmp	r4, #0
 801e422:	d1f7      	bne.n	801e414 <_fwalk_sglue+0xc>
 801e424:	4630      	mov	r0, r6
 801e426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e42a:	89ab      	ldrh	r3, [r5, #12]
 801e42c:	2b01      	cmp	r3, #1
 801e42e:	d907      	bls.n	801e440 <_fwalk_sglue+0x38>
 801e430:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e434:	3301      	adds	r3, #1
 801e436:	d003      	beq.n	801e440 <_fwalk_sglue+0x38>
 801e438:	4629      	mov	r1, r5
 801e43a:	4638      	mov	r0, r7
 801e43c:	47c0      	blx	r8
 801e43e:	4306      	orrs	r6, r0
 801e440:	3568      	adds	r5, #104	@ 0x68
 801e442:	e7e9      	b.n	801e418 <_fwalk_sglue+0x10>

0801e444 <__sread>:
 801e444:	b510      	push	{r4, lr}
 801e446:	460c      	mov	r4, r1
 801e448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e44c:	f000 f8a2 	bl	801e594 <_read_r>
 801e450:	2800      	cmp	r0, #0
 801e452:	bfab      	itete	ge
 801e454:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e456:	89a3      	ldrhlt	r3, [r4, #12]
 801e458:	181b      	addge	r3, r3, r0
 801e45a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e45e:	bfac      	ite	ge
 801e460:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e462:	81a3      	strhlt	r3, [r4, #12]
 801e464:	bd10      	pop	{r4, pc}

0801e466 <__swrite>:
 801e466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e46a:	461f      	mov	r7, r3
 801e46c:	898b      	ldrh	r3, [r1, #12]
 801e46e:	05db      	lsls	r3, r3, #23
 801e470:	4605      	mov	r5, r0
 801e472:	460c      	mov	r4, r1
 801e474:	4616      	mov	r6, r2
 801e476:	d505      	bpl.n	801e484 <__swrite+0x1e>
 801e478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e47c:	2302      	movs	r3, #2
 801e47e:	2200      	movs	r2, #0
 801e480:	f000 f876 	bl	801e570 <_lseek_r>
 801e484:	89a3      	ldrh	r3, [r4, #12]
 801e486:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e48a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e48e:	81a3      	strh	r3, [r4, #12]
 801e490:	4632      	mov	r2, r6
 801e492:	463b      	mov	r3, r7
 801e494:	4628      	mov	r0, r5
 801e496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e49a:	f000 b88d 	b.w	801e5b8 <_write_r>

0801e49e <__sseek>:
 801e49e:	b510      	push	{r4, lr}
 801e4a0:	460c      	mov	r4, r1
 801e4a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e4a6:	f000 f863 	bl	801e570 <_lseek_r>
 801e4aa:	1c43      	adds	r3, r0, #1
 801e4ac:	89a3      	ldrh	r3, [r4, #12]
 801e4ae:	bf15      	itete	ne
 801e4b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e4b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e4b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e4ba:	81a3      	strheq	r3, [r4, #12]
 801e4bc:	bf18      	it	ne
 801e4be:	81a3      	strhne	r3, [r4, #12]
 801e4c0:	bd10      	pop	{r4, pc}

0801e4c2 <__sclose>:
 801e4c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e4c6:	f000 b843 	b.w	801e550 <_close_r>

0801e4ca <memset>:
 801e4ca:	4402      	add	r2, r0
 801e4cc:	4603      	mov	r3, r0
 801e4ce:	4293      	cmp	r3, r2
 801e4d0:	d100      	bne.n	801e4d4 <memset+0xa>
 801e4d2:	4770      	bx	lr
 801e4d4:	f803 1b01 	strb.w	r1, [r3], #1
 801e4d8:	e7f9      	b.n	801e4ce <memset+0x4>

0801e4da <strncmp>:
 801e4da:	b510      	push	{r4, lr}
 801e4dc:	b16a      	cbz	r2, 801e4fa <strncmp+0x20>
 801e4de:	3901      	subs	r1, #1
 801e4e0:	1884      	adds	r4, r0, r2
 801e4e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e4e6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e4ea:	429a      	cmp	r2, r3
 801e4ec:	d103      	bne.n	801e4f6 <strncmp+0x1c>
 801e4ee:	42a0      	cmp	r0, r4
 801e4f0:	d001      	beq.n	801e4f6 <strncmp+0x1c>
 801e4f2:	2a00      	cmp	r2, #0
 801e4f4:	d1f5      	bne.n	801e4e2 <strncmp+0x8>
 801e4f6:	1ad0      	subs	r0, r2, r3
 801e4f8:	bd10      	pop	{r4, pc}
 801e4fa:	4610      	mov	r0, r2
 801e4fc:	e7fc      	b.n	801e4f8 <strncmp+0x1e>

0801e4fe <strncpy>:
 801e4fe:	b510      	push	{r4, lr}
 801e500:	3901      	subs	r1, #1
 801e502:	4603      	mov	r3, r0
 801e504:	b132      	cbz	r2, 801e514 <strncpy+0x16>
 801e506:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e50a:	f803 4b01 	strb.w	r4, [r3], #1
 801e50e:	3a01      	subs	r2, #1
 801e510:	2c00      	cmp	r4, #0
 801e512:	d1f7      	bne.n	801e504 <strncpy+0x6>
 801e514:	441a      	add	r2, r3
 801e516:	2100      	movs	r1, #0
 801e518:	4293      	cmp	r3, r2
 801e51a:	d100      	bne.n	801e51e <strncpy+0x20>
 801e51c:	bd10      	pop	{r4, pc}
 801e51e:	f803 1b01 	strb.w	r1, [r3], #1
 801e522:	e7f9      	b.n	801e518 <strncpy+0x1a>

0801e524 <strstr>:
 801e524:	780a      	ldrb	r2, [r1, #0]
 801e526:	b570      	push	{r4, r5, r6, lr}
 801e528:	b96a      	cbnz	r2, 801e546 <strstr+0x22>
 801e52a:	bd70      	pop	{r4, r5, r6, pc}
 801e52c:	429a      	cmp	r2, r3
 801e52e:	d109      	bne.n	801e544 <strstr+0x20>
 801e530:	460c      	mov	r4, r1
 801e532:	4605      	mov	r5, r0
 801e534:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801e538:	2b00      	cmp	r3, #0
 801e53a:	d0f6      	beq.n	801e52a <strstr+0x6>
 801e53c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801e540:	429e      	cmp	r6, r3
 801e542:	d0f7      	beq.n	801e534 <strstr+0x10>
 801e544:	3001      	adds	r0, #1
 801e546:	7803      	ldrb	r3, [r0, #0]
 801e548:	2b00      	cmp	r3, #0
 801e54a:	d1ef      	bne.n	801e52c <strstr+0x8>
 801e54c:	4618      	mov	r0, r3
 801e54e:	e7ec      	b.n	801e52a <strstr+0x6>

0801e550 <_close_r>:
 801e550:	b538      	push	{r3, r4, r5, lr}
 801e552:	4d06      	ldr	r5, [pc, #24]	@ (801e56c <_close_r+0x1c>)
 801e554:	2300      	movs	r3, #0
 801e556:	4604      	mov	r4, r0
 801e558:	4608      	mov	r0, r1
 801e55a:	602b      	str	r3, [r5, #0]
 801e55c:	f7e4 f97a 	bl	8002854 <_close>
 801e560:	1c43      	adds	r3, r0, #1
 801e562:	d102      	bne.n	801e56a <_close_r+0x1a>
 801e564:	682b      	ldr	r3, [r5, #0]
 801e566:	b103      	cbz	r3, 801e56a <_close_r+0x1a>
 801e568:	6023      	str	r3, [r4, #0]
 801e56a:	bd38      	pop	{r3, r4, r5, pc}
 801e56c:	200028d0 	.word	0x200028d0

0801e570 <_lseek_r>:
 801e570:	b538      	push	{r3, r4, r5, lr}
 801e572:	4d07      	ldr	r5, [pc, #28]	@ (801e590 <_lseek_r+0x20>)
 801e574:	4604      	mov	r4, r0
 801e576:	4608      	mov	r0, r1
 801e578:	4611      	mov	r1, r2
 801e57a:	2200      	movs	r2, #0
 801e57c:	602a      	str	r2, [r5, #0]
 801e57e:	461a      	mov	r2, r3
 801e580:	f7e4 f98c 	bl	800289c <_lseek>
 801e584:	1c43      	adds	r3, r0, #1
 801e586:	d102      	bne.n	801e58e <_lseek_r+0x1e>
 801e588:	682b      	ldr	r3, [r5, #0]
 801e58a:	b103      	cbz	r3, 801e58e <_lseek_r+0x1e>
 801e58c:	6023      	str	r3, [r4, #0]
 801e58e:	bd38      	pop	{r3, r4, r5, pc}
 801e590:	200028d0 	.word	0x200028d0

0801e594 <_read_r>:
 801e594:	b538      	push	{r3, r4, r5, lr}
 801e596:	4d07      	ldr	r5, [pc, #28]	@ (801e5b4 <_read_r+0x20>)
 801e598:	4604      	mov	r4, r0
 801e59a:	4608      	mov	r0, r1
 801e59c:	4611      	mov	r1, r2
 801e59e:	2200      	movs	r2, #0
 801e5a0:	602a      	str	r2, [r5, #0]
 801e5a2:	461a      	mov	r2, r3
 801e5a4:	f7e4 f91d 	bl	80027e2 <_read>
 801e5a8:	1c43      	adds	r3, r0, #1
 801e5aa:	d102      	bne.n	801e5b2 <_read_r+0x1e>
 801e5ac:	682b      	ldr	r3, [r5, #0]
 801e5ae:	b103      	cbz	r3, 801e5b2 <_read_r+0x1e>
 801e5b0:	6023      	str	r3, [r4, #0]
 801e5b2:	bd38      	pop	{r3, r4, r5, pc}
 801e5b4:	200028d0 	.word	0x200028d0

0801e5b8 <_write_r>:
 801e5b8:	b538      	push	{r3, r4, r5, lr}
 801e5ba:	4d07      	ldr	r5, [pc, #28]	@ (801e5d8 <_write_r+0x20>)
 801e5bc:	4604      	mov	r4, r0
 801e5be:	4608      	mov	r0, r1
 801e5c0:	4611      	mov	r1, r2
 801e5c2:	2200      	movs	r2, #0
 801e5c4:	602a      	str	r2, [r5, #0]
 801e5c6:	461a      	mov	r2, r3
 801e5c8:	f7e4 f928 	bl	800281c <_write>
 801e5cc:	1c43      	adds	r3, r0, #1
 801e5ce:	d102      	bne.n	801e5d6 <_write_r+0x1e>
 801e5d0:	682b      	ldr	r3, [r5, #0]
 801e5d2:	b103      	cbz	r3, 801e5d6 <_write_r+0x1e>
 801e5d4:	6023      	str	r3, [r4, #0]
 801e5d6:	bd38      	pop	{r3, r4, r5, pc}
 801e5d8:	200028d0 	.word	0x200028d0

0801e5dc <__errno>:
 801e5dc:	4b01      	ldr	r3, [pc, #4]	@ (801e5e4 <__errno+0x8>)
 801e5de:	6818      	ldr	r0, [r3, #0]
 801e5e0:	4770      	bx	lr
 801e5e2:	bf00      	nop
 801e5e4:	200002d4 	.word	0x200002d4

0801e5e8 <__libc_init_array>:
 801e5e8:	b570      	push	{r4, r5, r6, lr}
 801e5ea:	4d0d      	ldr	r5, [pc, #52]	@ (801e620 <__libc_init_array+0x38>)
 801e5ec:	4c0d      	ldr	r4, [pc, #52]	@ (801e624 <__libc_init_array+0x3c>)
 801e5ee:	1b64      	subs	r4, r4, r5
 801e5f0:	10a4      	asrs	r4, r4, #2
 801e5f2:	2600      	movs	r6, #0
 801e5f4:	42a6      	cmp	r6, r4
 801e5f6:	d109      	bne.n	801e60c <__libc_init_array+0x24>
 801e5f8:	4d0b      	ldr	r5, [pc, #44]	@ (801e628 <__libc_init_array+0x40>)
 801e5fa:	4c0c      	ldr	r4, [pc, #48]	@ (801e62c <__libc_init_array+0x44>)
 801e5fc:	f001 fed4 	bl	80203a8 <_init>
 801e600:	1b64      	subs	r4, r4, r5
 801e602:	10a4      	asrs	r4, r4, #2
 801e604:	2600      	movs	r6, #0
 801e606:	42a6      	cmp	r6, r4
 801e608:	d105      	bne.n	801e616 <__libc_init_array+0x2e>
 801e60a:	bd70      	pop	{r4, r5, r6, pc}
 801e60c:	f855 3b04 	ldr.w	r3, [r5], #4
 801e610:	4798      	blx	r3
 801e612:	3601      	adds	r6, #1
 801e614:	e7ee      	b.n	801e5f4 <__libc_init_array+0xc>
 801e616:	f855 3b04 	ldr.w	r3, [r5], #4
 801e61a:	4798      	blx	r3
 801e61c:	3601      	adds	r6, #1
 801e61e:	e7f2      	b.n	801e606 <__libc_init_array+0x1e>
 801e620:	08021ac8 	.word	0x08021ac8
 801e624:	08021ac8 	.word	0x08021ac8
 801e628:	08021ac8 	.word	0x08021ac8
 801e62c:	08021acc 	.word	0x08021acc

0801e630 <__retarget_lock_init_recursive>:
 801e630:	4770      	bx	lr

0801e632 <__retarget_lock_acquire_recursive>:
 801e632:	4770      	bx	lr

0801e634 <__retarget_lock_release_recursive>:
 801e634:	4770      	bx	lr

0801e636 <memcpy>:
 801e636:	440a      	add	r2, r1
 801e638:	4291      	cmp	r1, r2
 801e63a:	f100 33ff 	add.w	r3, r0, #4294967295
 801e63e:	d100      	bne.n	801e642 <memcpy+0xc>
 801e640:	4770      	bx	lr
 801e642:	b510      	push	{r4, lr}
 801e644:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e648:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e64c:	4291      	cmp	r1, r2
 801e64e:	d1f9      	bne.n	801e644 <memcpy+0xe>
 801e650:	bd10      	pop	{r4, pc}
	...

0801e654 <nan>:
 801e654:	4901      	ldr	r1, [pc, #4]	@ (801e65c <nan+0x8>)
 801e656:	2000      	movs	r0, #0
 801e658:	4770      	bx	lr
 801e65a:	bf00      	nop
 801e65c:	7ff80000 	.word	0x7ff80000

0801e660 <_free_r>:
 801e660:	b538      	push	{r3, r4, r5, lr}
 801e662:	4605      	mov	r5, r0
 801e664:	2900      	cmp	r1, #0
 801e666:	d041      	beq.n	801e6ec <_free_r+0x8c>
 801e668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e66c:	1f0c      	subs	r4, r1, #4
 801e66e:	2b00      	cmp	r3, #0
 801e670:	bfb8      	it	lt
 801e672:	18e4      	addlt	r4, r4, r3
 801e674:	f000 fc2c 	bl	801eed0 <__malloc_lock>
 801e678:	4a1d      	ldr	r2, [pc, #116]	@ (801e6f0 <_free_r+0x90>)
 801e67a:	6813      	ldr	r3, [r2, #0]
 801e67c:	b933      	cbnz	r3, 801e68c <_free_r+0x2c>
 801e67e:	6063      	str	r3, [r4, #4]
 801e680:	6014      	str	r4, [r2, #0]
 801e682:	4628      	mov	r0, r5
 801e684:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e688:	f000 bc28 	b.w	801eedc <__malloc_unlock>
 801e68c:	42a3      	cmp	r3, r4
 801e68e:	d908      	bls.n	801e6a2 <_free_r+0x42>
 801e690:	6820      	ldr	r0, [r4, #0]
 801e692:	1821      	adds	r1, r4, r0
 801e694:	428b      	cmp	r3, r1
 801e696:	bf01      	itttt	eq
 801e698:	6819      	ldreq	r1, [r3, #0]
 801e69a:	685b      	ldreq	r3, [r3, #4]
 801e69c:	1809      	addeq	r1, r1, r0
 801e69e:	6021      	streq	r1, [r4, #0]
 801e6a0:	e7ed      	b.n	801e67e <_free_r+0x1e>
 801e6a2:	461a      	mov	r2, r3
 801e6a4:	685b      	ldr	r3, [r3, #4]
 801e6a6:	b10b      	cbz	r3, 801e6ac <_free_r+0x4c>
 801e6a8:	42a3      	cmp	r3, r4
 801e6aa:	d9fa      	bls.n	801e6a2 <_free_r+0x42>
 801e6ac:	6811      	ldr	r1, [r2, #0]
 801e6ae:	1850      	adds	r0, r2, r1
 801e6b0:	42a0      	cmp	r0, r4
 801e6b2:	d10b      	bne.n	801e6cc <_free_r+0x6c>
 801e6b4:	6820      	ldr	r0, [r4, #0]
 801e6b6:	4401      	add	r1, r0
 801e6b8:	1850      	adds	r0, r2, r1
 801e6ba:	4283      	cmp	r3, r0
 801e6bc:	6011      	str	r1, [r2, #0]
 801e6be:	d1e0      	bne.n	801e682 <_free_r+0x22>
 801e6c0:	6818      	ldr	r0, [r3, #0]
 801e6c2:	685b      	ldr	r3, [r3, #4]
 801e6c4:	6053      	str	r3, [r2, #4]
 801e6c6:	4408      	add	r0, r1
 801e6c8:	6010      	str	r0, [r2, #0]
 801e6ca:	e7da      	b.n	801e682 <_free_r+0x22>
 801e6cc:	d902      	bls.n	801e6d4 <_free_r+0x74>
 801e6ce:	230c      	movs	r3, #12
 801e6d0:	602b      	str	r3, [r5, #0]
 801e6d2:	e7d6      	b.n	801e682 <_free_r+0x22>
 801e6d4:	6820      	ldr	r0, [r4, #0]
 801e6d6:	1821      	adds	r1, r4, r0
 801e6d8:	428b      	cmp	r3, r1
 801e6da:	bf04      	itt	eq
 801e6dc:	6819      	ldreq	r1, [r3, #0]
 801e6de:	685b      	ldreq	r3, [r3, #4]
 801e6e0:	6063      	str	r3, [r4, #4]
 801e6e2:	bf04      	itt	eq
 801e6e4:	1809      	addeq	r1, r1, r0
 801e6e6:	6021      	streq	r1, [r4, #0]
 801e6e8:	6054      	str	r4, [r2, #4]
 801e6ea:	e7ca      	b.n	801e682 <_free_r+0x22>
 801e6ec:	bd38      	pop	{r3, r4, r5, pc}
 801e6ee:	bf00      	nop
 801e6f0:	200028dc 	.word	0x200028dc

0801e6f4 <rshift>:
 801e6f4:	6903      	ldr	r3, [r0, #16]
 801e6f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801e6fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e6fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 801e702:	f100 0414 	add.w	r4, r0, #20
 801e706:	dd45      	ble.n	801e794 <rshift+0xa0>
 801e708:	f011 011f 	ands.w	r1, r1, #31
 801e70c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801e710:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801e714:	d10c      	bne.n	801e730 <rshift+0x3c>
 801e716:	f100 0710 	add.w	r7, r0, #16
 801e71a:	4629      	mov	r1, r5
 801e71c:	42b1      	cmp	r1, r6
 801e71e:	d334      	bcc.n	801e78a <rshift+0x96>
 801e720:	1a9b      	subs	r3, r3, r2
 801e722:	009b      	lsls	r3, r3, #2
 801e724:	1eea      	subs	r2, r5, #3
 801e726:	4296      	cmp	r6, r2
 801e728:	bf38      	it	cc
 801e72a:	2300      	movcc	r3, #0
 801e72c:	4423      	add	r3, r4
 801e72e:	e015      	b.n	801e75c <rshift+0x68>
 801e730:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801e734:	f1c1 0820 	rsb	r8, r1, #32
 801e738:	40cf      	lsrs	r7, r1
 801e73a:	f105 0e04 	add.w	lr, r5, #4
 801e73e:	46a1      	mov	r9, r4
 801e740:	4576      	cmp	r6, lr
 801e742:	46f4      	mov	ip, lr
 801e744:	d815      	bhi.n	801e772 <rshift+0x7e>
 801e746:	1a9a      	subs	r2, r3, r2
 801e748:	0092      	lsls	r2, r2, #2
 801e74a:	3a04      	subs	r2, #4
 801e74c:	3501      	adds	r5, #1
 801e74e:	42ae      	cmp	r6, r5
 801e750:	bf38      	it	cc
 801e752:	2200      	movcc	r2, #0
 801e754:	18a3      	adds	r3, r4, r2
 801e756:	50a7      	str	r7, [r4, r2]
 801e758:	b107      	cbz	r7, 801e75c <rshift+0x68>
 801e75a:	3304      	adds	r3, #4
 801e75c:	1b1a      	subs	r2, r3, r4
 801e75e:	42a3      	cmp	r3, r4
 801e760:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801e764:	bf08      	it	eq
 801e766:	2300      	moveq	r3, #0
 801e768:	6102      	str	r2, [r0, #16]
 801e76a:	bf08      	it	eq
 801e76c:	6143      	streq	r3, [r0, #20]
 801e76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e772:	f8dc c000 	ldr.w	ip, [ip]
 801e776:	fa0c fc08 	lsl.w	ip, ip, r8
 801e77a:	ea4c 0707 	orr.w	r7, ip, r7
 801e77e:	f849 7b04 	str.w	r7, [r9], #4
 801e782:	f85e 7b04 	ldr.w	r7, [lr], #4
 801e786:	40cf      	lsrs	r7, r1
 801e788:	e7da      	b.n	801e740 <rshift+0x4c>
 801e78a:	f851 cb04 	ldr.w	ip, [r1], #4
 801e78e:	f847 cf04 	str.w	ip, [r7, #4]!
 801e792:	e7c3      	b.n	801e71c <rshift+0x28>
 801e794:	4623      	mov	r3, r4
 801e796:	e7e1      	b.n	801e75c <rshift+0x68>

0801e798 <__hexdig_fun>:
 801e798:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801e79c:	2b09      	cmp	r3, #9
 801e79e:	d802      	bhi.n	801e7a6 <__hexdig_fun+0xe>
 801e7a0:	3820      	subs	r0, #32
 801e7a2:	b2c0      	uxtb	r0, r0
 801e7a4:	4770      	bx	lr
 801e7a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801e7aa:	2b05      	cmp	r3, #5
 801e7ac:	d801      	bhi.n	801e7b2 <__hexdig_fun+0x1a>
 801e7ae:	3847      	subs	r0, #71	@ 0x47
 801e7b0:	e7f7      	b.n	801e7a2 <__hexdig_fun+0xa>
 801e7b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801e7b6:	2b05      	cmp	r3, #5
 801e7b8:	d801      	bhi.n	801e7be <__hexdig_fun+0x26>
 801e7ba:	3827      	subs	r0, #39	@ 0x27
 801e7bc:	e7f1      	b.n	801e7a2 <__hexdig_fun+0xa>
 801e7be:	2000      	movs	r0, #0
 801e7c0:	4770      	bx	lr
	...

0801e7c4 <__gethex>:
 801e7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e7c8:	b085      	sub	sp, #20
 801e7ca:	468a      	mov	sl, r1
 801e7cc:	9302      	str	r3, [sp, #8]
 801e7ce:	680b      	ldr	r3, [r1, #0]
 801e7d0:	9001      	str	r0, [sp, #4]
 801e7d2:	4690      	mov	r8, r2
 801e7d4:	1c9c      	adds	r4, r3, #2
 801e7d6:	46a1      	mov	r9, r4
 801e7d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 801e7dc:	2830      	cmp	r0, #48	@ 0x30
 801e7de:	d0fa      	beq.n	801e7d6 <__gethex+0x12>
 801e7e0:	eba9 0303 	sub.w	r3, r9, r3
 801e7e4:	f1a3 0b02 	sub.w	fp, r3, #2
 801e7e8:	f7ff ffd6 	bl	801e798 <__hexdig_fun>
 801e7ec:	4605      	mov	r5, r0
 801e7ee:	2800      	cmp	r0, #0
 801e7f0:	d168      	bne.n	801e8c4 <__gethex+0x100>
 801e7f2:	49a0      	ldr	r1, [pc, #640]	@ (801ea74 <__gethex+0x2b0>)
 801e7f4:	2201      	movs	r2, #1
 801e7f6:	4648      	mov	r0, r9
 801e7f8:	f7ff fe6f 	bl	801e4da <strncmp>
 801e7fc:	4607      	mov	r7, r0
 801e7fe:	2800      	cmp	r0, #0
 801e800:	d167      	bne.n	801e8d2 <__gethex+0x10e>
 801e802:	f899 0001 	ldrb.w	r0, [r9, #1]
 801e806:	4626      	mov	r6, r4
 801e808:	f7ff ffc6 	bl	801e798 <__hexdig_fun>
 801e80c:	2800      	cmp	r0, #0
 801e80e:	d062      	beq.n	801e8d6 <__gethex+0x112>
 801e810:	4623      	mov	r3, r4
 801e812:	7818      	ldrb	r0, [r3, #0]
 801e814:	2830      	cmp	r0, #48	@ 0x30
 801e816:	4699      	mov	r9, r3
 801e818:	f103 0301 	add.w	r3, r3, #1
 801e81c:	d0f9      	beq.n	801e812 <__gethex+0x4e>
 801e81e:	f7ff ffbb 	bl	801e798 <__hexdig_fun>
 801e822:	fab0 f580 	clz	r5, r0
 801e826:	096d      	lsrs	r5, r5, #5
 801e828:	f04f 0b01 	mov.w	fp, #1
 801e82c:	464a      	mov	r2, r9
 801e82e:	4616      	mov	r6, r2
 801e830:	3201      	adds	r2, #1
 801e832:	7830      	ldrb	r0, [r6, #0]
 801e834:	f7ff ffb0 	bl	801e798 <__hexdig_fun>
 801e838:	2800      	cmp	r0, #0
 801e83a:	d1f8      	bne.n	801e82e <__gethex+0x6a>
 801e83c:	498d      	ldr	r1, [pc, #564]	@ (801ea74 <__gethex+0x2b0>)
 801e83e:	2201      	movs	r2, #1
 801e840:	4630      	mov	r0, r6
 801e842:	f7ff fe4a 	bl	801e4da <strncmp>
 801e846:	2800      	cmp	r0, #0
 801e848:	d13f      	bne.n	801e8ca <__gethex+0x106>
 801e84a:	b944      	cbnz	r4, 801e85e <__gethex+0x9a>
 801e84c:	1c74      	adds	r4, r6, #1
 801e84e:	4622      	mov	r2, r4
 801e850:	4616      	mov	r6, r2
 801e852:	3201      	adds	r2, #1
 801e854:	7830      	ldrb	r0, [r6, #0]
 801e856:	f7ff ff9f 	bl	801e798 <__hexdig_fun>
 801e85a:	2800      	cmp	r0, #0
 801e85c:	d1f8      	bne.n	801e850 <__gethex+0x8c>
 801e85e:	1ba4      	subs	r4, r4, r6
 801e860:	00a7      	lsls	r7, r4, #2
 801e862:	7833      	ldrb	r3, [r6, #0]
 801e864:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801e868:	2b50      	cmp	r3, #80	@ 0x50
 801e86a:	d13e      	bne.n	801e8ea <__gethex+0x126>
 801e86c:	7873      	ldrb	r3, [r6, #1]
 801e86e:	2b2b      	cmp	r3, #43	@ 0x2b
 801e870:	d033      	beq.n	801e8da <__gethex+0x116>
 801e872:	2b2d      	cmp	r3, #45	@ 0x2d
 801e874:	d034      	beq.n	801e8e0 <__gethex+0x11c>
 801e876:	1c71      	adds	r1, r6, #1
 801e878:	2400      	movs	r4, #0
 801e87a:	7808      	ldrb	r0, [r1, #0]
 801e87c:	f7ff ff8c 	bl	801e798 <__hexdig_fun>
 801e880:	1e43      	subs	r3, r0, #1
 801e882:	b2db      	uxtb	r3, r3
 801e884:	2b18      	cmp	r3, #24
 801e886:	d830      	bhi.n	801e8ea <__gethex+0x126>
 801e888:	f1a0 0210 	sub.w	r2, r0, #16
 801e88c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801e890:	f7ff ff82 	bl	801e798 <__hexdig_fun>
 801e894:	f100 3cff 	add.w	ip, r0, #4294967295
 801e898:	fa5f fc8c 	uxtb.w	ip, ip
 801e89c:	f1bc 0f18 	cmp.w	ip, #24
 801e8a0:	f04f 030a 	mov.w	r3, #10
 801e8a4:	d91e      	bls.n	801e8e4 <__gethex+0x120>
 801e8a6:	b104      	cbz	r4, 801e8aa <__gethex+0xe6>
 801e8a8:	4252      	negs	r2, r2
 801e8aa:	4417      	add	r7, r2
 801e8ac:	f8ca 1000 	str.w	r1, [sl]
 801e8b0:	b1ed      	cbz	r5, 801e8ee <__gethex+0x12a>
 801e8b2:	f1bb 0f00 	cmp.w	fp, #0
 801e8b6:	bf0c      	ite	eq
 801e8b8:	2506      	moveq	r5, #6
 801e8ba:	2500      	movne	r5, #0
 801e8bc:	4628      	mov	r0, r5
 801e8be:	b005      	add	sp, #20
 801e8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e8c4:	2500      	movs	r5, #0
 801e8c6:	462c      	mov	r4, r5
 801e8c8:	e7b0      	b.n	801e82c <__gethex+0x68>
 801e8ca:	2c00      	cmp	r4, #0
 801e8cc:	d1c7      	bne.n	801e85e <__gethex+0x9a>
 801e8ce:	4627      	mov	r7, r4
 801e8d0:	e7c7      	b.n	801e862 <__gethex+0x9e>
 801e8d2:	464e      	mov	r6, r9
 801e8d4:	462f      	mov	r7, r5
 801e8d6:	2501      	movs	r5, #1
 801e8d8:	e7c3      	b.n	801e862 <__gethex+0x9e>
 801e8da:	2400      	movs	r4, #0
 801e8dc:	1cb1      	adds	r1, r6, #2
 801e8de:	e7cc      	b.n	801e87a <__gethex+0xb6>
 801e8e0:	2401      	movs	r4, #1
 801e8e2:	e7fb      	b.n	801e8dc <__gethex+0x118>
 801e8e4:	fb03 0002 	mla	r0, r3, r2, r0
 801e8e8:	e7ce      	b.n	801e888 <__gethex+0xc4>
 801e8ea:	4631      	mov	r1, r6
 801e8ec:	e7de      	b.n	801e8ac <__gethex+0xe8>
 801e8ee:	eba6 0309 	sub.w	r3, r6, r9
 801e8f2:	3b01      	subs	r3, #1
 801e8f4:	4629      	mov	r1, r5
 801e8f6:	2b07      	cmp	r3, #7
 801e8f8:	dc0a      	bgt.n	801e910 <__gethex+0x14c>
 801e8fa:	9801      	ldr	r0, [sp, #4]
 801e8fc:	f000 faf4 	bl	801eee8 <_Balloc>
 801e900:	4604      	mov	r4, r0
 801e902:	b940      	cbnz	r0, 801e916 <__gethex+0x152>
 801e904:	4b5c      	ldr	r3, [pc, #368]	@ (801ea78 <__gethex+0x2b4>)
 801e906:	4602      	mov	r2, r0
 801e908:	21e4      	movs	r1, #228	@ 0xe4
 801e90a:	485c      	ldr	r0, [pc, #368]	@ (801ea7c <__gethex+0x2b8>)
 801e90c:	f001 f852 	bl	801f9b4 <__assert_func>
 801e910:	3101      	adds	r1, #1
 801e912:	105b      	asrs	r3, r3, #1
 801e914:	e7ef      	b.n	801e8f6 <__gethex+0x132>
 801e916:	f100 0a14 	add.w	sl, r0, #20
 801e91a:	2300      	movs	r3, #0
 801e91c:	4655      	mov	r5, sl
 801e91e:	469b      	mov	fp, r3
 801e920:	45b1      	cmp	r9, r6
 801e922:	d337      	bcc.n	801e994 <__gethex+0x1d0>
 801e924:	f845 bb04 	str.w	fp, [r5], #4
 801e928:	eba5 050a 	sub.w	r5, r5, sl
 801e92c:	10ad      	asrs	r5, r5, #2
 801e92e:	6125      	str	r5, [r4, #16]
 801e930:	4658      	mov	r0, fp
 801e932:	f000 fbcb 	bl	801f0cc <__hi0bits>
 801e936:	016d      	lsls	r5, r5, #5
 801e938:	f8d8 6000 	ldr.w	r6, [r8]
 801e93c:	1a2d      	subs	r5, r5, r0
 801e93e:	42b5      	cmp	r5, r6
 801e940:	dd54      	ble.n	801e9ec <__gethex+0x228>
 801e942:	1bad      	subs	r5, r5, r6
 801e944:	4629      	mov	r1, r5
 801e946:	4620      	mov	r0, r4
 801e948:	f000 ff4d 	bl	801f7e6 <__any_on>
 801e94c:	4681      	mov	r9, r0
 801e94e:	b178      	cbz	r0, 801e970 <__gethex+0x1ac>
 801e950:	1e6b      	subs	r3, r5, #1
 801e952:	1159      	asrs	r1, r3, #5
 801e954:	f003 021f 	and.w	r2, r3, #31
 801e958:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801e95c:	f04f 0901 	mov.w	r9, #1
 801e960:	fa09 f202 	lsl.w	r2, r9, r2
 801e964:	420a      	tst	r2, r1
 801e966:	d003      	beq.n	801e970 <__gethex+0x1ac>
 801e968:	454b      	cmp	r3, r9
 801e96a:	dc36      	bgt.n	801e9da <__gethex+0x216>
 801e96c:	f04f 0902 	mov.w	r9, #2
 801e970:	4629      	mov	r1, r5
 801e972:	4620      	mov	r0, r4
 801e974:	f7ff febe 	bl	801e6f4 <rshift>
 801e978:	442f      	add	r7, r5
 801e97a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e97e:	42bb      	cmp	r3, r7
 801e980:	da42      	bge.n	801ea08 <__gethex+0x244>
 801e982:	9801      	ldr	r0, [sp, #4]
 801e984:	4621      	mov	r1, r4
 801e986:	f000 faef 	bl	801ef68 <_Bfree>
 801e98a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e98c:	2300      	movs	r3, #0
 801e98e:	6013      	str	r3, [r2, #0]
 801e990:	25a3      	movs	r5, #163	@ 0xa3
 801e992:	e793      	b.n	801e8bc <__gethex+0xf8>
 801e994:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801e998:	2a2e      	cmp	r2, #46	@ 0x2e
 801e99a:	d012      	beq.n	801e9c2 <__gethex+0x1fe>
 801e99c:	2b20      	cmp	r3, #32
 801e99e:	d104      	bne.n	801e9aa <__gethex+0x1e6>
 801e9a0:	f845 bb04 	str.w	fp, [r5], #4
 801e9a4:	f04f 0b00 	mov.w	fp, #0
 801e9a8:	465b      	mov	r3, fp
 801e9aa:	7830      	ldrb	r0, [r6, #0]
 801e9ac:	9303      	str	r3, [sp, #12]
 801e9ae:	f7ff fef3 	bl	801e798 <__hexdig_fun>
 801e9b2:	9b03      	ldr	r3, [sp, #12]
 801e9b4:	f000 000f 	and.w	r0, r0, #15
 801e9b8:	4098      	lsls	r0, r3
 801e9ba:	ea4b 0b00 	orr.w	fp, fp, r0
 801e9be:	3304      	adds	r3, #4
 801e9c0:	e7ae      	b.n	801e920 <__gethex+0x15c>
 801e9c2:	45b1      	cmp	r9, r6
 801e9c4:	d8ea      	bhi.n	801e99c <__gethex+0x1d8>
 801e9c6:	492b      	ldr	r1, [pc, #172]	@ (801ea74 <__gethex+0x2b0>)
 801e9c8:	9303      	str	r3, [sp, #12]
 801e9ca:	2201      	movs	r2, #1
 801e9cc:	4630      	mov	r0, r6
 801e9ce:	f7ff fd84 	bl	801e4da <strncmp>
 801e9d2:	9b03      	ldr	r3, [sp, #12]
 801e9d4:	2800      	cmp	r0, #0
 801e9d6:	d1e1      	bne.n	801e99c <__gethex+0x1d8>
 801e9d8:	e7a2      	b.n	801e920 <__gethex+0x15c>
 801e9da:	1ea9      	subs	r1, r5, #2
 801e9dc:	4620      	mov	r0, r4
 801e9de:	f000 ff02 	bl	801f7e6 <__any_on>
 801e9e2:	2800      	cmp	r0, #0
 801e9e4:	d0c2      	beq.n	801e96c <__gethex+0x1a8>
 801e9e6:	f04f 0903 	mov.w	r9, #3
 801e9ea:	e7c1      	b.n	801e970 <__gethex+0x1ac>
 801e9ec:	da09      	bge.n	801ea02 <__gethex+0x23e>
 801e9ee:	1b75      	subs	r5, r6, r5
 801e9f0:	4621      	mov	r1, r4
 801e9f2:	9801      	ldr	r0, [sp, #4]
 801e9f4:	462a      	mov	r2, r5
 801e9f6:	f000 fcc7 	bl	801f388 <__lshift>
 801e9fa:	1b7f      	subs	r7, r7, r5
 801e9fc:	4604      	mov	r4, r0
 801e9fe:	f100 0a14 	add.w	sl, r0, #20
 801ea02:	f04f 0900 	mov.w	r9, #0
 801ea06:	e7b8      	b.n	801e97a <__gethex+0x1b6>
 801ea08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801ea0c:	42bd      	cmp	r5, r7
 801ea0e:	dd6f      	ble.n	801eaf0 <__gethex+0x32c>
 801ea10:	1bed      	subs	r5, r5, r7
 801ea12:	42ae      	cmp	r6, r5
 801ea14:	dc34      	bgt.n	801ea80 <__gethex+0x2bc>
 801ea16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801ea1a:	2b02      	cmp	r3, #2
 801ea1c:	d022      	beq.n	801ea64 <__gethex+0x2a0>
 801ea1e:	2b03      	cmp	r3, #3
 801ea20:	d024      	beq.n	801ea6c <__gethex+0x2a8>
 801ea22:	2b01      	cmp	r3, #1
 801ea24:	d115      	bne.n	801ea52 <__gethex+0x28e>
 801ea26:	42ae      	cmp	r6, r5
 801ea28:	d113      	bne.n	801ea52 <__gethex+0x28e>
 801ea2a:	2e01      	cmp	r6, #1
 801ea2c:	d10b      	bne.n	801ea46 <__gethex+0x282>
 801ea2e:	9a02      	ldr	r2, [sp, #8]
 801ea30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801ea34:	6013      	str	r3, [r2, #0]
 801ea36:	2301      	movs	r3, #1
 801ea38:	6123      	str	r3, [r4, #16]
 801ea3a:	f8ca 3000 	str.w	r3, [sl]
 801ea3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ea40:	2562      	movs	r5, #98	@ 0x62
 801ea42:	601c      	str	r4, [r3, #0]
 801ea44:	e73a      	b.n	801e8bc <__gethex+0xf8>
 801ea46:	1e71      	subs	r1, r6, #1
 801ea48:	4620      	mov	r0, r4
 801ea4a:	f000 fecc 	bl	801f7e6 <__any_on>
 801ea4e:	2800      	cmp	r0, #0
 801ea50:	d1ed      	bne.n	801ea2e <__gethex+0x26a>
 801ea52:	9801      	ldr	r0, [sp, #4]
 801ea54:	4621      	mov	r1, r4
 801ea56:	f000 fa87 	bl	801ef68 <_Bfree>
 801ea5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ea5c:	2300      	movs	r3, #0
 801ea5e:	6013      	str	r3, [r2, #0]
 801ea60:	2550      	movs	r5, #80	@ 0x50
 801ea62:	e72b      	b.n	801e8bc <__gethex+0xf8>
 801ea64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ea66:	2b00      	cmp	r3, #0
 801ea68:	d1f3      	bne.n	801ea52 <__gethex+0x28e>
 801ea6a:	e7e0      	b.n	801ea2e <__gethex+0x26a>
 801ea6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ea6e:	2b00      	cmp	r3, #0
 801ea70:	d1dd      	bne.n	801ea2e <__gethex+0x26a>
 801ea72:	e7ee      	b.n	801ea52 <__gethex+0x28e>
 801ea74:	0802162c 	.word	0x0802162c
 801ea78:	08021642 	.word	0x08021642
 801ea7c:	08021653 	.word	0x08021653
 801ea80:	1e6f      	subs	r7, r5, #1
 801ea82:	f1b9 0f00 	cmp.w	r9, #0
 801ea86:	d130      	bne.n	801eaea <__gethex+0x326>
 801ea88:	b127      	cbz	r7, 801ea94 <__gethex+0x2d0>
 801ea8a:	4639      	mov	r1, r7
 801ea8c:	4620      	mov	r0, r4
 801ea8e:	f000 feaa 	bl	801f7e6 <__any_on>
 801ea92:	4681      	mov	r9, r0
 801ea94:	117a      	asrs	r2, r7, #5
 801ea96:	2301      	movs	r3, #1
 801ea98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801ea9c:	f007 071f 	and.w	r7, r7, #31
 801eaa0:	40bb      	lsls	r3, r7
 801eaa2:	4213      	tst	r3, r2
 801eaa4:	4629      	mov	r1, r5
 801eaa6:	4620      	mov	r0, r4
 801eaa8:	bf18      	it	ne
 801eaaa:	f049 0902 	orrne.w	r9, r9, #2
 801eaae:	f7ff fe21 	bl	801e6f4 <rshift>
 801eab2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801eab6:	1b76      	subs	r6, r6, r5
 801eab8:	2502      	movs	r5, #2
 801eaba:	f1b9 0f00 	cmp.w	r9, #0
 801eabe:	d047      	beq.n	801eb50 <__gethex+0x38c>
 801eac0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801eac4:	2b02      	cmp	r3, #2
 801eac6:	d015      	beq.n	801eaf4 <__gethex+0x330>
 801eac8:	2b03      	cmp	r3, #3
 801eaca:	d017      	beq.n	801eafc <__gethex+0x338>
 801eacc:	2b01      	cmp	r3, #1
 801eace:	d109      	bne.n	801eae4 <__gethex+0x320>
 801ead0:	f019 0f02 	tst.w	r9, #2
 801ead4:	d006      	beq.n	801eae4 <__gethex+0x320>
 801ead6:	f8da 3000 	ldr.w	r3, [sl]
 801eada:	ea49 0903 	orr.w	r9, r9, r3
 801eade:	f019 0f01 	tst.w	r9, #1
 801eae2:	d10e      	bne.n	801eb02 <__gethex+0x33e>
 801eae4:	f045 0510 	orr.w	r5, r5, #16
 801eae8:	e032      	b.n	801eb50 <__gethex+0x38c>
 801eaea:	f04f 0901 	mov.w	r9, #1
 801eaee:	e7d1      	b.n	801ea94 <__gethex+0x2d0>
 801eaf0:	2501      	movs	r5, #1
 801eaf2:	e7e2      	b.n	801eaba <__gethex+0x2f6>
 801eaf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801eaf6:	f1c3 0301 	rsb	r3, r3, #1
 801eafa:	930f      	str	r3, [sp, #60]	@ 0x3c
 801eafc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801eafe:	2b00      	cmp	r3, #0
 801eb00:	d0f0      	beq.n	801eae4 <__gethex+0x320>
 801eb02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801eb06:	f104 0314 	add.w	r3, r4, #20
 801eb0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801eb0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801eb12:	f04f 0c00 	mov.w	ip, #0
 801eb16:	4618      	mov	r0, r3
 801eb18:	f853 2b04 	ldr.w	r2, [r3], #4
 801eb1c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801eb20:	d01b      	beq.n	801eb5a <__gethex+0x396>
 801eb22:	3201      	adds	r2, #1
 801eb24:	6002      	str	r2, [r0, #0]
 801eb26:	2d02      	cmp	r5, #2
 801eb28:	f104 0314 	add.w	r3, r4, #20
 801eb2c:	d13c      	bne.n	801eba8 <__gethex+0x3e4>
 801eb2e:	f8d8 2000 	ldr.w	r2, [r8]
 801eb32:	3a01      	subs	r2, #1
 801eb34:	42b2      	cmp	r2, r6
 801eb36:	d109      	bne.n	801eb4c <__gethex+0x388>
 801eb38:	1171      	asrs	r1, r6, #5
 801eb3a:	2201      	movs	r2, #1
 801eb3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801eb40:	f006 061f 	and.w	r6, r6, #31
 801eb44:	fa02 f606 	lsl.w	r6, r2, r6
 801eb48:	421e      	tst	r6, r3
 801eb4a:	d13a      	bne.n	801ebc2 <__gethex+0x3fe>
 801eb4c:	f045 0520 	orr.w	r5, r5, #32
 801eb50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801eb52:	601c      	str	r4, [r3, #0]
 801eb54:	9b02      	ldr	r3, [sp, #8]
 801eb56:	601f      	str	r7, [r3, #0]
 801eb58:	e6b0      	b.n	801e8bc <__gethex+0xf8>
 801eb5a:	4299      	cmp	r1, r3
 801eb5c:	f843 cc04 	str.w	ip, [r3, #-4]
 801eb60:	d8d9      	bhi.n	801eb16 <__gethex+0x352>
 801eb62:	68a3      	ldr	r3, [r4, #8]
 801eb64:	459b      	cmp	fp, r3
 801eb66:	db17      	blt.n	801eb98 <__gethex+0x3d4>
 801eb68:	6861      	ldr	r1, [r4, #4]
 801eb6a:	9801      	ldr	r0, [sp, #4]
 801eb6c:	3101      	adds	r1, #1
 801eb6e:	f000 f9bb 	bl	801eee8 <_Balloc>
 801eb72:	4681      	mov	r9, r0
 801eb74:	b918      	cbnz	r0, 801eb7e <__gethex+0x3ba>
 801eb76:	4b1a      	ldr	r3, [pc, #104]	@ (801ebe0 <__gethex+0x41c>)
 801eb78:	4602      	mov	r2, r0
 801eb7a:	2184      	movs	r1, #132	@ 0x84
 801eb7c:	e6c5      	b.n	801e90a <__gethex+0x146>
 801eb7e:	6922      	ldr	r2, [r4, #16]
 801eb80:	3202      	adds	r2, #2
 801eb82:	f104 010c 	add.w	r1, r4, #12
 801eb86:	0092      	lsls	r2, r2, #2
 801eb88:	300c      	adds	r0, #12
 801eb8a:	f7ff fd54 	bl	801e636 <memcpy>
 801eb8e:	4621      	mov	r1, r4
 801eb90:	9801      	ldr	r0, [sp, #4]
 801eb92:	f000 f9e9 	bl	801ef68 <_Bfree>
 801eb96:	464c      	mov	r4, r9
 801eb98:	6923      	ldr	r3, [r4, #16]
 801eb9a:	1c5a      	adds	r2, r3, #1
 801eb9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801eba0:	6122      	str	r2, [r4, #16]
 801eba2:	2201      	movs	r2, #1
 801eba4:	615a      	str	r2, [r3, #20]
 801eba6:	e7be      	b.n	801eb26 <__gethex+0x362>
 801eba8:	6922      	ldr	r2, [r4, #16]
 801ebaa:	455a      	cmp	r2, fp
 801ebac:	dd0b      	ble.n	801ebc6 <__gethex+0x402>
 801ebae:	2101      	movs	r1, #1
 801ebb0:	4620      	mov	r0, r4
 801ebb2:	f7ff fd9f 	bl	801e6f4 <rshift>
 801ebb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ebba:	3701      	adds	r7, #1
 801ebbc:	42bb      	cmp	r3, r7
 801ebbe:	f6ff aee0 	blt.w	801e982 <__gethex+0x1be>
 801ebc2:	2501      	movs	r5, #1
 801ebc4:	e7c2      	b.n	801eb4c <__gethex+0x388>
 801ebc6:	f016 061f 	ands.w	r6, r6, #31
 801ebca:	d0fa      	beq.n	801ebc2 <__gethex+0x3fe>
 801ebcc:	4453      	add	r3, sl
 801ebce:	f1c6 0620 	rsb	r6, r6, #32
 801ebd2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801ebd6:	f000 fa79 	bl	801f0cc <__hi0bits>
 801ebda:	42b0      	cmp	r0, r6
 801ebdc:	dbe7      	blt.n	801ebae <__gethex+0x3ea>
 801ebde:	e7f0      	b.n	801ebc2 <__gethex+0x3fe>
 801ebe0:	08021642 	.word	0x08021642

0801ebe4 <L_shift>:
 801ebe4:	f1c2 0208 	rsb	r2, r2, #8
 801ebe8:	0092      	lsls	r2, r2, #2
 801ebea:	b570      	push	{r4, r5, r6, lr}
 801ebec:	f1c2 0620 	rsb	r6, r2, #32
 801ebf0:	6843      	ldr	r3, [r0, #4]
 801ebf2:	6804      	ldr	r4, [r0, #0]
 801ebf4:	fa03 f506 	lsl.w	r5, r3, r6
 801ebf8:	432c      	orrs	r4, r5
 801ebfa:	40d3      	lsrs	r3, r2
 801ebfc:	6004      	str	r4, [r0, #0]
 801ebfe:	f840 3f04 	str.w	r3, [r0, #4]!
 801ec02:	4288      	cmp	r0, r1
 801ec04:	d3f4      	bcc.n	801ebf0 <L_shift+0xc>
 801ec06:	bd70      	pop	{r4, r5, r6, pc}

0801ec08 <__match>:
 801ec08:	b530      	push	{r4, r5, lr}
 801ec0a:	6803      	ldr	r3, [r0, #0]
 801ec0c:	3301      	adds	r3, #1
 801ec0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ec12:	b914      	cbnz	r4, 801ec1a <__match+0x12>
 801ec14:	6003      	str	r3, [r0, #0]
 801ec16:	2001      	movs	r0, #1
 801ec18:	bd30      	pop	{r4, r5, pc}
 801ec1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ec1e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801ec22:	2d19      	cmp	r5, #25
 801ec24:	bf98      	it	ls
 801ec26:	3220      	addls	r2, #32
 801ec28:	42a2      	cmp	r2, r4
 801ec2a:	d0f0      	beq.n	801ec0e <__match+0x6>
 801ec2c:	2000      	movs	r0, #0
 801ec2e:	e7f3      	b.n	801ec18 <__match+0x10>

0801ec30 <__hexnan>:
 801ec30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ec34:	680b      	ldr	r3, [r1, #0]
 801ec36:	6801      	ldr	r1, [r0, #0]
 801ec38:	115e      	asrs	r6, r3, #5
 801ec3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801ec3e:	f013 031f 	ands.w	r3, r3, #31
 801ec42:	b087      	sub	sp, #28
 801ec44:	bf18      	it	ne
 801ec46:	3604      	addne	r6, #4
 801ec48:	2500      	movs	r5, #0
 801ec4a:	1f37      	subs	r7, r6, #4
 801ec4c:	4682      	mov	sl, r0
 801ec4e:	4690      	mov	r8, r2
 801ec50:	9301      	str	r3, [sp, #4]
 801ec52:	f846 5c04 	str.w	r5, [r6, #-4]
 801ec56:	46b9      	mov	r9, r7
 801ec58:	463c      	mov	r4, r7
 801ec5a:	9502      	str	r5, [sp, #8]
 801ec5c:	46ab      	mov	fp, r5
 801ec5e:	784a      	ldrb	r2, [r1, #1]
 801ec60:	1c4b      	adds	r3, r1, #1
 801ec62:	9303      	str	r3, [sp, #12]
 801ec64:	b342      	cbz	r2, 801ecb8 <__hexnan+0x88>
 801ec66:	4610      	mov	r0, r2
 801ec68:	9105      	str	r1, [sp, #20]
 801ec6a:	9204      	str	r2, [sp, #16]
 801ec6c:	f7ff fd94 	bl	801e798 <__hexdig_fun>
 801ec70:	2800      	cmp	r0, #0
 801ec72:	d151      	bne.n	801ed18 <__hexnan+0xe8>
 801ec74:	9a04      	ldr	r2, [sp, #16]
 801ec76:	9905      	ldr	r1, [sp, #20]
 801ec78:	2a20      	cmp	r2, #32
 801ec7a:	d818      	bhi.n	801ecae <__hexnan+0x7e>
 801ec7c:	9b02      	ldr	r3, [sp, #8]
 801ec7e:	459b      	cmp	fp, r3
 801ec80:	dd13      	ble.n	801ecaa <__hexnan+0x7a>
 801ec82:	454c      	cmp	r4, r9
 801ec84:	d206      	bcs.n	801ec94 <__hexnan+0x64>
 801ec86:	2d07      	cmp	r5, #7
 801ec88:	dc04      	bgt.n	801ec94 <__hexnan+0x64>
 801ec8a:	462a      	mov	r2, r5
 801ec8c:	4649      	mov	r1, r9
 801ec8e:	4620      	mov	r0, r4
 801ec90:	f7ff ffa8 	bl	801ebe4 <L_shift>
 801ec94:	4544      	cmp	r4, r8
 801ec96:	d952      	bls.n	801ed3e <__hexnan+0x10e>
 801ec98:	2300      	movs	r3, #0
 801ec9a:	f1a4 0904 	sub.w	r9, r4, #4
 801ec9e:	f844 3c04 	str.w	r3, [r4, #-4]
 801eca2:	f8cd b008 	str.w	fp, [sp, #8]
 801eca6:	464c      	mov	r4, r9
 801eca8:	461d      	mov	r5, r3
 801ecaa:	9903      	ldr	r1, [sp, #12]
 801ecac:	e7d7      	b.n	801ec5e <__hexnan+0x2e>
 801ecae:	2a29      	cmp	r2, #41	@ 0x29
 801ecb0:	d157      	bne.n	801ed62 <__hexnan+0x132>
 801ecb2:	3102      	adds	r1, #2
 801ecb4:	f8ca 1000 	str.w	r1, [sl]
 801ecb8:	f1bb 0f00 	cmp.w	fp, #0
 801ecbc:	d051      	beq.n	801ed62 <__hexnan+0x132>
 801ecbe:	454c      	cmp	r4, r9
 801ecc0:	d206      	bcs.n	801ecd0 <__hexnan+0xa0>
 801ecc2:	2d07      	cmp	r5, #7
 801ecc4:	dc04      	bgt.n	801ecd0 <__hexnan+0xa0>
 801ecc6:	462a      	mov	r2, r5
 801ecc8:	4649      	mov	r1, r9
 801ecca:	4620      	mov	r0, r4
 801eccc:	f7ff ff8a 	bl	801ebe4 <L_shift>
 801ecd0:	4544      	cmp	r4, r8
 801ecd2:	d936      	bls.n	801ed42 <__hexnan+0x112>
 801ecd4:	f1a8 0204 	sub.w	r2, r8, #4
 801ecd8:	4623      	mov	r3, r4
 801ecda:	f853 1b04 	ldr.w	r1, [r3], #4
 801ecde:	f842 1f04 	str.w	r1, [r2, #4]!
 801ece2:	429f      	cmp	r7, r3
 801ece4:	d2f9      	bcs.n	801ecda <__hexnan+0xaa>
 801ece6:	1b3b      	subs	r3, r7, r4
 801ece8:	f023 0303 	bic.w	r3, r3, #3
 801ecec:	3304      	adds	r3, #4
 801ecee:	3401      	adds	r4, #1
 801ecf0:	3e03      	subs	r6, #3
 801ecf2:	42b4      	cmp	r4, r6
 801ecf4:	bf88      	it	hi
 801ecf6:	2304      	movhi	r3, #4
 801ecf8:	4443      	add	r3, r8
 801ecfa:	2200      	movs	r2, #0
 801ecfc:	f843 2b04 	str.w	r2, [r3], #4
 801ed00:	429f      	cmp	r7, r3
 801ed02:	d2fb      	bcs.n	801ecfc <__hexnan+0xcc>
 801ed04:	683b      	ldr	r3, [r7, #0]
 801ed06:	b91b      	cbnz	r3, 801ed10 <__hexnan+0xe0>
 801ed08:	4547      	cmp	r7, r8
 801ed0a:	d128      	bne.n	801ed5e <__hexnan+0x12e>
 801ed0c:	2301      	movs	r3, #1
 801ed0e:	603b      	str	r3, [r7, #0]
 801ed10:	2005      	movs	r0, #5
 801ed12:	b007      	add	sp, #28
 801ed14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ed18:	3501      	adds	r5, #1
 801ed1a:	2d08      	cmp	r5, #8
 801ed1c:	f10b 0b01 	add.w	fp, fp, #1
 801ed20:	dd06      	ble.n	801ed30 <__hexnan+0x100>
 801ed22:	4544      	cmp	r4, r8
 801ed24:	d9c1      	bls.n	801ecaa <__hexnan+0x7a>
 801ed26:	2300      	movs	r3, #0
 801ed28:	f844 3c04 	str.w	r3, [r4, #-4]
 801ed2c:	2501      	movs	r5, #1
 801ed2e:	3c04      	subs	r4, #4
 801ed30:	6822      	ldr	r2, [r4, #0]
 801ed32:	f000 000f 	and.w	r0, r0, #15
 801ed36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801ed3a:	6020      	str	r0, [r4, #0]
 801ed3c:	e7b5      	b.n	801ecaa <__hexnan+0x7a>
 801ed3e:	2508      	movs	r5, #8
 801ed40:	e7b3      	b.n	801ecaa <__hexnan+0x7a>
 801ed42:	9b01      	ldr	r3, [sp, #4]
 801ed44:	2b00      	cmp	r3, #0
 801ed46:	d0dd      	beq.n	801ed04 <__hexnan+0xd4>
 801ed48:	f1c3 0320 	rsb	r3, r3, #32
 801ed4c:	f04f 32ff 	mov.w	r2, #4294967295
 801ed50:	40da      	lsrs	r2, r3
 801ed52:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801ed56:	4013      	ands	r3, r2
 801ed58:	f846 3c04 	str.w	r3, [r6, #-4]
 801ed5c:	e7d2      	b.n	801ed04 <__hexnan+0xd4>
 801ed5e:	3f04      	subs	r7, #4
 801ed60:	e7d0      	b.n	801ed04 <__hexnan+0xd4>
 801ed62:	2004      	movs	r0, #4
 801ed64:	e7d5      	b.n	801ed12 <__hexnan+0xe2>
	...

0801ed68 <sbrk_aligned>:
 801ed68:	b570      	push	{r4, r5, r6, lr}
 801ed6a:	4e0f      	ldr	r6, [pc, #60]	@ (801eda8 <sbrk_aligned+0x40>)
 801ed6c:	460c      	mov	r4, r1
 801ed6e:	6831      	ldr	r1, [r6, #0]
 801ed70:	4605      	mov	r5, r0
 801ed72:	b911      	cbnz	r1, 801ed7a <sbrk_aligned+0x12>
 801ed74:	f000 fe0e 	bl	801f994 <_sbrk_r>
 801ed78:	6030      	str	r0, [r6, #0]
 801ed7a:	4621      	mov	r1, r4
 801ed7c:	4628      	mov	r0, r5
 801ed7e:	f000 fe09 	bl	801f994 <_sbrk_r>
 801ed82:	1c43      	adds	r3, r0, #1
 801ed84:	d103      	bne.n	801ed8e <sbrk_aligned+0x26>
 801ed86:	f04f 34ff 	mov.w	r4, #4294967295
 801ed8a:	4620      	mov	r0, r4
 801ed8c:	bd70      	pop	{r4, r5, r6, pc}
 801ed8e:	1cc4      	adds	r4, r0, #3
 801ed90:	f024 0403 	bic.w	r4, r4, #3
 801ed94:	42a0      	cmp	r0, r4
 801ed96:	d0f8      	beq.n	801ed8a <sbrk_aligned+0x22>
 801ed98:	1a21      	subs	r1, r4, r0
 801ed9a:	4628      	mov	r0, r5
 801ed9c:	f000 fdfa 	bl	801f994 <_sbrk_r>
 801eda0:	3001      	adds	r0, #1
 801eda2:	d1f2      	bne.n	801ed8a <sbrk_aligned+0x22>
 801eda4:	e7ef      	b.n	801ed86 <sbrk_aligned+0x1e>
 801eda6:	bf00      	nop
 801eda8:	200028d8 	.word	0x200028d8

0801edac <_malloc_r>:
 801edac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801edb0:	1ccd      	adds	r5, r1, #3
 801edb2:	f025 0503 	bic.w	r5, r5, #3
 801edb6:	3508      	adds	r5, #8
 801edb8:	2d0c      	cmp	r5, #12
 801edba:	bf38      	it	cc
 801edbc:	250c      	movcc	r5, #12
 801edbe:	2d00      	cmp	r5, #0
 801edc0:	4606      	mov	r6, r0
 801edc2:	db01      	blt.n	801edc8 <_malloc_r+0x1c>
 801edc4:	42a9      	cmp	r1, r5
 801edc6:	d904      	bls.n	801edd2 <_malloc_r+0x26>
 801edc8:	230c      	movs	r3, #12
 801edca:	6033      	str	r3, [r6, #0]
 801edcc:	2000      	movs	r0, #0
 801edce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801edd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801eea8 <_malloc_r+0xfc>
 801edd6:	f000 f87b 	bl	801eed0 <__malloc_lock>
 801edda:	f8d8 3000 	ldr.w	r3, [r8]
 801edde:	461c      	mov	r4, r3
 801ede0:	bb44      	cbnz	r4, 801ee34 <_malloc_r+0x88>
 801ede2:	4629      	mov	r1, r5
 801ede4:	4630      	mov	r0, r6
 801ede6:	f7ff ffbf 	bl	801ed68 <sbrk_aligned>
 801edea:	1c43      	adds	r3, r0, #1
 801edec:	4604      	mov	r4, r0
 801edee:	d158      	bne.n	801eea2 <_malloc_r+0xf6>
 801edf0:	f8d8 4000 	ldr.w	r4, [r8]
 801edf4:	4627      	mov	r7, r4
 801edf6:	2f00      	cmp	r7, #0
 801edf8:	d143      	bne.n	801ee82 <_malloc_r+0xd6>
 801edfa:	2c00      	cmp	r4, #0
 801edfc:	d04b      	beq.n	801ee96 <_malloc_r+0xea>
 801edfe:	6823      	ldr	r3, [r4, #0]
 801ee00:	4639      	mov	r1, r7
 801ee02:	4630      	mov	r0, r6
 801ee04:	eb04 0903 	add.w	r9, r4, r3
 801ee08:	f000 fdc4 	bl	801f994 <_sbrk_r>
 801ee0c:	4581      	cmp	r9, r0
 801ee0e:	d142      	bne.n	801ee96 <_malloc_r+0xea>
 801ee10:	6821      	ldr	r1, [r4, #0]
 801ee12:	1a6d      	subs	r5, r5, r1
 801ee14:	4629      	mov	r1, r5
 801ee16:	4630      	mov	r0, r6
 801ee18:	f7ff ffa6 	bl	801ed68 <sbrk_aligned>
 801ee1c:	3001      	adds	r0, #1
 801ee1e:	d03a      	beq.n	801ee96 <_malloc_r+0xea>
 801ee20:	6823      	ldr	r3, [r4, #0]
 801ee22:	442b      	add	r3, r5
 801ee24:	6023      	str	r3, [r4, #0]
 801ee26:	f8d8 3000 	ldr.w	r3, [r8]
 801ee2a:	685a      	ldr	r2, [r3, #4]
 801ee2c:	bb62      	cbnz	r2, 801ee88 <_malloc_r+0xdc>
 801ee2e:	f8c8 7000 	str.w	r7, [r8]
 801ee32:	e00f      	b.n	801ee54 <_malloc_r+0xa8>
 801ee34:	6822      	ldr	r2, [r4, #0]
 801ee36:	1b52      	subs	r2, r2, r5
 801ee38:	d420      	bmi.n	801ee7c <_malloc_r+0xd0>
 801ee3a:	2a0b      	cmp	r2, #11
 801ee3c:	d917      	bls.n	801ee6e <_malloc_r+0xc2>
 801ee3e:	1961      	adds	r1, r4, r5
 801ee40:	42a3      	cmp	r3, r4
 801ee42:	6025      	str	r5, [r4, #0]
 801ee44:	bf18      	it	ne
 801ee46:	6059      	strne	r1, [r3, #4]
 801ee48:	6863      	ldr	r3, [r4, #4]
 801ee4a:	bf08      	it	eq
 801ee4c:	f8c8 1000 	streq.w	r1, [r8]
 801ee50:	5162      	str	r2, [r4, r5]
 801ee52:	604b      	str	r3, [r1, #4]
 801ee54:	4630      	mov	r0, r6
 801ee56:	f000 f841 	bl	801eedc <__malloc_unlock>
 801ee5a:	f104 000b 	add.w	r0, r4, #11
 801ee5e:	1d23      	adds	r3, r4, #4
 801ee60:	f020 0007 	bic.w	r0, r0, #7
 801ee64:	1ac2      	subs	r2, r0, r3
 801ee66:	bf1c      	itt	ne
 801ee68:	1a1b      	subne	r3, r3, r0
 801ee6a:	50a3      	strne	r3, [r4, r2]
 801ee6c:	e7af      	b.n	801edce <_malloc_r+0x22>
 801ee6e:	6862      	ldr	r2, [r4, #4]
 801ee70:	42a3      	cmp	r3, r4
 801ee72:	bf0c      	ite	eq
 801ee74:	f8c8 2000 	streq.w	r2, [r8]
 801ee78:	605a      	strne	r2, [r3, #4]
 801ee7a:	e7eb      	b.n	801ee54 <_malloc_r+0xa8>
 801ee7c:	4623      	mov	r3, r4
 801ee7e:	6864      	ldr	r4, [r4, #4]
 801ee80:	e7ae      	b.n	801ede0 <_malloc_r+0x34>
 801ee82:	463c      	mov	r4, r7
 801ee84:	687f      	ldr	r7, [r7, #4]
 801ee86:	e7b6      	b.n	801edf6 <_malloc_r+0x4a>
 801ee88:	461a      	mov	r2, r3
 801ee8a:	685b      	ldr	r3, [r3, #4]
 801ee8c:	42a3      	cmp	r3, r4
 801ee8e:	d1fb      	bne.n	801ee88 <_malloc_r+0xdc>
 801ee90:	2300      	movs	r3, #0
 801ee92:	6053      	str	r3, [r2, #4]
 801ee94:	e7de      	b.n	801ee54 <_malloc_r+0xa8>
 801ee96:	230c      	movs	r3, #12
 801ee98:	6033      	str	r3, [r6, #0]
 801ee9a:	4630      	mov	r0, r6
 801ee9c:	f000 f81e 	bl	801eedc <__malloc_unlock>
 801eea0:	e794      	b.n	801edcc <_malloc_r+0x20>
 801eea2:	6005      	str	r5, [r0, #0]
 801eea4:	e7d6      	b.n	801ee54 <_malloc_r+0xa8>
 801eea6:	bf00      	nop
 801eea8:	200028dc 	.word	0x200028dc

0801eeac <__ascii_mbtowc>:
 801eeac:	b082      	sub	sp, #8
 801eeae:	b901      	cbnz	r1, 801eeb2 <__ascii_mbtowc+0x6>
 801eeb0:	a901      	add	r1, sp, #4
 801eeb2:	b142      	cbz	r2, 801eec6 <__ascii_mbtowc+0x1a>
 801eeb4:	b14b      	cbz	r3, 801eeca <__ascii_mbtowc+0x1e>
 801eeb6:	7813      	ldrb	r3, [r2, #0]
 801eeb8:	600b      	str	r3, [r1, #0]
 801eeba:	7812      	ldrb	r2, [r2, #0]
 801eebc:	1e10      	subs	r0, r2, #0
 801eebe:	bf18      	it	ne
 801eec0:	2001      	movne	r0, #1
 801eec2:	b002      	add	sp, #8
 801eec4:	4770      	bx	lr
 801eec6:	4610      	mov	r0, r2
 801eec8:	e7fb      	b.n	801eec2 <__ascii_mbtowc+0x16>
 801eeca:	f06f 0001 	mvn.w	r0, #1
 801eece:	e7f8      	b.n	801eec2 <__ascii_mbtowc+0x16>

0801eed0 <__malloc_lock>:
 801eed0:	4801      	ldr	r0, [pc, #4]	@ (801eed8 <__malloc_lock+0x8>)
 801eed2:	f7ff bbae 	b.w	801e632 <__retarget_lock_acquire_recursive>
 801eed6:	bf00      	nop
 801eed8:	200028d4 	.word	0x200028d4

0801eedc <__malloc_unlock>:
 801eedc:	4801      	ldr	r0, [pc, #4]	@ (801eee4 <__malloc_unlock+0x8>)
 801eede:	f7ff bba9 	b.w	801e634 <__retarget_lock_release_recursive>
 801eee2:	bf00      	nop
 801eee4:	200028d4 	.word	0x200028d4

0801eee8 <_Balloc>:
 801eee8:	b570      	push	{r4, r5, r6, lr}
 801eeea:	69c6      	ldr	r6, [r0, #28]
 801eeec:	4604      	mov	r4, r0
 801eeee:	460d      	mov	r5, r1
 801eef0:	b976      	cbnz	r6, 801ef10 <_Balloc+0x28>
 801eef2:	2010      	movs	r0, #16
 801eef4:	f000 fd90 	bl	801fa18 <malloc>
 801eef8:	4602      	mov	r2, r0
 801eefa:	61e0      	str	r0, [r4, #28]
 801eefc:	b920      	cbnz	r0, 801ef08 <_Balloc+0x20>
 801eefe:	4b18      	ldr	r3, [pc, #96]	@ (801ef60 <_Balloc+0x78>)
 801ef00:	4818      	ldr	r0, [pc, #96]	@ (801ef64 <_Balloc+0x7c>)
 801ef02:	216b      	movs	r1, #107	@ 0x6b
 801ef04:	f000 fd56 	bl	801f9b4 <__assert_func>
 801ef08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ef0c:	6006      	str	r6, [r0, #0]
 801ef0e:	60c6      	str	r6, [r0, #12]
 801ef10:	69e6      	ldr	r6, [r4, #28]
 801ef12:	68f3      	ldr	r3, [r6, #12]
 801ef14:	b183      	cbz	r3, 801ef38 <_Balloc+0x50>
 801ef16:	69e3      	ldr	r3, [r4, #28]
 801ef18:	68db      	ldr	r3, [r3, #12]
 801ef1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ef1e:	b9b8      	cbnz	r0, 801ef50 <_Balloc+0x68>
 801ef20:	2101      	movs	r1, #1
 801ef22:	fa01 f605 	lsl.w	r6, r1, r5
 801ef26:	1d72      	adds	r2, r6, #5
 801ef28:	0092      	lsls	r2, r2, #2
 801ef2a:	4620      	mov	r0, r4
 801ef2c:	f000 fd60 	bl	801f9f0 <_calloc_r>
 801ef30:	b160      	cbz	r0, 801ef4c <_Balloc+0x64>
 801ef32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ef36:	e00e      	b.n	801ef56 <_Balloc+0x6e>
 801ef38:	2221      	movs	r2, #33	@ 0x21
 801ef3a:	2104      	movs	r1, #4
 801ef3c:	4620      	mov	r0, r4
 801ef3e:	f000 fd57 	bl	801f9f0 <_calloc_r>
 801ef42:	69e3      	ldr	r3, [r4, #28]
 801ef44:	60f0      	str	r0, [r6, #12]
 801ef46:	68db      	ldr	r3, [r3, #12]
 801ef48:	2b00      	cmp	r3, #0
 801ef4a:	d1e4      	bne.n	801ef16 <_Balloc+0x2e>
 801ef4c:	2000      	movs	r0, #0
 801ef4e:	bd70      	pop	{r4, r5, r6, pc}
 801ef50:	6802      	ldr	r2, [r0, #0]
 801ef52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ef56:	2300      	movs	r3, #0
 801ef58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ef5c:	e7f7      	b.n	801ef4e <_Balloc+0x66>
 801ef5e:	bf00      	nop
 801ef60:	080216b3 	.word	0x080216b3
 801ef64:	080216ca 	.word	0x080216ca

0801ef68 <_Bfree>:
 801ef68:	b570      	push	{r4, r5, r6, lr}
 801ef6a:	69c6      	ldr	r6, [r0, #28]
 801ef6c:	4605      	mov	r5, r0
 801ef6e:	460c      	mov	r4, r1
 801ef70:	b976      	cbnz	r6, 801ef90 <_Bfree+0x28>
 801ef72:	2010      	movs	r0, #16
 801ef74:	f000 fd50 	bl	801fa18 <malloc>
 801ef78:	4602      	mov	r2, r0
 801ef7a:	61e8      	str	r0, [r5, #28]
 801ef7c:	b920      	cbnz	r0, 801ef88 <_Bfree+0x20>
 801ef7e:	4b09      	ldr	r3, [pc, #36]	@ (801efa4 <_Bfree+0x3c>)
 801ef80:	4809      	ldr	r0, [pc, #36]	@ (801efa8 <_Bfree+0x40>)
 801ef82:	218f      	movs	r1, #143	@ 0x8f
 801ef84:	f000 fd16 	bl	801f9b4 <__assert_func>
 801ef88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ef8c:	6006      	str	r6, [r0, #0]
 801ef8e:	60c6      	str	r6, [r0, #12]
 801ef90:	b13c      	cbz	r4, 801efa2 <_Bfree+0x3a>
 801ef92:	69eb      	ldr	r3, [r5, #28]
 801ef94:	6862      	ldr	r2, [r4, #4]
 801ef96:	68db      	ldr	r3, [r3, #12]
 801ef98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ef9c:	6021      	str	r1, [r4, #0]
 801ef9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801efa2:	bd70      	pop	{r4, r5, r6, pc}
 801efa4:	080216b3 	.word	0x080216b3
 801efa8:	080216ca 	.word	0x080216ca

0801efac <__multadd>:
 801efac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801efb0:	690d      	ldr	r5, [r1, #16]
 801efb2:	4607      	mov	r7, r0
 801efb4:	460c      	mov	r4, r1
 801efb6:	461e      	mov	r6, r3
 801efb8:	f101 0c14 	add.w	ip, r1, #20
 801efbc:	2000      	movs	r0, #0
 801efbe:	f8dc 3000 	ldr.w	r3, [ip]
 801efc2:	b299      	uxth	r1, r3
 801efc4:	fb02 6101 	mla	r1, r2, r1, r6
 801efc8:	0c1e      	lsrs	r6, r3, #16
 801efca:	0c0b      	lsrs	r3, r1, #16
 801efcc:	fb02 3306 	mla	r3, r2, r6, r3
 801efd0:	b289      	uxth	r1, r1
 801efd2:	3001      	adds	r0, #1
 801efd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801efd8:	4285      	cmp	r5, r0
 801efda:	f84c 1b04 	str.w	r1, [ip], #4
 801efde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801efe2:	dcec      	bgt.n	801efbe <__multadd+0x12>
 801efe4:	b30e      	cbz	r6, 801f02a <__multadd+0x7e>
 801efe6:	68a3      	ldr	r3, [r4, #8]
 801efe8:	42ab      	cmp	r3, r5
 801efea:	dc19      	bgt.n	801f020 <__multadd+0x74>
 801efec:	6861      	ldr	r1, [r4, #4]
 801efee:	4638      	mov	r0, r7
 801eff0:	3101      	adds	r1, #1
 801eff2:	f7ff ff79 	bl	801eee8 <_Balloc>
 801eff6:	4680      	mov	r8, r0
 801eff8:	b928      	cbnz	r0, 801f006 <__multadd+0x5a>
 801effa:	4602      	mov	r2, r0
 801effc:	4b0c      	ldr	r3, [pc, #48]	@ (801f030 <__multadd+0x84>)
 801effe:	480d      	ldr	r0, [pc, #52]	@ (801f034 <__multadd+0x88>)
 801f000:	21ba      	movs	r1, #186	@ 0xba
 801f002:	f000 fcd7 	bl	801f9b4 <__assert_func>
 801f006:	6922      	ldr	r2, [r4, #16]
 801f008:	3202      	adds	r2, #2
 801f00a:	f104 010c 	add.w	r1, r4, #12
 801f00e:	0092      	lsls	r2, r2, #2
 801f010:	300c      	adds	r0, #12
 801f012:	f7ff fb10 	bl	801e636 <memcpy>
 801f016:	4621      	mov	r1, r4
 801f018:	4638      	mov	r0, r7
 801f01a:	f7ff ffa5 	bl	801ef68 <_Bfree>
 801f01e:	4644      	mov	r4, r8
 801f020:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801f024:	3501      	adds	r5, #1
 801f026:	615e      	str	r6, [r3, #20]
 801f028:	6125      	str	r5, [r4, #16]
 801f02a:	4620      	mov	r0, r4
 801f02c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f030:	08021642 	.word	0x08021642
 801f034:	080216ca 	.word	0x080216ca

0801f038 <__s2b>:
 801f038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f03c:	460c      	mov	r4, r1
 801f03e:	4615      	mov	r5, r2
 801f040:	461f      	mov	r7, r3
 801f042:	2209      	movs	r2, #9
 801f044:	3308      	adds	r3, #8
 801f046:	4606      	mov	r6, r0
 801f048:	fb93 f3f2 	sdiv	r3, r3, r2
 801f04c:	2100      	movs	r1, #0
 801f04e:	2201      	movs	r2, #1
 801f050:	429a      	cmp	r2, r3
 801f052:	db09      	blt.n	801f068 <__s2b+0x30>
 801f054:	4630      	mov	r0, r6
 801f056:	f7ff ff47 	bl	801eee8 <_Balloc>
 801f05a:	b940      	cbnz	r0, 801f06e <__s2b+0x36>
 801f05c:	4602      	mov	r2, r0
 801f05e:	4b19      	ldr	r3, [pc, #100]	@ (801f0c4 <__s2b+0x8c>)
 801f060:	4819      	ldr	r0, [pc, #100]	@ (801f0c8 <__s2b+0x90>)
 801f062:	21d3      	movs	r1, #211	@ 0xd3
 801f064:	f000 fca6 	bl	801f9b4 <__assert_func>
 801f068:	0052      	lsls	r2, r2, #1
 801f06a:	3101      	adds	r1, #1
 801f06c:	e7f0      	b.n	801f050 <__s2b+0x18>
 801f06e:	9b08      	ldr	r3, [sp, #32]
 801f070:	6143      	str	r3, [r0, #20]
 801f072:	2d09      	cmp	r5, #9
 801f074:	f04f 0301 	mov.w	r3, #1
 801f078:	6103      	str	r3, [r0, #16]
 801f07a:	dd16      	ble.n	801f0aa <__s2b+0x72>
 801f07c:	f104 0909 	add.w	r9, r4, #9
 801f080:	46c8      	mov	r8, r9
 801f082:	442c      	add	r4, r5
 801f084:	f818 3b01 	ldrb.w	r3, [r8], #1
 801f088:	4601      	mov	r1, r0
 801f08a:	3b30      	subs	r3, #48	@ 0x30
 801f08c:	220a      	movs	r2, #10
 801f08e:	4630      	mov	r0, r6
 801f090:	f7ff ff8c 	bl	801efac <__multadd>
 801f094:	45a0      	cmp	r8, r4
 801f096:	d1f5      	bne.n	801f084 <__s2b+0x4c>
 801f098:	f1a5 0408 	sub.w	r4, r5, #8
 801f09c:	444c      	add	r4, r9
 801f09e:	1b2d      	subs	r5, r5, r4
 801f0a0:	1963      	adds	r3, r4, r5
 801f0a2:	42bb      	cmp	r3, r7
 801f0a4:	db04      	blt.n	801f0b0 <__s2b+0x78>
 801f0a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f0aa:	340a      	adds	r4, #10
 801f0ac:	2509      	movs	r5, #9
 801f0ae:	e7f6      	b.n	801f09e <__s2b+0x66>
 801f0b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 801f0b4:	4601      	mov	r1, r0
 801f0b6:	3b30      	subs	r3, #48	@ 0x30
 801f0b8:	220a      	movs	r2, #10
 801f0ba:	4630      	mov	r0, r6
 801f0bc:	f7ff ff76 	bl	801efac <__multadd>
 801f0c0:	e7ee      	b.n	801f0a0 <__s2b+0x68>
 801f0c2:	bf00      	nop
 801f0c4:	08021642 	.word	0x08021642
 801f0c8:	080216ca 	.word	0x080216ca

0801f0cc <__hi0bits>:
 801f0cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801f0d0:	4603      	mov	r3, r0
 801f0d2:	bf36      	itet	cc
 801f0d4:	0403      	lslcc	r3, r0, #16
 801f0d6:	2000      	movcs	r0, #0
 801f0d8:	2010      	movcc	r0, #16
 801f0da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801f0de:	bf3c      	itt	cc
 801f0e0:	021b      	lslcc	r3, r3, #8
 801f0e2:	3008      	addcc	r0, #8
 801f0e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801f0e8:	bf3c      	itt	cc
 801f0ea:	011b      	lslcc	r3, r3, #4
 801f0ec:	3004      	addcc	r0, #4
 801f0ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f0f2:	bf3c      	itt	cc
 801f0f4:	009b      	lslcc	r3, r3, #2
 801f0f6:	3002      	addcc	r0, #2
 801f0f8:	2b00      	cmp	r3, #0
 801f0fa:	db05      	blt.n	801f108 <__hi0bits+0x3c>
 801f0fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801f100:	f100 0001 	add.w	r0, r0, #1
 801f104:	bf08      	it	eq
 801f106:	2020      	moveq	r0, #32
 801f108:	4770      	bx	lr

0801f10a <__lo0bits>:
 801f10a:	6803      	ldr	r3, [r0, #0]
 801f10c:	4602      	mov	r2, r0
 801f10e:	f013 0007 	ands.w	r0, r3, #7
 801f112:	d00b      	beq.n	801f12c <__lo0bits+0x22>
 801f114:	07d9      	lsls	r1, r3, #31
 801f116:	d421      	bmi.n	801f15c <__lo0bits+0x52>
 801f118:	0798      	lsls	r0, r3, #30
 801f11a:	bf49      	itett	mi
 801f11c:	085b      	lsrmi	r3, r3, #1
 801f11e:	089b      	lsrpl	r3, r3, #2
 801f120:	2001      	movmi	r0, #1
 801f122:	6013      	strmi	r3, [r2, #0]
 801f124:	bf5c      	itt	pl
 801f126:	6013      	strpl	r3, [r2, #0]
 801f128:	2002      	movpl	r0, #2
 801f12a:	4770      	bx	lr
 801f12c:	b299      	uxth	r1, r3
 801f12e:	b909      	cbnz	r1, 801f134 <__lo0bits+0x2a>
 801f130:	0c1b      	lsrs	r3, r3, #16
 801f132:	2010      	movs	r0, #16
 801f134:	b2d9      	uxtb	r1, r3
 801f136:	b909      	cbnz	r1, 801f13c <__lo0bits+0x32>
 801f138:	3008      	adds	r0, #8
 801f13a:	0a1b      	lsrs	r3, r3, #8
 801f13c:	0719      	lsls	r1, r3, #28
 801f13e:	bf04      	itt	eq
 801f140:	091b      	lsreq	r3, r3, #4
 801f142:	3004      	addeq	r0, #4
 801f144:	0799      	lsls	r1, r3, #30
 801f146:	bf04      	itt	eq
 801f148:	089b      	lsreq	r3, r3, #2
 801f14a:	3002      	addeq	r0, #2
 801f14c:	07d9      	lsls	r1, r3, #31
 801f14e:	d403      	bmi.n	801f158 <__lo0bits+0x4e>
 801f150:	085b      	lsrs	r3, r3, #1
 801f152:	f100 0001 	add.w	r0, r0, #1
 801f156:	d003      	beq.n	801f160 <__lo0bits+0x56>
 801f158:	6013      	str	r3, [r2, #0]
 801f15a:	4770      	bx	lr
 801f15c:	2000      	movs	r0, #0
 801f15e:	4770      	bx	lr
 801f160:	2020      	movs	r0, #32
 801f162:	4770      	bx	lr

0801f164 <__i2b>:
 801f164:	b510      	push	{r4, lr}
 801f166:	460c      	mov	r4, r1
 801f168:	2101      	movs	r1, #1
 801f16a:	f7ff febd 	bl	801eee8 <_Balloc>
 801f16e:	4602      	mov	r2, r0
 801f170:	b928      	cbnz	r0, 801f17e <__i2b+0x1a>
 801f172:	4b05      	ldr	r3, [pc, #20]	@ (801f188 <__i2b+0x24>)
 801f174:	4805      	ldr	r0, [pc, #20]	@ (801f18c <__i2b+0x28>)
 801f176:	f240 1145 	movw	r1, #325	@ 0x145
 801f17a:	f000 fc1b 	bl	801f9b4 <__assert_func>
 801f17e:	2301      	movs	r3, #1
 801f180:	6144      	str	r4, [r0, #20]
 801f182:	6103      	str	r3, [r0, #16]
 801f184:	bd10      	pop	{r4, pc}
 801f186:	bf00      	nop
 801f188:	08021642 	.word	0x08021642
 801f18c:	080216ca 	.word	0x080216ca

0801f190 <__multiply>:
 801f190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f194:	4617      	mov	r7, r2
 801f196:	690a      	ldr	r2, [r1, #16]
 801f198:	693b      	ldr	r3, [r7, #16]
 801f19a:	429a      	cmp	r2, r3
 801f19c:	bfa8      	it	ge
 801f19e:	463b      	movge	r3, r7
 801f1a0:	4689      	mov	r9, r1
 801f1a2:	bfa4      	itt	ge
 801f1a4:	460f      	movge	r7, r1
 801f1a6:	4699      	movge	r9, r3
 801f1a8:	693d      	ldr	r5, [r7, #16]
 801f1aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801f1ae:	68bb      	ldr	r3, [r7, #8]
 801f1b0:	6879      	ldr	r1, [r7, #4]
 801f1b2:	eb05 060a 	add.w	r6, r5, sl
 801f1b6:	42b3      	cmp	r3, r6
 801f1b8:	b085      	sub	sp, #20
 801f1ba:	bfb8      	it	lt
 801f1bc:	3101      	addlt	r1, #1
 801f1be:	f7ff fe93 	bl	801eee8 <_Balloc>
 801f1c2:	b930      	cbnz	r0, 801f1d2 <__multiply+0x42>
 801f1c4:	4602      	mov	r2, r0
 801f1c6:	4b41      	ldr	r3, [pc, #260]	@ (801f2cc <__multiply+0x13c>)
 801f1c8:	4841      	ldr	r0, [pc, #260]	@ (801f2d0 <__multiply+0x140>)
 801f1ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801f1ce:	f000 fbf1 	bl	801f9b4 <__assert_func>
 801f1d2:	f100 0414 	add.w	r4, r0, #20
 801f1d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801f1da:	4623      	mov	r3, r4
 801f1dc:	2200      	movs	r2, #0
 801f1de:	4573      	cmp	r3, lr
 801f1e0:	d320      	bcc.n	801f224 <__multiply+0x94>
 801f1e2:	f107 0814 	add.w	r8, r7, #20
 801f1e6:	f109 0114 	add.w	r1, r9, #20
 801f1ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801f1ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801f1f2:	9302      	str	r3, [sp, #8]
 801f1f4:	1beb      	subs	r3, r5, r7
 801f1f6:	3b15      	subs	r3, #21
 801f1f8:	f023 0303 	bic.w	r3, r3, #3
 801f1fc:	3304      	adds	r3, #4
 801f1fe:	3715      	adds	r7, #21
 801f200:	42bd      	cmp	r5, r7
 801f202:	bf38      	it	cc
 801f204:	2304      	movcc	r3, #4
 801f206:	9301      	str	r3, [sp, #4]
 801f208:	9b02      	ldr	r3, [sp, #8]
 801f20a:	9103      	str	r1, [sp, #12]
 801f20c:	428b      	cmp	r3, r1
 801f20e:	d80c      	bhi.n	801f22a <__multiply+0x9a>
 801f210:	2e00      	cmp	r6, #0
 801f212:	dd03      	ble.n	801f21c <__multiply+0x8c>
 801f214:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801f218:	2b00      	cmp	r3, #0
 801f21a:	d055      	beq.n	801f2c8 <__multiply+0x138>
 801f21c:	6106      	str	r6, [r0, #16]
 801f21e:	b005      	add	sp, #20
 801f220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f224:	f843 2b04 	str.w	r2, [r3], #4
 801f228:	e7d9      	b.n	801f1de <__multiply+0x4e>
 801f22a:	f8b1 a000 	ldrh.w	sl, [r1]
 801f22e:	f1ba 0f00 	cmp.w	sl, #0
 801f232:	d01f      	beq.n	801f274 <__multiply+0xe4>
 801f234:	46c4      	mov	ip, r8
 801f236:	46a1      	mov	r9, r4
 801f238:	2700      	movs	r7, #0
 801f23a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801f23e:	f8d9 3000 	ldr.w	r3, [r9]
 801f242:	fa1f fb82 	uxth.w	fp, r2
 801f246:	b29b      	uxth	r3, r3
 801f248:	fb0a 330b 	mla	r3, sl, fp, r3
 801f24c:	443b      	add	r3, r7
 801f24e:	f8d9 7000 	ldr.w	r7, [r9]
 801f252:	0c12      	lsrs	r2, r2, #16
 801f254:	0c3f      	lsrs	r7, r7, #16
 801f256:	fb0a 7202 	mla	r2, sl, r2, r7
 801f25a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801f25e:	b29b      	uxth	r3, r3
 801f260:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f264:	4565      	cmp	r5, ip
 801f266:	f849 3b04 	str.w	r3, [r9], #4
 801f26a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801f26e:	d8e4      	bhi.n	801f23a <__multiply+0xaa>
 801f270:	9b01      	ldr	r3, [sp, #4]
 801f272:	50e7      	str	r7, [r4, r3]
 801f274:	9b03      	ldr	r3, [sp, #12]
 801f276:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801f27a:	3104      	adds	r1, #4
 801f27c:	f1b9 0f00 	cmp.w	r9, #0
 801f280:	d020      	beq.n	801f2c4 <__multiply+0x134>
 801f282:	6823      	ldr	r3, [r4, #0]
 801f284:	4647      	mov	r7, r8
 801f286:	46a4      	mov	ip, r4
 801f288:	f04f 0a00 	mov.w	sl, #0
 801f28c:	f8b7 b000 	ldrh.w	fp, [r7]
 801f290:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801f294:	fb09 220b 	mla	r2, r9, fp, r2
 801f298:	4452      	add	r2, sl
 801f29a:	b29b      	uxth	r3, r3
 801f29c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f2a0:	f84c 3b04 	str.w	r3, [ip], #4
 801f2a4:	f857 3b04 	ldr.w	r3, [r7], #4
 801f2a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f2ac:	f8bc 3000 	ldrh.w	r3, [ip]
 801f2b0:	fb09 330a 	mla	r3, r9, sl, r3
 801f2b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801f2b8:	42bd      	cmp	r5, r7
 801f2ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f2be:	d8e5      	bhi.n	801f28c <__multiply+0xfc>
 801f2c0:	9a01      	ldr	r2, [sp, #4]
 801f2c2:	50a3      	str	r3, [r4, r2]
 801f2c4:	3404      	adds	r4, #4
 801f2c6:	e79f      	b.n	801f208 <__multiply+0x78>
 801f2c8:	3e01      	subs	r6, #1
 801f2ca:	e7a1      	b.n	801f210 <__multiply+0x80>
 801f2cc:	08021642 	.word	0x08021642
 801f2d0:	080216ca 	.word	0x080216ca

0801f2d4 <__pow5mult>:
 801f2d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f2d8:	4615      	mov	r5, r2
 801f2da:	f012 0203 	ands.w	r2, r2, #3
 801f2de:	4607      	mov	r7, r0
 801f2e0:	460e      	mov	r6, r1
 801f2e2:	d007      	beq.n	801f2f4 <__pow5mult+0x20>
 801f2e4:	4c25      	ldr	r4, [pc, #148]	@ (801f37c <__pow5mult+0xa8>)
 801f2e6:	3a01      	subs	r2, #1
 801f2e8:	2300      	movs	r3, #0
 801f2ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801f2ee:	f7ff fe5d 	bl	801efac <__multadd>
 801f2f2:	4606      	mov	r6, r0
 801f2f4:	10ad      	asrs	r5, r5, #2
 801f2f6:	d03d      	beq.n	801f374 <__pow5mult+0xa0>
 801f2f8:	69fc      	ldr	r4, [r7, #28]
 801f2fa:	b97c      	cbnz	r4, 801f31c <__pow5mult+0x48>
 801f2fc:	2010      	movs	r0, #16
 801f2fe:	f000 fb8b 	bl	801fa18 <malloc>
 801f302:	4602      	mov	r2, r0
 801f304:	61f8      	str	r0, [r7, #28]
 801f306:	b928      	cbnz	r0, 801f314 <__pow5mult+0x40>
 801f308:	4b1d      	ldr	r3, [pc, #116]	@ (801f380 <__pow5mult+0xac>)
 801f30a:	481e      	ldr	r0, [pc, #120]	@ (801f384 <__pow5mult+0xb0>)
 801f30c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801f310:	f000 fb50 	bl	801f9b4 <__assert_func>
 801f314:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801f318:	6004      	str	r4, [r0, #0]
 801f31a:	60c4      	str	r4, [r0, #12]
 801f31c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801f320:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801f324:	b94c      	cbnz	r4, 801f33a <__pow5mult+0x66>
 801f326:	f240 2171 	movw	r1, #625	@ 0x271
 801f32a:	4638      	mov	r0, r7
 801f32c:	f7ff ff1a 	bl	801f164 <__i2b>
 801f330:	2300      	movs	r3, #0
 801f332:	f8c8 0008 	str.w	r0, [r8, #8]
 801f336:	4604      	mov	r4, r0
 801f338:	6003      	str	r3, [r0, #0]
 801f33a:	f04f 0900 	mov.w	r9, #0
 801f33e:	07eb      	lsls	r3, r5, #31
 801f340:	d50a      	bpl.n	801f358 <__pow5mult+0x84>
 801f342:	4631      	mov	r1, r6
 801f344:	4622      	mov	r2, r4
 801f346:	4638      	mov	r0, r7
 801f348:	f7ff ff22 	bl	801f190 <__multiply>
 801f34c:	4631      	mov	r1, r6
 801f34e:	4680      	mov	r8, r0
 801f350:	4638      	mov	r0, r7
 801f352:	f7ff fe09 	bl	801ef68 <_Bfree>
 801f356:	4646      	mov	r6, r8
 801f358:	106d      	asrs	r5, r5, #1
 801f35a:	d00b      	beq.n	801f374 <__pow5mult+0xa0>
 801f35c:	6820      	ldr	r0, [r4, #0]
 801f35e:	b938      	cbnz	r0, 801f370 <__pow5mult+0x9c>
 801f360:	4622      	mov	r2, r4
 801f362:	4621      	mov	r1, r4
 801f364:	4638      	mov	r0, r7
 801f366:	f7ff ff13 	bl	801f190 <__multiply>
 801f36a:	6020      	str	r0, [r4, #0]
 801f36c:	f8c0 9000 	str.w	r9, [r0]
 801f370:	4604      	mov	r4, r0
 801f372:	e7e4      	b.n	801f33e <__pow5mult+0x6a>
 801f374:	4630      	mov	r0, r6
 801f376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f37a:	bf00      	nop
 801f37c:	080218ec 	.word	0x080218ec
 801f380:	080216b3 	.word	0x080216b3
 801f384:	080216ca 	.word	0x080216ca

0801f388 <__lshift>:
 801f388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f38c:	460c      	mov	r4, r1
 801f38e:	6849      	ldr	r1, [r1, #4]
 801f390:	6923      	ldr	r3, [r4, #16]
 801f392:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801f396:	68a3      	ldr	r3, [r4, #8]
 801f398:	4607      	mov	r7, r0
 801f39a:	4691      	mov	r9, r2
 801f39c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801f3a0:	f108 0601 	add.w	r6, r8, #1
 801f3a4:	42b3      	cmp	r3, r6
 801f3a6:	db0b      	blt.n	801f3c0 <__lshift+0x38>
 801f3a8:	4638      	mov	r0, r7
 801f3aa:	f7ff fd9d 	bl	801eee8 <_Balloc>
 801f3ae:	4605      	mov	r5, r0
 801f3b0:	b948      	cbnz	r0, 801f3c6 <__lshift+0x3e>
 801f3b2:	4602      	mov	r2, r0
 801f3b4:	4b28      	ldr	r3, [pc, #160]	@ (801f458 <__lshift+0xd0>)
 801f3b6:	4829      	ldr	r0, [pc, #164]	@ (801f45c <__lshift+0xd4>)
 801f3b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801f3bc:	f000 fafa 	bl	801f9b4 <__assert_func>
 801f3c0:	3101      	adds	r1, #1
 801f3c2:	005b      	lsls	r3, r3, #1
 801f3c4:	e7ee      	b.n	801f3a4 <__lshift+0x1c>
 801f3c6:	2300      	movs	r3, #0
 801f3c8:	f100 0114 	add.w	r1, r0, #20
 801f3cc:	f100 0210 	add.w	r2, r0, #16
 801f3d0:	4618      	mov	r0, r3
 801f3d2:	4553      	cmp	r3, sl
 801f3d4:	db33      	blt.n	801f43e <__lshift+0xb6>
 801f3d6:	6920      	ldr	r0, [r4, #16]
 801f3d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801f3dc:	f104 0314 	add.w	r3, r4, #20
 801f3e0:	f019 091f 	ands.w	r9, r9, #31
 801f3e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801f3e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801f3ec:	d02b      	beq.n	801f446 <__lshift+0xbe>
 801f3ee:	f1c9 0e20 	rsb	lr, r9, #32
 801f3f2:	468a      	mov	sl, r1
 801f3f4:	2200      	movs	r2, #0
 801f3f6:	6818      	ldr	r0, [r3, #0]
 801f3f8:	fa00 f009 	lsl.w	r0, r0, r9
 801f3fc:	4310      	orrs	r0, r2
 801f3fe:	f84a 0b04 	str.w	r0, [sl], #4
 801f402:	f853 2b04 	ldr.w	r2, [r3], #4
 801f406:	459c      	cmp	ip, r3
 801f408:	fa22 f20e 	lsr.w	r2, r2, lr
 801f40c:	d8f3      	bhi.n	801f3f6 <__lshift+0x6e>
 801f40e:	ebac 0304 	sub.w	r3, ip, r4
 801f412:	3b15      	subs	r3, #21
 801f414:	f023 0303 	bic.w	r3, r3, #3
 801f418:	3304      	adds	r3, #4
 801f41a:	f104 0015 	add.w	r0, r4, #21
 801f41e:	4560      	cmp	r0, ip
 801f420:	bf88      	it	hi
 801f422:	2304      	movhi	r3, #4
 801f424:	50ca      	str	r2, [r1, r3]
 801f426:	b10a      	cbz	r2, 801f42c <__lshift+0xa4>
 801f428:	f108 0602 	add.w	r6, r8, #2
 801f42c:	3e01      	subs	r6, #1
 801f42e:	4638      	mov	r0, r7
 801f430:	612e      	str	r6, [r5, #16]
 801f432:	4621      	mov	r1, r4
 801f434:	f7ff fd98 	bl	801ef68 <_Bfree>
 801f438:	4628      	mov	r0, r5
 801f43a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f43e:	f842 0f04 	str.w	r0, [r2, #4]!
 801f442:	3301      	adds	r3, #1
 801f444:	e7c5      	b.n	801f3d2 <__lshift+0x4a>
 801f446:	3904      	subs	r1, #4
 801f448:	f853 2b04 	ldr.w	r2, [r3], #4
 801f44c:	f841 2f04 	str.w	r2, [r1, #4]!
 801f450:	459c      	cmp	ip, r3
 801f452:	d8f9      	bhi.n	801f448 <__lshift+0xc0>
 801f454:	e7ea      	b.n	801f42c <__lshift+0xa4>
 801f456:	bf00      	nop
 801f458:	08021642 	.word	0x08021642
 801f45c:	080216ca 	.word	0x080216ca

0801f460 <__mcmp>:
 801f460:	690a      	ldr	r2, [r1, #16]
 801f462:	4603      	mov	r3, r0
 801f464:	6900      	ldr	r0, [r0, #16]
 801f466:	1a80      	subs	r0, r0, r2
 801f468:	b530      	push	{r4, r5, lr}
 801f46a:	d10e      	bne.n	801f48a <__mcmp+0x2a>
 801f46c:	3314      	adds	r3, #20
 801f46e:	3114      	adds	r1, #20
 801f470:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801f474:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801f478:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801f47c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801f480:	4295      	cmp	r5, r2
 801f482:	d003      	beq.n	801f48c <__mcmp+0x2c>
 801f484:	d205      	bcs.n	801f492 <__mcmp+0x32>
 801f486:	f04f 30ff 	mov.w	r0, #4294967295
 801f48a:	bd30      	pop	{r4, r5, pc}
 801f48c:	42a3      	cmp	r3, r4
 801f48e:	d3f3      	bcc.n	801f478 <__mcmp+0x18>
 801f490:	e7fb      	b.n	801f48a <__mcmp+0x2a>
 801f492:	2001      	movs	r0, #1
 801f494:	e7f9      	b.n	801f48a <__mcmp+0x2a>
	...

0801f498 <__mdiff>:
 801f498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f49c:	4689      	mov	r9, r1
 801f49e:	4606      	mov	r6, r0
 801f4a0:	4611      	mov	r1, r2
 801f4a2:	4648      	mov	r0, r9
 801f4a4:	4614      	mov	r4, r2
 801f4a6:	f7ff ffdb 	bl	801f460 <__mcmp>
 801f4aa:	1e05      	subs	r5, r0, #0
 801f4ac:	d112      	bne.n	801f4d4 <__mdiff+0x3c>
 801f4ae:	4629      	mov	r1, r5
 801f4b0:	4630      	mov	r0, r6
 801f4b2:	f7ff fd19 	bl	801eee8 <_Balloc>
 801f4b6:	4602      	mov	r2, r0
 801f4b8:	b928      	cbnz	r0, 801f4c6 <__mdiff+0x2e>
 801f4ba:	4b3e      	ldr	r3, [pc, #248]	@ (801f5b4 <__mdiff+0x11c>)
 801f4bc:	f240 2137 	movw	r1, #567	@ 0x237
 801f4c0:	483d      	ldr	r0, [pc, #244]	@ (801f5b8 <__mdiff+0x120>)
 801f4c2:	f000 fa77 	bl	801f9b4 <__assert_func>
 801f4c6:	2301      	movs	r3, #1
 801f4c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801f4cc:	4610      	mov	r0, r2
 801f4ce:	b003      	add	sp, #12
 801f4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f4d4:	bfbc      	itt	lt
 801f4d6:	464b      	movlt	r3, r9
 801f4d8:	46a1      	movlt	r9, r4
 801f4da:	4630      	mov	r0, r6
 801f4dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801f4e0:	bfba      	itte	lt
 801f4e2:	461c      	movlt	r4, r3
 801f4e4:	2501      	movlt	r5, #1
 801f4e6:	2500      	movge	r5, #0
 801f4e8:	f7ff fcfe 	bl	801eee8 <_Balloc>
 801f4ec:	4602      	mov	r2, r0
 801f4ee:	b918      	cbnz	r0, 801f4f8 <__mdiff+0x60>
 801f4f0:	4b30      	ldr	r3, [pc, #192]	@ (801f5b4 <__mdiff+0x11c>)
 801f4f2:	f240 2145 	movw	r1, #581	@ 0x245
 801f4f6:	e7e3      	b.n	801f4c0 <__mdiff+0x28>
 801f4f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801f4fc:	6926      	ldr	r6, [r4, #16]
 801f4fe:	60c5      	str	r5, [r0, #12]
 801f500:	f109 0310 	add.w	r3, r9, #16
 801f504:	f109 0514 	add.w	r5, r9, #20
 801f508:	f104 0e14 	add.w	lr, r4, #20
 801f50c:	f100 0b14 	add.w	fp, r0, #20
 801f510:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801f514:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801f518:	9301      	str	r3, [sp, #4]
 801f51a:	46d9      	mov	r9, fp
 801f51c:	f04f 0c00 	mov.w	ip, #0
 801f520:	9b01      	ldr	r3, [sp, #4]
 801f522:	f85e 0b04 	ldr.w	r0, [lr], #4
 801f526:	f853 af04 	ldr.w	sl, [r3, #4]!
 801f52a:	9301      	str	r3, [sp, #4]
 801f52c:	b281      	uxth	r1, r0
 801f52e:	fa1f f38a 	uxth.w	r3, sl
 801f532:	1a5b      	subs	r3, r3, r1
 801f534:	0c00      	lsrs	r0, r0, #16
 801f536:	4463      	add	r3, ip
 801f538:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801f53c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801f540:	b29b      	uxth	r3, r3
 801f542:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801f546:	4576      	cmp	r6, lr
 801f548:	f849 3b04 	str.w	r3, [r9], #4
 801f54c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f550:	d8e6      	bhi.n	801f520 <__mdiff+0x88>
 801f552:	1b33      	subs	r3, r6, r4
 801f554:	3b15      	subs	r3, #21
 801f556:	f023 0303 	bic.w	r3, r3, #3
 801f55a:	3415      	adds	r4, #21
 801f55c:	3304      	adds	r3, #4
 801f55e:	42a6      	cmp	r6, r4
 801f560:	bf38      	it	cc
 801f562:	2304      	movcc	r3, #4
 801f564:	441d      	add	r5, r3
 801f566:	445b      	add	r3, fp
 801f568:	461e      	mov	r6, r3
 801f56a:	462c      	mov	r4, r5
 801f56c:	4544      	cmp	r4, r8
 801f56e:	d30e      	bcc.n	801f58e <__mdiff+0xf6>
 801f570:	f108 0103 	add.w	r1, r8, #3
 801f574:	1b49      	subs	r1, r1, r5
 801f576:	f021 0103 	bic.w	r1, r1, #3
 801f57a:	3d03      	subs	r5, #3
 801f57c:	45a8      	cmp	r8, r5
 801f57e:	bf38      	it	cc
 801f580:	2100      	movcc	r1, #0
 801f582:	440b      	add	r3, r1
 801f584:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801f588:	b191      	cbz	r1, 801f5b0 <__mdiff+0x118>
 801f58a:	6117      	str	r7, [r2, #16]
 801f58c:	e79e      	b.n	801f4cc <__mdiff+0x34>
 801f58e:	f854 1b04 	ldr.w	r1, [r4], #4
 801f592:	46e6      	mov	lr, ip
 801f594:	0c08      	lsrs	r0, r1, #16
 801f596:	fa1c fc81 	uxtah	ip, ip, r1
 801f59a:	4471      	add	r1, lr
 801f59c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801f5a0:	b289      	uxth	r1, r1
 801f5a2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801f5a6:	f846 1b04 	str.w	r1, [r6], #4
 801f5aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f5ae:	e7dd      	b.n	801f56c <__mdiff+0xd4>
 801f5b0:	3f01      	subs	r7, #1
 801f5b2:	e7e7      	b.n	801f584 <__mdiff+0xec>
 801f5b4:	08021642 	.word	0x08021642
 801f5b8:	080216ca 	.word	0x080216ca

0801f5bc <__ulp>:
 801f5bc:	4b0e      	ldr	r3, [pc, #56]	@ (801f5f8 <__ulp+0x3c>)
 801f5be:	400b      	ands	r3, r1
 801f5c0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801f5c4:	2b00      	cmp	r3, #0
 801f5c6:	dc08      	bgt.n	801f5da <__ulp+0x1e>
 801f5c8:	425b      	negs	r3, r3
 801f5ca:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801f5ce:	ea4f 5223 	mov.w	r2, r3, asr #20
 801f5d2:	da04      	bge.n	801f5de <__ulp+0x22>
 801f5d4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801f5d8:	4113      	asrs	r3, r2
 801f5da:	2200      	movs	r2, #0
 801f5dc:	e008      	b.n	801f5f0 <__ulp+0x34>
 801f5de:	f1a2 0314 	sub.w	r3, r2, #20
 801f5e2:	2b1e      	cmp	r3, #30
 801f5e4:	bfda      	itte	le
 801f5e6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801f5ea:	40da      	lsrle	r2, r3
 801f5ec:	2201      	movgt	r2, #1
 801f5ee:	2300      	movs	r3, #0
 801f5f0:	4619      	mov	r1, r3
 801f5f2:	4610      	mov	r0, r2
 801f5f4:	4770      	bx	lr
 801f5f6:	bf00      	nop
 801f5f8:	7ff00000 	.word	0x7ff00000

0801f5fc <__b2d>:
 801f5fc:	6902      	ldr	r2, [r0, #16]
 801f5fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f600:	f100 0614 	add.w	r6, r0, #20
 801f604:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 801f608:	4f20      	ldr	r7, [pc, #128]	@ (801f68c <__b2d+0x90>)
 801f60a:	f852 4c04 	ldr.w	r4, [r2, #-4]
 801f60e:	4620      	mov	r0, r4
 801f610:	f7ff fd5c 	bl	801f0cc <__hi0bits>
 801f614:	4603      	mov	r3, r0
 801f616:	2b0a      	cmp	r3, #10
 801f618:	f1c0 0020 	rsb	r0, r0, #32
 801f61c:	f1a2 0504 	sub.w	r5, r2, #4
 801f620:	6008      	str	r0, [r1, #0]
 801f622:	dc13      	bgt.n	801f64c <__b2d+0x50>
 801f624:	42ae      	cmp	r6, r5
 801f626:	bf38      	it	cc
 801f628:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801f62c:	f1c3 0c0b 	rsb	ip, r3, #11
 801f630:	bf28      	it	cs
 801f632:	2200      	movcs	r2, #0
 801f634:	3315      	adds	r3, #21
 801f636:	fa24 fe0c 	lsr.w	lr, r4, ip
 801f63a:	fa04 f303 	lsl.w	r3, r4, r3
 801f63e:	fa22 f20c 	lsr.w	r2, r2, ip
 801f642:	ea4e 0107 	orr.w	r1, lr, r7
 801f646:	431a      	orrs	r2, r3
 801f648:	4610      	mov	r0, r2
 801f64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f64c:	42ae      	cmp	r6, r5
 801f64e:	bf36      	itet	cc
 801f650:	f1a2 0508 	subcc.w	r5, r2, #8
 801f654:	2200      	movcs	r2, #0
 801f656:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801f65a:	3b0b      	subs	r3, #11
 801f65c:	d012      	beq.n	801f684 <__b2d+0x88>
 801f65e:	f1c3 0720 	rsb	r7, r3, #32
 801f662:	fa22 f107 	lsr.w	r1, r2, r7
 801f666:	409c      	lsls	r4, r3
 801f668:	430c      	orrs	r4, r1
 801f66a:	42b5      	cmp	r5, r6
 801f66c:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 801f670:	bf8c      	ite	hi
 801f672:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 801f676:	2400      	movls	r4, #0
 801f678:	409a      	lsls	r2, r3
 801f67a:	40fc      	lsrs	r4, r7
 801f67c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801f680:	4322      	orrs	r2, r4
 801f682:	e7e1      	b.n	801f648 <__b2d+0x4c>
 801f684:	ea44 0107 	orr.w	r1, r4, r7
 801f688:	e7de      	b.n	801f648 <__b2d+0x4c>
 801f68a:	bf00      	nop
 801f68c:	3ff00000 	.word	0x3ff00000

0801f690 <__d2b>:
 801f690:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 801f694:	2101      	movs	r1, #1
 801f696:	9e08      	ldr	r6, [sp, #32]
 801f698:	4690      	mov	r8, r2
 801f69a:	4699      	mov	r9, r3
 801f69c:	f7ff fc24 	bl	801eee8 <_Balloc>
 801f6a0:	4604      	mov	r4, r0
 801f6a2:	b930      	cbnz	r0, 801f6b2 <__d2b+0x22>
 801f6a4:	4602      	mov	r2, r0
 801f6a6:	4b24      	ldr	r3, [pc, #144]	@ (801f738 <__d2b+0xa8>)
 801f6a8:	4824      	ldr	r0, [pc, #144]	@ (801f73c <__d2b+0xac>)
 801f6aa:	f240 310f 	movw	r1, #783	@ 0x30f
 801f6ae:	f000 f981 	bl	801f9b4 <__assert_func>
 801f6b2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801f6b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801f6ba:	b10d      	cbz	r5, 801f6c0 <__d2b+0x30>
 801f6bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801f6c0:	9301      	str	r3, [sp, #4]
 801f6c2:	f1b8 0300 	subs.w	r3, r8, #0
 801f6c6:	d024      	beq.n	801f712 <__d2b+0x82>
 801f6c8:	4668      	mov	r0, sp
 801f6ca:	9300      	str	r3, [sp, #0]
 801f6cc:	f7ff fd1d 	bl	801f10a <__lo0bits>
 801f6d0:	e9dd 1200 	ldrd	r1, r2, [sp]
 801f6d4:	b1d8      	cbz	r0, 801f70e <__d2b+0x7e>
 801f6d6:	f1c0 0320 	rsb	r3, r0, #32
 801f6da:	fa02 f303 	lsl.w	r3, r2, r3
 801f6de:	430b      	orrs	r3, r1
 801f6e0:	40c2      	lsrs	r2, r0
 801f6e2:	6163      	str	r3, [r4, #20]
 801f6e4:	9201      	str	r2, [sp, #4]
 801f6e6:	9b01      	ldr	r3, [sp, #4]
 801f6e8:	61a3      	str	r3, [r4, #24]
 801f6ea:	2b00      	cmp	r3, #0
 801f6ec:	bf0c      	ite	eq
 801f6ee:	2201      	moveq	r2, #1
 801f6f0:	2202      	movne	r2, #2
 801f6f2:	6122      	str	r2, [r4, #16]
 801f6f4:	b1ad      	cbz	r5, 801f722 <__d2b+0x92>
 801f6f6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801f6fa:	4405      	add	r5, r0
 801f6fc:	6035      	str	r5, [r6, #0]
 801f6fe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801f702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f704:	6018      	str	r0, [r3, #0]
 801f706:	4620      	mov	r0, r4
 801f708:	b002      	add	sp, #8
 801f70a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 801f70e:	6161      	str	r1, [r4, #20]
 801f710:	e7e9      	b.n	801f6e6 <__d2b+0x56>
 801f712:	a801      	add	r0, sp, #4
 801f714:	f7ff fcf9 	bl	801f10a <__lo0bits>
 801f718:	9b01      	ldr	r3, [sp, #4]
 801f71a:	6163      	str	r3, [r4, #20]
 801f71c:	3020      	adds	r0, #32
 801f71e:	2201      	movs	r2, #1
 801f720:	e7e7      	b.n	801f6f2 <__d2b+0x62>
 801f722:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801f726:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801f72a:	6030      	str	r0, [r6, #0]
 801f72c:	6918      	ldr	r0, [r3, #16]
 801f72e:	f7ff fccd 	bl	801f0cc <__hi0bits>
 801f732:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801f736:	e7e4      	b.n	801f702 <__d2b+0x72>
 801f738:	08021642 	.word	0x08021642
 801f73c:	080216ca 	.word	0x080216ca

0801f740 <__ratio>:
 801f740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f744:	b085      	sub	sp, #20
 801f746:	e9cd 1000 	strd	r1, r0, [sp]
 801f74a:	a902      	add	r1, sp, #8
 801f74c:	f7ff ff56 	bl	801f5fc <__b2d>
 801f750:	468b      	mov	fp, r1
 801f752:	4606      	mov	r6, r0
 801f754:	460f      	mov	r7, r1
 801f756:	9800      	ldr	r0, [sp, #0]
 801f758:	a903      	add	r1, sp, #12
 801f75a:	f7ff ff4f 	bl	801f5fc <__b2d>
 801f75e:	9b01      	ldr	r3, [sp, #4]
 801f760:	4689      	mov	r9, r1
 801f762:	460d      	mov	r5, r1
 801f764:	6919      	ldr	r1, [r3, #16]
 801f766:	9b00      	ldr	r3, [sp, #0]
 801f768:	691b      	ldr	r3, [r3, #16]
 801f76a:	1ac9      	subs	r1, r1, r3
 801f76c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801f770:	1a9b      	subs	r3, r3, r2
 801f772:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801f776:	2b00      	cmp	r3, #0
 801f778:	bfcd      	iteet	gt
 801f77a:	463a      	movgt	r2, r7
 801f77c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801f780:	462a      	movle	r2, r5
 801f782:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801f786:	bfd8      	it	le
 801f788:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801f78c:	4604      	mov	r4, r0
 801f78e:	4622      	mov	r2, r4
 801f790:	464b      	mov	r3, r9
 801f792:	4630      	mov	r0, r6
 801f794:	4659      	mov	r1, fp
 801f796:	f7e1 f831 	bl	80007fc <__aeabi_ddiv>
 801f79a:	b005      	add	sp, #20
 801f79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f7a0 <__copybits>:
 801f7a0:	3901      	subs	r1, #1
 801f7a2:	b570      	push	{r4, r5, r6, lr}
 801f7a4:	1149      	asrs	r1, r1, #5
 801f7a6:	6914      	ldr	r4, [r2, #16]
 801f7a8:	3101      	adds	r1, #1
 801f7aa:	f102 0314 	add.w	r3, r2, #20
 801f7ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801f7b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801f7b6:	1f05      	subs	r5, r0, #4
 801f7b8:	42a3      	cmp	r3, r4
 801f7ba:	d30c      	bcc.n	801f7d6 <__copybits+0x36>
 801f7bc:	1aa3      	subs	r3, r4, r2
 801f7be:	3b11      	subs	r3, #17
 801f7c0:	f023 0303 	bic.w	r3, r3, #3
 801f7c4:	3211      	adds	r2, #17
 801f7c6:	42a2      	cmp	r2, r4
 801f7c8:	bf88      	it	hi
 801f7ca:	2300      	movhi	r3, #0
 801f7cc:	4418      	add	r0, r3
 801f7ce:	2300      	movs	r3, #0
 801f7d0:	4288      	cmp	r0, r1
 801f7d2:	d305      	bcc.n	801f7e0 <__copybits+0x40>
 801f7d4:	bd70      	pop	{r4, r5, r6, pc}
 801f7d6:	f853 6b04 	ldr.w	r6, [r3], #4
 801f7da:	f845 6f04 	str.w	r6, [r5, #4]!
 801f7de:	e7eb      	b.n	801f7b8 <__copybits+0x18>
 801f7e0:	f840 3b04 	str.w	r3, [r0], #4
 801f7e4:	e7f4      	b.n	801f7d0 <__copybits+0x30>

0801f7e6 <__any_on>:
 801f7e6:	f100 0214 	add.w	r2, r0, #20
 801f7ea:	6900      	ldr	r0, [r0, #16]
 801f7ec:	114b      	asrs	r3, r1, #5
 801f7ee:	4298      	cmp	r0, r3
 801f7f0:	b510      	push	{r4, lr}
 801f7f2:	db11      	blt.n	801f818 <__any_on+0x32>
 801f7f4:	dd0a      	ble.n	801f80c <__any_on+0x26>
 801f7f6:	f011 011f 	ands.w	r1, r1, #31
 801f7fa:	d007      	beq.n	801f80c <__any_on+0x26>
 801f7fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801f800:	fa24 f001 	lsr.w	r0, r4, r1
 801f804:	fa00 f101 	lsl.w	r1, r0, r1
 801f808:	428c      	cmp	r4, r1
 801f80a:	d10b      	bne.n	801f824 <__any_on+0x3e>
 801f80c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801f810:	4293      	cmp	r3, r2
 801f812:	d803      	bhi.n	801f81c <__any_on+0x36>
 801f814:	2000      	movs	r0, #0
 801f816:	bd10      	pop	{r4, pc}
 801f818:	4603      	mov	r3, r0
 801f81a:	e7f7      	b.n	801f80c <__any_on+0x26>
 801f81c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801f820:	2900      	cmp	r1, #0
 801f822:	d0f5      	beq.n	801f810 <__any_on+0x2a>
 801f824:	2001      	movs	r0, #1
 801f826:	e7f6      	b.n	801f816 <__any_on+0x30>

0801f828 <__ascii_wctomb>:
 801f828:	4603      	mov	r3, r0
 801f82a:	4608      	mov	r0, r1
 801f82c:	b141      	cbz	r1, 801f840 <__ascii_wctomb+0x18>
 801f82e:	2aff      	cmp	r2, #255	@ 0xff
 801f830:	d904      	bls.n	801f83c <__ascii_wctomb+0x14>
 801f832:	228a      	movs	r2, #138	@ 0x8a
 801f834:	601a      	str	r2, [r3, #0]
 801f836:	f04f 30ff 	mov.w	r0, #4294967295
 801f83a:	4770      	bx	lr
 801f83c:	700a      	strb	r2, [r1, #0]
 801f83e:	2001      	movs	r0, #1
 801f840:	4770      	bx	lr
	...

0801f844 <__sflush_r>:
 801f844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f84a:	0716      	lsls	r6, r2, #28
 801f84c:	4605      	mov	r5, r0
 801f84e:	460c      	mov	r4, r1
 801f850:	d454      	bmi.n	801f8fc <__sflush_r+0xb8>
 801f852:	684b      	ldr	r3, [r1, #4]
 801f854:	2b00      	cmp	r3, #0
 801f856:	dc02      	bgt.n	801f85e <__sflush_r+0x1a>
 801f858:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801f85a:	2b00      	cmp	r3, #0
 801f85c:	dd48      	ble.n	801f8f0 <__sflush_r+0xac>
 801f85e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f860:	2e00      	cmp	r6, #0
 801f862:	d045      	beq.n	801f8f0 <__sflush_r+0xac>
 801f864:	2300      	movs	r3, #0
 801f866:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801f86a:	682f      	ldr	r7, [r5, #0]
 801f86c:	6a21      	ldr	r1, [r4, #32]
 801f86e:	602b      	str	r3, [r5, #0]
 801f870:	d030      	beq.n	801f8d4 <__sflush_r+0x90>
 801f872:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801f874:	89a3      	ldrh	r3, [r4, #12]
 801f876:	0759      	lsls	r1, r3, #29
 801f878:	d505      	bpl.n	801f886 <__sflush_r+0x42>
 801f87a:	6863      	ldr	r3, [r4, #4]
 801f87c:	1ad2      	subs	r2, r2, r3
 801f87e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f880:	b10b      	cbz	r3, 801f886 <__sflush_r+0x42>
 801f882:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f884:	1ad2      	subs	r2, r2, r3
 801f886:	2300      	movs	r3, #0
 801f888:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f88a:	6a21      	ldr	r1, [r4, #32]
 801f88c:	4628      	mov	r0, r5
 801f88e:	47b0      	blx	r6
 801f890:	1c43      	adds	r3, r0, #1
 801f892:	89a3      	ldrh	r3, [r4, #12]
 801f894:	d106      	bne.n	801f8a4 <__sflush_r+0x60>
 801f896:	6829      	ldr	r1, [r5, #0]
 801f898:	291d      	cmp	r1, #29
 801f89a:	d82b      	bhi.n	801f8f4 <__sflush_r+0xb0>
 801f89c:	4a28      	ldr	r2, [pc, #160]	@ (801f940 <__sflush_r+0xfc>)
 801f89e:	40ca      	lsrs	r2, r1
 801f8a0:	07d6      	lsls	r6, r2, #31
 801f8a2:	d527      	bpl.n	801f8f4 <__sflush_r+0xb0>
 801f8a4:	2200      	movs	r2, #0
 801f8a6:	6062      	str	r2, [r4, #4]
 801f8a8:	04d9      	lsls	r1, r3, #19
 801f8aa:	6922      	ldr	r2, [r4, #16]
 801f8ac:	6022      	str	r2, [r4, #0]
 801f8ae:	d504      	bpl.n	801f8ba <__sflush_r+0x76>
 801f8b0:	1c42      	adds	r2, r0, #1
 801f8b2:	d101      	bne.n	801f8b8 <__sflush_r+0x74>
 801f8b4:	682b      	ldr	r3, [r5, #0]
 801f8b6:	b903      	cbnz	r3, 801f8ba <__sflush_r+0x76>
 801f8b8:	6560      	str	r0, [r4, #84]	@ 0x54
 801f8ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f8bc:	602f      	str	r7, [r5, #0]
 801f8be:	b1b9      	cbz	r1, 801f8f0 <__sflush_r+0xac>
 801f8c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f8c4:	4299      	cmp	r1, r3
 801f8c6:	d002      	beq.n	801f8ce <__sflush_r+0x8a>
 801f8c8:	4628      	mov	r0, r5
 801f8ca:	f7fe fec9 	bl	801e660 <_free_r>
 801f8ce:	2300      	movs	r3, #0
 801f8d0:	6363      	str	r3, [r4, #52]	@ 0x34
 801f8d2:	e00d      	b.n	801f8f0 <__sflush_r+0xac>
 801f8d4:	2301      	movs	r3, #1
 801f8d6:	4628      	mov	r0, r5
 801f8d8:	47b0      	blx	r6
 801f8da:	4602      	mov	r2, r0
 801f8dc:	1c50      	adds	r0, r2, #1
 801f8de:	d1c9      	bne.n	801f874 <__sflush_r+0x30>
 801f8e0:	682b      	ldr	r3, [r5, #0]
 801f8e2:	2b00      	cmp	r3, #0
 801f8e4:	d0c6      	beq.n	801f874 <__sflush_r+0x30>
 801f8e6:	2b1d      	cmp	r3, #29
 801f8e8:	d001      	beq.n	801f8ee <__sflush_r+0xaa>
 801f8ea:	2b16      	cmp	r3, #22
 801f8ec:	d11d      	bne.n	801f92a <__sflush_r+0xe6>
 801f8ee:	602f      	str	r7, [r5, #0]
 801f8f0:	2000      	movs	r0, #0
 801f8f2:	e021      	b.n	801f938 <__sflush_r+0xf4>
 801f8f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f8f8:	b21b      	sxth	r3, r3
 801f8fa:	e01a      	b.n	801f932 <__sflush_r+0xee>
 801f8fc:	690f      	ldr	r7, [r1, #16]
 801f8fe:	2f00      	cmp	r7, #0
 801f900:	d0f6      	beq.n	801f8f0 <__sflush_r+0xac>
 801f902:	0793      	lsls	r3, r2, #30
 801f904:	680e      	ldr	r6, [r1, #0]
 801f906:	bf08      	it	eq
 801f908:	694b      	ldreq	r3, [r1, #20]
 801f90a:	600f      	str	r7, [r1, #0]
 801f90c:	bf18      	it	ne
 801f90e:	2300      	movne	r3, #0
 801f910:	1bf6      	subs	r6, r6, r7
 801f912:	608b      	str	r3, [r1, #8]
 801f914:	2e00      	cmp	r6, #0
 801f916:	ddeb      	ble.n	801f8f0 <__sflush_r+0xac>
 801f918:	6a21      	ldr	r1, [r4, #32]
 801f91a:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 801f91e:	4633      	mov	r3, r6
 801f920:	463a      	mov	r2, r7
 801f922:	4628      	mov	r0, r5
 801f924:	47e0      	blx	ip
 801f926:	2800      	cmp	r0, #0
 801f928:	dc07      	bgt.n	801f93a <__sflush_r+0xf6>
 801f92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f92e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f932:	81a3      	strh	r3, [r4, #12]
 801f934:	f04f 30ff 	mov.w	r0, #4294967295
 801f938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f93a:	4407      	add	r7, r0
 801f93c:	1a36      	subs	r6, r6, r0
 801f93e:	e7e9      	b.n	801f914 <__sflush_r+0xd0>
 801f940:	20400001 	.word	0x20400001

0801f944 <_fflush_r>:
 801f944:	b538      	push	{r3, r4, r5, lr}
 801f946:	690b      	ldr	r3, [r1, #16]
 801f948:	4605      	mov	r5, r0
 801f94a:	460c      	mov	r4, r1
 801f94c:	b913      	cbnz	r3, 801f954 <_fflush_r+0x10>
 801f94e:	2500      	movs	r5, #0
 801f950:	4628      	mov	r0, r5
 801f952:	bd38      	pop	{r3, r4, r5, pc}
 801f954:	b118      	cbz	r0, 801f95e <_fflush_r+0x1a>
 801f956:	6a03      	ldr	r3, [r0, #32]
 801f958:	b90b      	cbnz	r3, 801f95e <_fflush_r+0x1a>
 801f95a:	f7fe fd3d 	bl	801e3d8 <__sinit>
 801f95e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f962:	2b00      	cmp	r3, #0
 801f964:	d0f3      	beq.n	801f94e <_fflush_r+0xa>
 801f966:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801f968:	07d0      	lsls	r0, r2, #31
 801f96a:	d404      	bmi.n	801f976 <_fflush_r+0x32>
 801f96c:	0599      	lsls	r1, r3, #22
 801f96e:	d402      	bmi.n	801f976 <_fflush_r+0x32>
 801f970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f972:	f7fe fe5e 	bl	801e632 <__retarget_lock_acquire_recursive>
 801f976:	4628      	mov	r0, r5
 801f978:	4621      	mov	r1, r4
 801f97a:	f7ff ff63 	bl	801f844 <__sflush_r>
 801f97e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f980:	07da      	lsls	r2, r3, #31
 801f982:	4605      	mov	r5, r0
 801f984:	d4e4      	bmi.n	801f950 <_fflush_r+0xc>
 801f986:	89a3      	ldrh	r3, [r4, #12]
 801f988:	059b      	lsls	r3, r3, #22
 801f98a:	d4e1      	bmi.n	801f950 <_fflush_r+0xc>
 801f98c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f98e:	f7fe fe51 	bl	801e634 <__retarget_lock_release_recursive>
 801f992:	e7dd      	b.n	801f950 <_fflush_r+0xc>

0801f994 <_sbrk_r>:
 801f994:	b538      	push	{r3, r4, r5, lr}
 801f996:	4d06      	ldr	r5, [pc, #24]	@ (801f9b0 <_sbrk_r+0x1c>)
 801f998:	2300      	movs	r3, #0
 801f99a:	4604      	mov	r4, r0
 801f99c:	4608      	mov	r0, r1
 801f99e:	602b      	str	r3, [r5, #0]
 801f9a0:	f7e2 ff88 	bl	80028b4 <_sbrk>
 801f9a4:	1c43      	adds	r3, r0, #1
 801f9a6:	d102      	bne.n	801f9ae <_sbrk_r+0x1a>
 801f9a8:	682b      	ldr	r3, [r5, #0]
 801f9aa:	b103      	cbz	r3, 801f9ae <_sbrk_r+0x1a>
 801f9ac:	6023      	str	r3, [r4, #0]
 801f9ae:	bd38      	pop	{r3, r4, r5, pc}
 801f9b0:	200028d0 	.word	0x200028d0

0801f9b4 <__assert_func>:
 801f9b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801f9b6:	4614      	mov	r4, r2
 801f9b8:	461a      	mov	r2, r3
 801f9ba:	4b09      	ldr	r3, [pc, #36]	@ (801f9e0 <__assert_func+0x2c>)
 801f9bc:	681b      	ldr	r3, [r3, #0]
 801f9be:	4605      	mov	r5, r0
 801f9c0:	68d8      	ldr	r0, [r3, #12]
 801f9c2:	b14c      	cbz	r4, 801f9d8 <__assert_func+0x24>
 801f9c4:	4b07      	ldr	r3, [pc, #28]	@ (801f9e4 <__assert_func+0x30>)
 801f9c6:	9100      	str	r1, [sp, #0]
 801f9c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801f9cc:	4906      	ldr	r1, [pc, #24]	@ (801f9e8 <__assert_func+0x34>)
 801f9ce:	462b      	mov	r3, r5
 801f9d0:	f000 f82a 	bl	801fa28 <fiprintf>
 801f9d4:	f000 f83a 	bl	801fa4c <abort>
 801f9d8:	4b04      	ldr	r3, [pc, #16]	@ (801f9ec <__assert_func+0x38>)
 801f9da:	461c      	mov	r4, r3
 801f9dc:	e7f3      	b.n	801f9c6 <__assert_func+0x12>
 801f9de:	bf00      	nop
 801f9e0:	200002d4 	.word	0x200002d4
 801f9e4:	08021723 	.word	0x08021723
 801f9e8:	08021730 	.word	0x08021730
 801f9ec:	0802175e 	.word	0x0802175e

0801f9f0 <_calloc_r>:
 801f9f0:	b570      	push	{r4, r5, r6, lr}
 801f9f2:	fba1 5402 	umull	r5, r4, r1, r2
 801f9f6:	b934      	cbnz	r4, 801fa06 <_calloc_r+0x16>
 801f9f8:	4629      	mov	r1, r5
 801f9fa:	f7ff f9d7 	bl	801edac <_malloc_r>
 801f9fe:	4606      	mov	r6, r0
 801fa00:	b928      	cbnz	r0, 801fa0e <_calloc_r+0x1e>
 801fa02:	4630      	mov	r0, r6
 801fa04:	bd70      	pop	{r4, r5, r6, pc}
 801fa06:	220c      	movs	r2, #12
 801fa08:	6002      	str	r2, [r0, #0]
 801fa0a:	2600      	movs	r6, #0
 801fa0c:	e7f9      	b.n	801fa02 <_calloc_r+0x12>
 801fa0e:	462a      	mov	r2, r5
 801fa10:	4621      	mov	r1, r4
 801fa12:	f7fe fd5a 	bl	801e4ca <memset>
 801fa16:	e7f4      	b.n	801fa02 <_calloc_r+0x12>

0801fa18 <malloc>:
 801fa18:	4b02      	ldr	r3, [pc, #8]	@ (801fa24 <malloc+0xc>)
 801fa1a:	4601      	mov	r1, r0
 801fa1c:	6818      	ldr	r0, [r3, #0]
 801fa1e:	f7ff b9c5 	b.w	801edac <_malloc_r>
 801fa22:	bf00      	nop
 801fa24:	200002d4 	.word	0x200002d4

0801fa28 <fiprintf>:
 801fa28:	b40e      	push	{r1, r2, r3}
 801fa2a:	b503      	push	{r0, r1, lr}
 801fa2c:	4601      	mov	r1, r0
 801fa2e:	ab03      	add	r3, sp, #12
 801fa30:	4805      	ldr	r0, [pc, #20]	@ (801fa48 <fiprintf+0x20>)
 801fa32:	f853 2b04 	ldr.w	r2, [r3], #4
 801fa36:	6800      	ldr	r0, [r0, #0]
 801fa38:	9301      	str	r3, [sp, #4]
 801fa3a:	f000 f835 	bl	801faa8 <_vfiprintf_r>
 801fa3e:	b002      	add	sp, #8
 801fa40:	f85d eb04 	ldr.w	lr, [sp], #4
 801fa44:	b003      	add	sp, #12
 801fa46:	4770      	bx	lr
 801fa48:	200002d4 	.word	0x200002d4

0801fa4c <abort>:
 801fa4c:	b508      	push	{r3, lr}
 801fa4e:	2006      	movs	r0, #6
 801fa50:	f000 fb8a 	bl	8020168 <raise>
 801fa54:	2001      	movs	r0, #1
 801fa56:	f7e2 feb9 	bl	80027cc <_exit>

0801fa5a <__sfputc_r>:
 801fa5a:	6893      	ldr	r3, [r2, #8]
 801fa5c:	3b01      	subs	r3, #1
 801fa5e:	2b00      	cmp	r3, #0
 801fa60:	b410      	push	{r4}
 801fa62:	6093      	str	r3, [r2, #8]
 801fa64:	da07      	bge.n	801fa76 <__sfputc_r+0x1c>
 801fa66:	6994      	ldr	r4, [r2, #24]
 801fa68:	42a3      	cmp	r3, r4
 801fa6a:	db01      	blt.n	801fa70 <__sfputc_r+0x16>
 801fa6c:	290a      	cmp	r1, #10
 801fa6e:	d102      	bne.n	801fa76 <__sfputc_r+0x1c>
 801fa70:	bc10      	pop	{r4}
 801fa72:	f000 babd 	b.w	801fff0 <__swbuf_r>
 801fa76:	6813      	ldr	r3, [r2, #0]
 801fa78:	1c58      	adds	r0, r3, #1
 801fa7a:	6010      	str	r0, [r2, #0]
 801fa7c:	7019      	strb	r1, [r3, #0]
 801fa7e:	4608      	mov	r0, r1
 801fa80:	bc10      	pop	{r4}
 801fa82:	4770      	bx	lr

0801fa84 <__sfputs_r>:
 801fa84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fa86:	4606      	mov	r6, r0
 801fa88:	460f      	mov	r7, r1
 801fa8a:	4614      	mov	r4, r2
 801fa8c:	18d5      	adds	r5, r2, r3
 801fa8e:	42ac      	cmp	r4, r5
 801fa90:	d101      	bne.n	801fa96 <__sfputs_r+0x12>
 801fa92:	2000      	movs	r0, #0
 801fa94:	e007      	b.n	801faa6 <__sfputs_r+0x22>
 801fa96:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fa9a:	463a      	mov	r2, r7
 801fa9c:	4630      	mov	r0, r6
 801fa9e:	f7ff ffdc 	bl	801fa5a <__sfputc_r>
 801faa2:	1c43      	adds	r3, r0, #1
 801faa4:	d1f3      	bne.n	801fa8e <__sfputs_r+0xa>
 801faa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801faa8 <_vfiprintf_r>:
 801faa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801faac:	460d      	mov	r5, r1
 801faae:	b09d      	sub	sp, #116	@ 0x74
 801fab0:	4614      	mov	r4, r2
 801fab2:	4698      	mov	r8, r3
 801fab4:	4606      	mov	r6, r0
 801fab6:	b118      	cbz	r0, 801fac0 <_vfiprintf_r+0x18>
 801fab8:	6a03      	ldr	r3, [r0, #32]
 801faba:	b90b      	cbnz	r3, 801fac0 <_vfiprintf_r+0x18>
 801fabc:	f7fe fc8c 	bl	801e3d8 <__sinit>
 801fac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fac2:	07d9      	lsls	r1, r3, #31
 801fac4:	d405      	bmi.n	801fad2 <_vfiprintf_r+0x2a>
 801fac6:	89ab      	ldrh	r3, [r5, #12]
 801fac8:	059a      	lsls	r2, r3, #22
 801faca:	d402      	bmi.n	801fad2 <_vfiprintf_r+0x2a>
 801facc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801face:	f7fe fdb0 	bl	801e632 <__retarget_lock_acquire_recursive>
 801fad2:	89ab      	ldrh	r3, [r5, #12]
 801fad4:	071b      	lsls	r3, r3, #28
 801fad6:	d501      	bpl.n	801fadc <_vfiprintf_r+0x34>
 801fad8:	692b      	ldr	r3, [r5, #16]
 801fada:	b99b      	cbnz	r3, 801fb04 <_vfiprintf_r+0x5c>
 801fadc:	4629      	mov	r1, r5
 801fade:	4630      	mov	r0, r6
 801fae0:	f000 fac4 	bl	802006c <__swsetup_r>
 801fae4:	b170      	cbz	r0, 801fb04 <_vfiprintf_r+0x5c>
 801fae6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fae8:	07dc      	lsls	r4, r3, #31
 801faea:	d504      	bpl.n	801faf6 <_vfiprintf_r+0x4e>
 801faec:	f04f 30ff 	mov.w	r0, #4294967295
 801faf0:	b01d      	add	sp, #116	@ 0x74
 801faf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801faf6:	89ab      	ldrh	r3, [r5, #12]
 801faf8:	0598      	lsls	r0, r3, #22
 801fafa:	d4f7      	bmi.n	801faec <_vfiprintf_r+0x44>
 801fafc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fafe:	f7fe fd99 	bl	801e634 <__retarget_lock_release_recursive>
 801fb02:	e7f3      	b.n	801faec <_vfiprintf_r+0x44>
 801fb04:	2300      	movs	r3, #0
 801fb06:	9309      	str	r3, [sp, #36]	@ 0x24
 801fb08:	2320      	movs	r3, #32
 801fb0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801fb0e:	f8cd 800c 	str.w	r8, [sp, #12]
 801fb12:	2330      	movs	r3, #48	@ 0x30
 801fb14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801fcc4 <_vfiprintf_r+0x21c>
 801fb18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fb1c:	f04f 0901 	mov.w	r9, #1
 801fb20:	4623      	mov	r3, r4
 801fb22:	469a      	mov	sl, r3
 801fb24:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fb28:	b10a      	cbz	r2, 801fb2e <_vfiprintf_r+0x86>
 801fb2a:	2a25      	cmp	r2, #37	@ 0x25
 801fb2c:	d1f9      	bne.n	801fb22 <_vfiprintf_r+0x7a>
 801fb2e:	ebba 0b04 	subs.w	fp, sl, r4
 801fb32:	d00b      	beq.n	801fb4c <_vfiprintf_r+0xa4>
 801fb34:	465b      	mov	r3, fp
 801fb36:	4622      	mov	r2, r4
 801fb38:	4629      	mov	r1, r5
 801fb3a:	4630      	mov	r0, r6
 801fb3c:	f7ff ffa2 	bl	801fa84 <__sfputs_r>
 801fb40:	3001      	adds	r0, #1
 801fb42:	f000 80a7 	beq.w	801fc94 <_vfiprintf_r+0x1ec>
 801fb46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fb48:	445a      	add	r2, fp
 801fb4a:	9209      	str	r2, [sp, #36]	@ 0x24
 801fb4c:	f89a 3000 	ldrb.w	r3, [sl]
 801fb50:	2b00      	cmp	r3, #0
 801fb52:	f000 809f 	beq.w	801fc94 <_vfiprintf_r+0x1ec>
 801fb56:	2300      	movs	r3, #0
 801fb58:	f04f 32ff 	mov.w	r2, #4294967295
 801fb5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fb60:	f10a 0a01 	add.w	sl, sl, #1
 801fb64:	9304      	str	r3, [sp, #16]
 801fb66:	9307      	str	r3, [sp, #28]
 801fb68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801fb6c:	931a      	str	r3, [sp, #104]	@ 0x68
 801fb6e:	4654      	mov	r4, sl
 801fb70:	2205      	movs	r2, #5
 801fb72:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fb76:	4853      	ldr	r0, [pc, #332]	@ (801fcc4 <_vfiprintf_r+0x21c>)
 801fb78:	f7e0 fb0a 	bl	8000190 <memchr>
 801fb7c:	9a04      	ldr	r2, [sp, #16]
 801fb7e:	b9d8      	cbnz	r0, 801fbb8 <_vfiprintf_r+0x110>
 801fb80:	06d1      	lsls	r1, r2, #27
 801fb82:	bf44      	itt	mi
 801fb84:	2320      	movmi	r3, #32
 801fb86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fb8a:	0713      	lsls	r3, r2, #28
 801fb8c:	bf44      	itt	mi
 801fb8e:	232b      	movmi	r3, #43	@ 0x2b
 801fb90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fb94:	f89a 3000 	ldrb.w	r3, [sl]
 801fb98:	2b2a      	cmp	r3, #42	@ 0x2a
 801fb9a:	d015      	beq.n	801fbc8 <_vfiprintf_r+0x120>
 801fb9c:	9a07      	ldr	r2, [sp, #28]
 801fb9e:	4654      	mov	r4, sl
 801fba0:	2000      	movs	r0, #0
 801fba2:	f04f 0c0a 	mov.w	ip, #10
 801fba6:	4621      	mov	r1, r4
 801fba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801fbac:	3b30      	subs	r3, #48	@ 0x30
 801fbae:	2b09      	cmp	r3, #9
 801fbb0:	d94b      	bls.n	801fc4a <_vfiprintf_r+0x1a2>
 801fbb2:	b1b0      	cbz	r0, 801fbe2 <_vfiprintf_r+0x13a>
 801fbb4:	9207      	str	r2, [sp, #28]
 801fbb6:	e014      	b.n	801fbe2 <_vfiprintf_r+0x13a>
 801fbb8:	eba0 0308 	sub.w	r3, r0, r8
 801fbbc:	fa09 f303 	lsl.w	r3, r9, r3
 801fbc0:	4313      	orrs	r3, r2
 801fbc2:	9304      	str	r3, [sp, #16]
 801fbc4:	46a2      	mov	sl, r4
 801fbc6:	e7d2      	b.n	801fb6e <_vfiprintf_r+0xc6>
 801fbc8:	9b03      	ldr	r3, [sp, #12]
 801fbca:	1d19      	adds	r1, r3, #4
 801fbcc:	681b      	ldr	r3, [r3, #0]
 801fbce:	9103      	str	r1, [sp, #12]
 801fbd0:	2b00      	cmp	r3, #0
 801fbd2:	bfbb      	ittet	lt
 801fbd4:	425b      	neglt	r3, r3
 801fbd6:	f042 0202 	orrlt.w	r2, r2, #2
 801fbda:	9307      	strge	r3, [sp, #28]
 801fbdc:	9307      	strlt	r3, [sp, #28]
 801fbde:	bfb8      	it	lt
 801fbe0:	9204      	strlt	r2, [sp, #16]
 801fbe2:	7823      	ldrb	r3, [r4, #0]
 801fbe4:	2b2e      	cmp	r3, #46	@ 0x2e
 801fbe6:	d10a      	bne.n	801fbfe <_vfiprintf_r+0x156>
 801fbe8:	7863      	ldrb	r3, [r4, #1]
 801fbea:	2b2a      	cmp	r3, #42	@ 0x2a
 801fbec:	d132      	bne.n	801fc54 <_vfiprintf_r+0x1ac>
 801fbee:	9b03      	ldr	r3, [sp, #12]
 801fbf0:	1d1a      	adds	r2, r3, #4
 801fbf2:	681b      	ldr	r3, [r3, #0]
 801fbf4:	9203      	str	r2, [sp, #12]
 801fbf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801fbfa:	3402      	adds	r4, #2
 801fbfc:	9305      	str	r3, [sp, #20]
 801fbfe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 801fcc8 <_vfiprintf_r+0x220>
 801fc02:	7821      	ldrb	r1, [r4, #0]
 801fc04:	2203      	movs	r2, #3
 801fc06:	4650      	mov	r0, sl
 801fc08:	f7e0 fac2 	bl	8000190 <memchr>
 801fc0c:	b138      	cbz	r0, 801fc1e <_vfiprintf_r+0x176>
 801fc0e:	9b04      	ldr	r3, [sp, #16]
 801fc10:	eba0 000a 	sub.w	r0, r0, sl
 801fc14:	2240      	movs	r2, #64	@ 0x40
 801fc16:	4082      	lsls	r2, r0
 801fc18:	4313      	orrs	r3, r2
 801fc1a:	3401      	adds	r4, #1
 801fc1c:	9304      	str	r3, [sp, #16]
 801fc1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fc22:	482a      	ldr	r0, [pc, #168]	@ (801fccc <_vfiprintf_r+0x224>)
 801fc24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801fc28:	2206      	movs	r2, #6
 801fc2a:	f7e0 fab1 	bl	8000190 <memchr>
 801fc2e:	2800      	cmp	r0, #0
 801fc30:	d03f      	beq.n	801fcb2 <_vfiprintf_r+0x20a>
 801fc32:	4b27      	ldr	r3, [pc, #156]	@ (801fcd0 <_vfiprintf_r+0x228>)
 801fc34:	bb1b      	cbnz	r3, 801fc7e <_vfiprintf_r+0x1d6>
 801fc36:	9b03      	ldr	r3, [sp, #12]
 801fc38:	3307      	adds	r3, #7
 801fc3a:	f023 0307 	bic.w	r3, r3, #7
 801fc3e:	3308      	adds	r3, #8
 801fc40:	9303      	str	r3, [sp, #12]
 801fc42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fc44:	443b      	add	r3, r7
 801fc46:	9309      	str	r3, [sp, #36]	@ 0x24
 801fc48:	e76a      	b.n	801fb20 <_vfiprintf_r+0x78>
 801fc4a:	fb0c 3202 	mla	r2, ip, r2, r3
 801fc4e:	460c      	mov	r4, r1
 801fc50:	2001      	movs	r0, #1
 801fc52:	e7a8      	b.n	801fba6 <_vfiprintf_r+0xfe>
 801fc54:	2300      	movs	r3, #0
 801fc56:	3401      	adds	r4, #1
 801fc58:	9305      	str	r3, [sp, #20]
 801fc5a:	4619      	mov	r1, r3
 801fc5c:	f04f 0c0a 	mov.w	ip, #10
 801fc60:	4620      	mov	r0, r4
 801fc62:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fc66:	3a30      	subs	r2, #48	@ 0x30
 801fc68:	2a09      	cmp	r2, #9
 801fc6a:	d903      	bls.n	801fc74 <_vfiprintf_r+0x1cc>
 801fc6c:	2b00      	cmp	r3, #0
 801fc6e:	d0c6      	beq.n	801fbfe <_vfiprintf_r+0x156>
 801fc70:	9105      	str	r1, [sp, #20]
 801fc72:	e7c4      	b.n	801fbfe <_vfiprintf_r+0x156>
 801fc74:	fb0c 2101 	mla	r1, ip, r1, r2
 801fc78:	4604      	mov	r4, r0
 801fc7a:	2301      	movs	r3, #1
 801fc7c:	e7f0      	b.n	801fc60 <_vfiprintf_r+0x1b8>
 801fc7e:	ab03      	add	r3, sp, #12
 801fc80:	9300      	str	r3, [sp, #0]
 801fc82:	462a      	mov	r2, r5
 801fc84:	4b13      	ldr	r3, [pc, #76]	@ (801fcd4 <_vfiprintf_r+0x22c>)
 801fc86:	a904      	add	r1, sp, #16
 801fc88:	4630      	mov	r0, r6
 801fc8a:	f3af 8000 	nop.w
 801fc8e:	4607      	mov	r7, r0
 801fc90:	1c78      	adds	r0, r7, #1
 801fc92:	d1d6      	bne.n	801fc42 <_vfiprintf_r+0x19a>
 801fc94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fc96:	07d9      	lsls	r1, r3, #31
 801fc98:	d405      	bmi.n	801fca6 <_vfiprintf_r+0x1fe>
 801fc9a:	89ab      	ldrh	r3, [r5, #12]
 801fc9c:	059a      	lsls	r2, r3, #22
 801fc9e:	d402      	bmi.n	801fca6 <_vfiprintf_r+0x1fe>
 801fca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fca2:	f7fe fcc7 	bl	801e634 <__retarget_lock_release_recursive>
 801fca6:	89ab      	ldrh	r3, [r5, #12]
 801fca8:	065b      	lsls	r3, r3, #25
 801fcaa:	f53f af1f 	bmi.w	801faec <_vfiprintf_r+0x44>
 801fcae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fcb0:	e71e      	b.n	801faf0 <_vfiprintf_r+0x48>
 801fcb2:	ab03      	add	r3, sp, #12
 801fcb4:	9300      	str	r3, [sp, #0]
 801fcb6:	462a      	mov	r2, r5
 801fcb8:	4b06      	ldr	r3, [pc, #24]	@ (801fcd4 <_vfiprintf_r+0x22c>)
 801fcba:	a904      	add	r1, sp, #16
 801fcbc:	4630      	mov	r0, r6
 801fcbe:	f000 f879 	bl	801fdb4 <_printf_i>
 801fcc2:	e7e4      	b.n	801fc8e <_vfiprintf_r+0x1e6>
 801fcc4:	0802175f 	.word	0x0802175f
 801fcc8:	08021765 	.word	0x08021765
 801fccc:	08021769 	.word	0x08021769
 801fcd0:	00000000 	.word	0x00000000
 801fcd4:	0801fa85 	.word	0x0801fa85

0801fcd8 <_printf_common>:
 801fcd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fcdc:	4616      	mov	r6, r2
 801fcde:	4698      	mov	r8, r3
 801fce0:	688a      	ldr	r2, [r1, #8]
 801fce2:	690b      	ldr	r3, [r1, #16]
 801fce4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801fce8:	4293      	cmp	r3, r2
 801fcea:	bfb8      	it	lt
 801fcec:	4613      	movlt	r3, r2
 801fcee:	6033      	str	r3, [r6, #0]
 801fcf0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801fcf4:	4607      	mov	r7, r0
 801fcf6:	460c      	mov	r4, r1
 801fcf8:	b10a      	cbz	r2, 801fcfe <_printf_common+0x26>
 801fcfa:	3301      	adds	r3, #1
 801fcfc:	6033      	str	r3, [r6, #0]
 801fcfe:	6823      	ldr	r3, [r4, #0]
 801fd00:	0699      	lsls	r1, r3, #26
 801fd02:	bf42      	ittt	mi
 801fd04:	6833      	ldrmi	r3, [r6, #0]
 801fd06:	3302      	addmi	r3, #2
 801fd08:	6033      	strmi	r3, [r6, #0]
 801fd0a:	6825      	ldr	r5, [r4, #0]
 801fd0c:	f015 0506 	ands.w	r5, r5, #6
 801fd10:	d106      	bne.n	801fd20 <_printf_common+0x48>
 801fd12:	f104 0a19 	add.w	sl, r4, #25
 801fd16:	68e3      	ldr	r3, [r4, #12]
 801fd18:	6832      	ldr	r2, [r6, #0]
 801fd1a:	1a9b      	subs	r3, r3, r2
 801fd1c:	42ab      	cmp	r3, r5
 801fd1e:	dc26      	bgt.n	801fd6e <_printf_common+0x96>
 801fd20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801fd24:	6822      	ldr	r2, [r4, #0]
 801fd26:	3b00      	subs	r3, #0
 801fd28:	bf18      	it	ne
 801fd2a:	2301      	movne	r3, #1
 801fd2c:	0692      	lsls	r2, r2, #26
 801fd2e:	d42b      	bmi.n	801fd88 <_printf_common+0xb0>
 801fd30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801fd34:	4641      	mov	r1, r8
 801fd36:	4638      	mov	r0, r7
 801fd38:	47c8      	blx	r9
 801fd3a:	3001      	adds	r0, #1
 801fd3c:	d01e      	beq.n	801fd7c <_printf_common+0xa4>
 801fd3e:	6823      	ldr	r3, [r4, #0]
 801fd40:	6922      	ldr	r2, [r4, #16]
 801fd42:	f003 0306 	and.w	r3, r3, #6
 801fd46:	2b04      	cmp	r3, #4
 801fd48:	bf02      	ittt	eq
 801fd4a:	68e5      	ldreq	r5, [r4, #12]
 801fd4c:	6833      	ldreq	r3, [r6, #0]
 801fd4e:	1aed      	subeq	r5, r5, r3
 801fd50:	68a3      	ldr	r3, [r4, #8]
 801fd52:	bf0c      	ite	eq
 801fd54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801fd58:	2500      	movne	r5, #0
 801fd5a:	4293      	cmp	r3, r2
 801fd5c:	bfc4      	itt	gt
 801fd5e:	1a9b      	subgt	r3, r3, r2
 801fd60:	18ed      	addgt	r5, r5, r3
 801fd62:	2600      	movs	r6, #0
 801fd64:	341a      	adds	r4, #26
 801fd66:	42b5      	cmp	r5, r6
 801fd68:	d11a      	bne.n	801fda0 <_printf_common+0xc8>
 801fd6a:	2000      	movs	r0, #0
 801fd6c:	e008      	b.n	801fd80 <_printf_common+0xa8>
 801fd6e:	2301      	movs	r3, #1
 801fd70:	4652      	mov	r2, sl
 801fd72:	4641      	mov	r1, r8
 801fd74:	4638      	mov	r0, r7
 801fd76:	47c8      	blx	r9
 801fd78:	3001      	adds	r0, #1
 801fd7a:	d103      	bne.n	801fd84 <_printf_common+0xac>
 801fd7c:	f04f 30ff 	mov.w	r0, #4294967295
 801fd80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fd84:	3501      	adds	r5, #1
 801fd86:	e7c6      	b.n	801fd16 <_printf_common+0x3e>
 801fd88:	18e1      	adds	r1, r4, r3
 801fd8a:	1c5a      	adds	r2, r3, #1
 801fd8c:	2030      	movs	r0, #48	@ 0x30
 801fd8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801fd92:	4422      	add	r2, r4
 801fd94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801fd98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801fd9c:	3302      	adds	r3, #2
 801fd9e:	e7c7      	b.n	801fd30 <_printf_common+0x58>
 801fda0:	2301      	movs	r3, #1
 801fda2:	4622      	mov	r2, r4
 801fda4:	4641      	mov	r1, r8
 801fda6:	4638      	mov	r0, r7
 801fda8:	47c8      	blx	r9
 801fdaa:	3001      	adds	r0, #1
 801fdac:	d0e6      	beq.n	801fd7c <_printf_common+0xa4>
 801fdae:	3601      	adds	r6, #1
 801fdb0:	e7d9      	b.n	801fd66 <_printf_common+0x8e>
	...

0801fdb4 <_printf_i>:
 801fdb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801fdb8:	7e0f      	ldrb	r7, [r1, #24]
 801fdba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801fdbc:	2f78      	cmp	r7, #120	@ 0x78
 801fdbe:	4691      	mov	r9, r2
 801fdc0:	4680      	mov	r8, r0
 801fdc2:	460c      	mov	r4, r1
 801fdc4:	469a      	mov	sl, r3
 801fdc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801fdca:	d807      	bhi.n	801fddc <_printf_i+0x28>
 801fdcc:	2f62      	cmp	r7, #98	@ 0x62
 801fdce:	d80a      	bhi.n	801fde6 <_printf_i+0x32>
 801fdd0:	2f00      	cmp	r7, #0
 801fdd2:	f000 80d1 	beq.w	801ff78 <_printf_i+0x1c4>
 801fdd6:	2f58      	cmp	r7, #88	@ 0x58
 801fdd8:	f000 80b8 	beq.w	801ff4c <_printf_i+0x198>
 801fddc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801fde0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801fde4:	e03a      	b.n	801fe5c <_printf_i+0xa8>
 801fde6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801fdea:	2b15      	cmp	r3, #21
 801fdec:	d8f6      	bhi.n	801fddc <_printf_i+0x28>
 801fdee:	a101      	add	r1, pc, #4	@ (adr r1, 801fdf4 <_printf_i+0x40>)
 801fdf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801fdf4:	0801fe4d 	.word	0x0801fe4d
 801fdf8:	0801fe61 	.word	0x0801fe61
 801fdfc:	0801fddd 	.word	0x0801fddd
 801fe00:	0801fddd 	.word	0x0801fddd
 801fe04:	0801fddd 	.word	0x0801fddd
 801fe08:	0801fddd 	.word	0x0801fddd
 801fe0c:	0801fe61 	.word	0x0801fe61
 801fe10:	0801fddd 	.word	0x0801fddd
 801fe14:	0801fddd 	.word	0x0801fddd
 801fe18:	0801fddd 	.word	0x0801fddd
 801fe1c:	0801fddd 	.word	0x0801fddd
 801fe20:	0801ff5f 	.word	0x0801ff5f
 801fe24:	0801fe8b 	.word	0x0801fe8b
 801fe28:	0801ff19 	.word	0x0801ff19
 801fe2c:	0801fddd 	.word	0x0801fddd
 801fe30:	0801fddd 	.word	0x0801fddd
 801fe34:	0801ff81 	.word	0x0801ff81
 801fe38:	0801fddd 	.word	0x0801fddd
 801fe3c:	0801fe8b 	.word	0x0801fe8b
 801fe40:	0801fddd 	.word	0x0801fddd
 801fe44:	0801fddd 	.word	0x0801fddd
 801fe48:	0801ff21 	.word	0x0801ff21
 801fe4c:	6833      	ldr	r3, [r6, #0]
 801fe4e:	1d1a      	adds	r2, r3, #4
 801fe50:	681b      	ldr	r3, [r3, #0]
 801fe52:	6032      	str	r2, [r6, #0]
 801fe54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801fe58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801fe5c:	2301      	movs	r3, #1
 801fe5e:	e09c      	b.n	801ff9a <_printf_i+0x1e6>
 801fe60:	6833      	ldr	r3, [r6, #0]
 801fe62:	6820      	ldr	r0, [r4, #0]
 801fe64:	1d19      	adds	r1, r3, #4
 801fe66:	6031      	str	r1, [r6, #0]
 801fe68:	0606      	lsls	r6, r0, #24
 801fe6a:	d501      	bpl.n	801fe70 <_printf_i+0xbc>
 801fe6c:	681d      	ldr	r5, [r3, #0]
 801fe6e:	e003      	b.n	801fe78 <_printf_i+0xc4>
 801fe70:	0645      	lsls	r5, r0, #25
 801fe72:	d5fb      	bpl.n	801fe6c <_printf_i+0xb8>
 801fe74:	f9b3 5000 	ldrsh.w	r5, [r3]
 801fe78:	2d00      	cmp	r5, #0
 801fe7a:	da03      	bge.n	801fe84 <_printf_i+0xd0>
 801fe7c:	232d      	movs	r3, #45	@ 0x2d
 801fe7e:	426d      	negs	r5, r5
 801fe80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801fe84:	4858      	ldr	r0, [pc, #352]	@ (801ffe8 <_printf_i+0x234>)
 801fe86:	230a      	movs	r3, #10
 801fe88:	e011      	b.n	801feae <_printf_i+0xfa>
 801fe8a:	6821      	ldr	r1, [r4, #0]
 801fe8c:	6833      	ldr	r3, [r6, #0]
 801fe8e:	0608      	lsls	r0, r1, #24
 801fe90:	f853 5b04 	ldr.w	r5, [r3], #4
 801fe94:	d402      	bmi.n	801fe9c <_printf_i+0xe8>
 801fe96:	0649      	lsls	r1, r1, #25
 801fe98:	bf48      	it	mi
 801fe9a:	b2ad      	uxthmi	r5, r5
 801fe9c:	2f6f      	cmp	r7, #111	@ 0x6f
 801fe9e:	4852      	ldr	r0, [pc, #328]	@ (801ffe8 <_printf_i+0x234>)
 801fea0:	6033      	str	r3, [r6, #0]
 801fea2:	bf14      	ite	ne
 801fea4:	230a      	movne	r3, #10
 801fea6:	2308      	moveq	r3, #8
 801fea8:	2100      	movs	r1, #0
 801feaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801feae:	6866      	ldr	r6, [r4, #4]
 801feb0:	60a6      	str	r6, [r4, #8]
 801feb2:	2e00      	cmp	r6, #0
 801feb4:	db05      	blt.n	801fec2 <_printf_i+0x10e>
 801feb6:	6821      	ldr	r1, [r4, #0]
 801feb8:	432e      	orrs	r6, r5
 801feba:	f021 0104 	bic.w	r1, r1, #4
 801febe:	6021      	str	r1, [r4, #0]
 801fec0:	d04b      	beq.n	801ff5a <_printf_i+0x1a6>
 801fec2:	4616      	mov	r6, r2
 801fec4:	fbb5 f1f3 	udiv	r1, r5, r3
 801fec8:	fb03 5711 	mls	r7, r3, r1, r5
 801fecc:	5dc7      	ldrb	r7, [r0, r7]
 801fece:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801fed2:	462f      	mov	r7, r5
 801fed4:	42bb      	cmp	r3, r7
 801fed6:	460d      	mov	r5, r1
 801fed8:	d9f4      	bls.n	801fec4 <_printf_i+0x110>
 801feda:	2b08      	cmp	r3, #8
 801fedc:	d10b      	bne.n	801fef6 <_printf_i+0x142>
 801fede:	6823      	ldr	r3, [r4, #0]
 801fee0:	07df      	lsls	r7, r3, #31
 801fee2:	d508      	bpl.n	801fef6 <_printf_i+0x142>
 801fee4:	6923      	ldr	r3, [r4, #16]
 801fee6:	6861      	ldr	r1, [r4, #4]
 801fee8:	4299      	cmp	r1, r3
 801feea:	bfde      	ittt	le
 801feec:	2330      	movle	r3, #48	@ 0x30
 801feee:	f806 3c01 	strble.w	r3, [r6, #-1]
 801fef2:	f106 36ff 	addle.w	r6, r6, #4294967295
 801fef6:	1b92      	subs	r2, r2, r6
 801fef8:	6122      	str	r2, [r4, #16]
 801fefa:	f8cd a000 	str.w	sl, [sp]
 801fefe:	464b      	mov	r3, r9
 801ff00:	aa03      	add	r2, sp, #12
 801ff02:	4621      	mov	r1, r4
 801ff04:	4640      	mov	r0, r8
 801ff06:	f7ff fee7 	bl	801fcd8 <_printf_common>
 801ff0a:	3001      	adds	r0, #1
 801ff0c:	d14a      	bne.n	801ffa4 <_printf_i+0x1f0>
 801ff0e:	f04f 30ff 	mov.w	r0, #4294967295
 801ff12:	b004      	add	sp, #16
 801ff14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ff18:	6823      	ldr	r3, [r4, #0]
 801ff1a:	f043 0320 	orr.w	r3, r3, #32
 801ff1e:	6023      	str	r3, [r4, #0]
 801ff20:	4832      	ldr	r0, [pc, #200]	@ (801ffec <_printf_i+0x238>)
 801ff22:	2778      	movs	r7, #120	@ 0x78
 801ff24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ff28:	6823      	ldr	r3, [r4, #0]
 801ff2a:	6831      	ldr	r1, [r6, #0]
 801ff2c:	061f      	lsls	r7, r3, #24
 801ff2e:	f851 5b04 	ldr.w	r5, [r1], #4
 801ff32:	d402      	bmi.n	801ff3a <_printf_i+0x186>
 801ff34:	065f      	lsls	r7, r3, #25
 801ff36:	bf48      	it	mi
 801ff38:	b2ad      	uxthmi	r5, r5
 801ff3a:	6031      	str	r1, [r6, #0]
 801ff3c:	07d9      	lsls	r1, r3, #31
 801ff3e:	bf44      	itt	mi
 801ff40:	f043 0320 	orrmi.w	r3, r3, #32
 801ff44:	6023      	strmi	r3, [r4, #0]
 801ff46:	b11d      	cbz	r5, 801ff50 <_printf_i+0x19c>
 801ff48:	2310      	movs	r3, #16
 801ff4a:	e7ad      	b.n	801fea8 <_printf_i+0xf4>
 801ff4c:	4826      	ldr	r0, [pc, #152]	@ (801ffe8 <_printf_i+0x234>)
 801ff4e:	e7e9      	b.n	801ff24 <_printf_i+0x170>
 801ff50:	6823      	ldr	r3, [r4, #0]
 801ff52:	f023 0320 	bic.w	r3, r3, #32
 801ff56:	6023      	str	r3, [r4, #0]
 801ff58:	e7f6      	b.n	801ff48 <_printf_i+0x194>
 801ff5a:	4616      	mov	r6, r2
 801ff5c:	e7bd      	b.n	801feda <_printf_i+0x126>
 801ff5e:	6833      	ldr	r3, [r6, #0]
 801ff60:	6825      	ldr	r5, [r4, #0]
 801ff62:	6961      	ldr	r1, [r4, #20]
 801ff64:	1d18      	adds	r0, r3, #4
 801ff66:	6030      	str	r0, [r6, #0]
 801ff68:	062e      	lsls	r6, r5, #24
 801ff6a:	681b      	ldr	r3, [r3, #0]
 801ff6c:	d501      	bpl.n	801ff72 <_printf_i+0x1be>
 801ff6e:	6019      	str	r1, [r3, #0]
 801ff70:	e002      	b.n	801ff78 <_printf_i+0x1c4>
 801ff72:	0668      	lsls	r0, r5, #25
 801ff74:	d5fb      	bpl.n	801ff6e <_printf_i+0x1ba>
 801ff76:	8019      	strh	r1, [r3, #0]
 801ff78:	2300      	movs	r3, #0
 801ff7a:	6123      	str	r3, [r4, #16]
 801ff7c:	4616      	mov	r6, r2
 801ff7e:	e7bc      	b.n	801fefa <_printf_i+0x146>
 801ff80:	6833      	ldr	r3, [r6, #0]
 801ff82:	1d1a      	adds	r2, r3, #4
 801ff84:	6032      	str	r2, [r6, #0]
 801ff86:	681e      	ldr	r6, [r3, #0]
 801ff88:	6862      	ldr	r2, [r4, #4]
 801ff8a:	2100      	movs	r1, #0
 801ff8c:	4630      	mov	r0, r6
 801ff8e:	f7e0 f8ff 	bl	8000190 <memchr>
 801ff92:	b108      	cbz	r0, 801ff98 <_printf_i+0x1e4>
 801ff94:	1b80      	subs	r0, r0, r6
 801ff96:	6060      	str	r0, [r4, #4]
 801ff98:	6863      	ldr	r3, [r4, #4]
 801ff9a:	6123      	str	r3, [r4, #16]
 801ff9c:	2300      	movs	r3, #0
 801ff9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ffa2:	e7aa      	b.n	801fefa <_printf_i+0x146>
 801ffa4:	6923      	ldr	r3, [r4, #16]
 801ffa6:	4632      	mov	r2, r6
 801ffa8:	4649      	mov	r1, r9
 801ffaa:	4640      	mov	r0, r8
 801ffac:	47d0      	blx	sl
 801ffae:	3001      	adds	r0, #1
 801ffb0:	d0ad      	beq.n	801ff0e <_printf_i+0x15a>
 801ffb2:	6823      	ldr	r3, [r4, #0]
 801ffb4:	079b      	lsls	r3, r3, #30
 801ffb6:	d413      	bmi.n	801ffe0 <_printf_i+0x22c>
 801ffb8:	68e0      	ldr	r0, [r4, #12]
 801ffba:	9b03      	ldr	r3, [sp, #12]
 801ffbc:	4298      	cmp	r0, r3
 801ffbe:	bfb8      	it	lt
 801ffc0:	4618      	movlt	r0, r3
 801ffc2:	e7a6      	b.n	801ff12 <_printf_i+0x15e>
 801ffc4:	2301      	movs	r3, #1
 801ffc6:	4632      	mov	r2, r6
 801ffc8:	4649      	mov	r1, r9
 801ffca:	4640      	mov	r0, r8
 801ffcc:	47d0      	blx	sl
 801ffce:	3001      	adds	r0, #1
 801ffd0:	d09d      	beq.n	801ff0e <_printf_i+0x15a>
 801ffd2:	3501      	adds	r5, #1
 801ffd4:	68e3      	ldr	r3, [r4, #12]
 801ffd6:	9903      	ldr	r1, [sp, #12]
 801ffd8:	1a5b      	subs	r3, r3, r1
 801ffda:	42ab      	cmp	r3, r5
 801ffdc:	dcf2      	bgt.n	801ffc4 <_printf_i+0x210>
 801ffde:	e7eb      	b.n	801ffb8 <_printf_i+0x204>
 801ffe0:	2500      	movs	r5, #0
 801ffe2:	f104 0619 	add.w	r6, r4, #25
 801ffe6:	e7f5      	b.n	801ffd4 <_printf_i+0x220>
 801ffe8:	08021770 	.word	0x08021770
 801ffec:	08021781 	.word	0x08021781

0801fff0 <__swbuf_r>:
 801fff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fff2:	460e      	mov	r6, r1
 801fff4:	4614      	mov	r4, r2
 801fff6:	4605      	mov	r5, r0
 801fff8:	b118      	cbz	r0, 8020002 <__swbuf_r+0x12>
 801fffa:	6a03      	ldr	r3, [r0, #32]
 801fffc:	b90b      	cbnz	r3, 8020002 <__swbuf_r+0x12>
 801fffe:	f7fe f9eb 	bl	801e3d8 <__sinit>
 8020002:	69a3      	ldr	r3, [r4, #24]
 8020004:	60a3      	str	r3, [r4, #8]
 8020006:	89a3      	ldrh	r3, [r4, #12]
 8020008:	071a      	lsls	r2, r3, #28
 802000a:	d501      	bpl.n	8020010 <__swbuf_r+0x20>
 802000c:	6923      	ldr	r3, [r4, #16]
 802000e:	b943      	cbnz	r3, 8020022 <__swbuf_r+0x32>
 8020010:	4621      	mov	r1, r4
 8020012:	4628      	mov	r0, r5
 8020014:	f000 f82a 	bl	802006c <__swsetup_r>
 8020018:	b118      	cbz	r0, 8020022 <__swbuf_r+0x32>
 802001a:	f04f 37ff 	mov.w	r7, #4294967295
 802001e:	4638      	mov	r0, r7
 8020020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020022:	6823      	ldr	r3, [r4, #0]
 8020024:	6922      	ldr	r2, [r4, #16]
 8020026:	1a98      	subs	r0, r3, r2
 8020028:	6963      	ldr	r3, [r4, #20]
 802002a:	b2f6      	uxtb	r6, r6
 802002c:	4283      	cmp	r3, r0
 802002e:	4637      	mov	r7, r6
 8020030:	dc05      	bgt.n	802003e <__swbuf_r+0x4e>
 8020032:	4621      	mov	r1, r4
 8020034:	4628      	mov	r0, r5
 8020036:	f7ff fc85 	bl	801f944 <_fflush_r>
 802003a:	2800      	cmp	r0, #0
 802003c:	d1ed      	bne.n	802001a <__swbuf_r+0x2a>
 802003e:	68a3      	ldr	r3, [r4, #8]
 8020040:	3b01      	subs	r3, #1
 8020042:	60a3      	str	r3, [r4, #8]
 8020044:	6823      	ldr	r3, [r4, #0]
 8020046:	1c5a      	adds	r2, r3, #1
 8020048:	6022      	str	r2, [r4, #0]
 802004a:	701e      	strb	r6, [r3, #0]
 802004c:	6962      	ldr	r2, [r4, #20]
 802004e:	1c43      	adds	r3, r0, #1
 8020050:	429a      	cmp	r2, r3
 8020052:	d004      	beq.n	802005e <__swbuf_r+0x6e>
 8020054:	89a3      	ldrh	r3, [r4, #12]
 8020056:	07db      	lsls	r3, r3, #31
 8020058:	d5e1      	bpl.n	802001e <__swbuf_r+0x2e>
 802005a:	2e0a      	cmp	r6, #10
 802005c:	d1df      	bne.n	802001e <__swbuf_r+0x2e>
 802005e:	4621      	mov	r1, r4
 8020060:	4628      	mov	r0, r5
 8020062:	f7ff fc6f 	bl	801f944 <_fflush_r>
 8020066:	2800      	cmp	r0, #0
 8020068:	d0d9      	beq.n	802001e <__swbuf_r+0x2e>
 802006a:	e7d6      	b.n	802001a <__swbuf_r+0x2a>

0802006c <__swsetup_r>:
 802006c:	b538      	push	{r3, r4, r5, lr}
 802006e:	4b29      	ldr	r3, [pc, #164]	@ (8020114 <__swsetup_r+0xa8>)
 8020070:	4605      	mov	r5, r0
 8020072:	6818      	ldr	r0, [r3, #0]
 8020074:	460c      	mov	r4, r1
 8020076:	b118      	cbz	r0, 8020080 <__swsetup_r+0x14>
 8020078:	6a03      	ldr	r3, [r0, #32]
 802007a:	b90b      	cbnz	r3, 8020080 <__swsetup_r+0x14>
 802007c:	f7fe f9ac 	bl	801e3d8 <__sinit>
 8020080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020084:	0719      	lsls	r1, r3, #28
 8020086:	d422      	bmi.n	80200ce <__swsetup_r+0x62>
 8020088:	06da      	lsls	r2, r3, #27
 802008a:	d407      	bmi.n	802009c <__swsetup_r+0x30>
 802008c:	2209      	movs	r2, #9
 802008e:	602a      	str	r2, [r5, #0]
 8020090:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020094:	81a3      	strh	r3, [r4, #12]
 8020096:	f04f 30ff 	mov.w	r0, #4294967295
 802009a:	e033      	b.n	8020104 <__swsetup_r+0x98>
 802009c:	0758      	lsls	r0, r3, #29
 802009e:	d512      	bpl.n	80200c6 <__swsetup_r+0x5a>
 80200a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80200a2:	b141      	cbz	r1, 80200b6 <__swsetup_r+0x4a>
 80200a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80200a8:	4299      	cmp	r1, r3
 80200aa:	d002      	beq.n	80200b2 <__swsetup_r+0x46>
 80200ac:	4628      	mov	r0, r5
 80200ae:	f7fe fad7 	bl	801e660 <_free_r>
 80200b2:	2300      	movs	r3, #0
 80200b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80200b6:	89a3      	ldrh	r3, [r4, #12]
 80200b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80200bc:	81a3      	strh	r3, [r4, #12]
 80200be:	2300      	movs	r3, #0
 80200c0:	6063      	str	r3, [r4, #4]
 80200c2:	6923      	ldr	r3, [r4, #16]
 80200c4:	6023      	str	r3, [r4, #0]
 80200c6:	89a3      	ldrh	r3, [r4, #12]
 80200c8:	f043 0308 	orr.w	r3, r3, #8
 80200cc:	81a3      	strh	r3, [r4, #12]
 80200ce:	6923      	ldr	r3, [r4, #16]
 80200d0:	b94b      	cbnz	r3, 80200e6 <__swsetup_r+0x7a>
 80200d2:	89a3      	ldrh	r3, [r4, #12]
 80200d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80200d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80200dc:	d003      	beq.n	80200e6 <__swsetup_r+0x7a>
 80200de:	4621      	mov	r1, r4
 80200e0:	4628      	mov	r0, r5
 80200e2:	f000 f883 	bl	80201ec <__smakebuf_r>
 80200e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80200ea:	f013 0201 	ands.w	r2, r3, #1
 80200ee:	d00a      	beq.n	8020106 <__swsetup_r+0x9a>
 80200f0:	2200      	movs	r2, #0
 80200f2:	60a2      	str	r2, [r4, #8]
 80200f4:	6962      	ldr	r2, [r4, #20]
 80200f6:	4252      	negs	r2, r2
 80200f8:	61a2      	str	r2, [r4, #24]
 80200fa:	6922      	ldr	r2, [r4, #16]
 80200fc:	b942      	cbnz	r2, 8020110 <__swsetup_r+0xa4>
 80200fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8020102:	d1c5      	bne.n	8020090 <__swsetup_r+0x24>
 8020104:	bd38      	pop	{r3, r4, r5, pc}
 8020106:	0799      	lsls	r1, r3, #30
 8020108:	bf58      	it	pl
 802010a:	6962      	ldrpl	r2, [r4, #20]
 802010c:	60a2      	str	r2, [r4, #8]
 802010e:	e7f4      	b.n	80200fa <__swsetup_r+0x8e>
 8020110:	2000      	movs	r0, #0
 8020112:	e7f7      	b.n	8020104 <__swsetup_r+0x98>
 8020114:	200002d4 	.word	0x200002d4

08020118 <_raise_r>:
 8020118:	291f      	cmp	r1, #31
 802011a:	b538      	push	{r3, r4, r5, lr}
 802011c:	4605      	mov	r5, r0
 802011e:	460c      	mov	r4, r1
 8020120:	d904      	bls.n	802012c <_raise_r+0x14>
 8020122:	2316      	movs	r3, #22
 8020124:	6003      	str	r3, [r0, #0]
 8020126:	f04f 30ff 	mov.w	r0, #4294967295
 802012a:	bd38      	pop	{r3, r4, r5, pc}
 802012c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 802012e:	b112      	cbz	r2, 8020136 <_raise_r+0x1e>
 8020130:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020134:	b94b      	cbnz	r3, 802014a <_raise_r+0x32>
 8020136:	4628      	mov	r0, r5
 8020138:	f000 f830 	bl	802019c <_getpid_r>
 802013c:	4622      	mov	r2, r4
 802013e:	4601      	mov	r1, r0
 8020140:	4628      	mov	r0, r5
 8020142:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020146:	f000 b817 	b.w	8020178 <_kill_r>
 802014a:	2b01      	cmp	r3, #1
 802014c:	d00a      	beq.n	8020164 <_raise_r+0x4c>
 802014e:	1c59      	adds	r1, r3, #1
 8020150:	d103      	bne.n	802015a <_raise_r+0x42>
 8020152:	2316      	movs	r3, #22
 8020154:	6003      	str	r3, [r0, #0]
 8020156:	2001      	movs	r0, #1
 8020158:	e7e7      	b.n	802012a <_raise_r+0x12>
 802015a:	2100      	movs	r1, #0
 802015c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020160:	4620      	mov	r0, r4
 8020162:	4798      	blx	r3
 8020164:	2000      	movs	r0, #0
 8020166:	e7e0      	b.n	802012a <_raise_r+0x12>

08020168 <raise>:
 8020168:	4b02      	ldr	r3, [pc, #8]	@ (8020174 <raise+0xc>)
 802016a:	4601      	mov	r1, r0
 802016c:	6818      	ldr	r0, [r3, #0]
 802016e:	f7ff bfd3 	b.w	8020118 <_raise_r>
 8020172:	bf00      	nop
 8020174:	200002d4 	.word	0x200002d4

08020178 <_kill_r>:
 8020178:	b538      	push	{r3, r4, r5, lr}
 802017a:	4d07      	ldr	r5, [pc, #28]	@ (8020198 <_kill_r+0x20>)
 802017c:	2300      	movs	r3, #0
 802017e:	4604      	mov	r4, r0
 8020180:	4608      	mov	r0, r1
 8020182:	4611      	mov	r1, r2
 8020184:	602b      	str	r3, [r5, #0]
 8020186:	f7e2 fb11 	bl	80027ac <_kill>
 802018a:	1c43      	adds	r3, r0, #1
 802018c:	d102      	bne.n	8020194 <_kill_r+0x1c>
 802018e:	682b      	ldr	r3, [r5, #0]
 8020190:	b103      	cbz	r3, 8020194 <_kill_r+0x1c>
 8020192:	6023      	str	r3, [r4, #0]
 8020194:	bd38      	pop	{r3, r4, r5, pc}
 8020196:	bf00      	nop
 8020198:	200028d0 	.word	0x200028d0

0802019c <_getpid_r>:
 802019c:	f7e2 baff 	b.w	800279e <_getpid>

080201a0 <__swhatbuf_r>:
 80201a0:	b570      	push	{r4, r5, r6, lr}
 80201a2:	460c      	mov	r4, r1
 80201a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80201a8:	2900      	cmp	r1, #0
 80201aa:	b096      	sub	sp, #88	@ 0x58
 80201ac:	4615      	mov	r5, r2
 80201ae:	461e      	mov	r6, r3
 80201b0:	da0d      	bge.n	80201ce <__swhatbuf_r+0x2e>
 80201b2:	89a3      	ldrh	r3, [r4, #12]
 80201b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80201b8:	f04f 0100 	mov.w	r1, #0
 80201bc:	bf14      	ite	ne
 80201be:	2340      	movne	r3, #64	@ 0x40
 80201c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80201c4:	2000      	movs	r0, #0
 80201c6:	6031      	str	r1, [r6, #0]
 80201c8:	602b      	str	r3, [r5, #0]
 80201ca:	b016      	add	sp, #88	@ 0x58
 80201cc:	bd70      	pop	{r4, r5, r6, pc}
 80201ce:	466a      	mov	r2, sp
 80201d0:	f000 f848 	bl	8020264 <_fstat_r>
 80201d4:	2800      	cmp	r0, #0
 80201d6:	dbec      	blt.n	80201b2 <__swhatbuf_r+0x12>
 80201d8:	9901      	ldr	r1, [sp, #4]
 80201da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80201de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80201e2:	4259      	negs	r1, r3
 80201e4:	4159      	adcs	r1, r3
 80201e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80201ea:	e7eb      	b.n	80201c4 <__swhatbuf_r+0x24>

080201ec <__smakebuf_r>:
 80201ec:	898b      	ldrh	r3, [r1, #12]
 80201ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80201f0:	079d      	lsls	r5, r3, #30
 80201f2:	4606      	mov	r6, r0
 80201f4:	460c      	mov	r4, r1
 80201f6:	d507      	bpl.n	8020208 <__smakebuf_r+0x1c>
 80201f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80201fc:	6023      	str	r3, [r4, #0]
 80201fe:	6123      	str	r3, [r4, #16]
 8020200:	2301      	movs	r3, #1
 8020202:	6163      	str	r3, [r4, #20]
 8020204:	b003      	add	sp, #12
 8020206:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020208:	ab01      	add	r3, sp, #4
 802020a:	466a      	mov	r2, sp
 802020c:	f7ff ffc8 	bl	80201a0 <__swhatbuf_r>
 8020210:	9f00      	ldr	r7, [sp, #0]
 8020212:	4605      	mov	r5, r0
 8020214:	4639      	mov	r1, r7
 8020216:	4630      	mov	r0, r6
 8020218:	f7fe fdc8 	bl	801edac <_malloc_r>
 802021c:	b948      	cbnz	r0, 8020232 <__smakebuf_r+0x46>
 802021e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020222:	059a      	lsls	r2, r3, #22
 8020224:	d4ee      	bmi.n	8020204 <__smakebuf_r+0x18>
 8020226:	f023 0303 	bic.w	r3, r3, #3
 802022a:	f043 0302 	orr.w	r3, r3, #2
 802022e:	81a3      	strh	r3, [r4, #12]
 8020230:	e7e2      	b.n	80201f8 <__smakebuf_r+0xc>
 8020232:	89a3      	ldrh	r3, [r4, #12]
 8020234:	6020      	str	r0, [r4, #0]
 8020236:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802023a:	81a3      	strh	r3, [r4, #12]
 802023c:	9b01      	ldr	r3, [sp, #4]
 802023e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8020242:	b15b      	cbz	r3, 802025c <__smakebuf_r+0x70>
 8020244:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020248:	4630      	mov	r0, r6
 802024a:	f000 f81d 	bl	8020288 <_isatty_r>
 802024e:	b128      	cbz	r0, 802025c <__smakebuf_r+0x70>
 8020250:	89a3      	ldrh	r3, [r4, #12]
 8020252:	f023 0303 	bic.w	r3, r3, #3
 8020256:	f043 0301 	orr.w	r3, r3, #1
 802025a:	81a3      	strh	r3, [r4, #12]
 802025c:	89a3      	ldrh	r3, [r4, #12]
 802025e:	431d      	orrs	r5, r3
 8020260:	81a5      	strh	r5, [r4, #12]
 8020262:	e7cf      	b.n	8020204 <__smakebuf_r+0x18>

08020264 <_fstat_r>:
 8020264:	b538      	push	{r3, r4, r5, lr}
 8020266:	4d07      	ldr	r5, [pc, #28]	@ (8020284 <_fstat_r+0x20>)
 8020268:	2300      	movs	r3, #0
 802026a:	4604      	mov	r4, r0
 802026c:	4608      	mov	r0, r1
 802026e:	4611      	mov	r1, r2
 8020270:	602b      	str	r3, [r5, #0]
 8020272:	f7e2 fafa 	bl	800286a <_fstat>
 8020276:	1c43      	adds	r3, r0, #1
 8020278:	d102      	bne.n	8020280 <_fstat_r+0x1c>
 802027a:	682b      	ldr	r3, [r5, #0]
 802027c:	b103      	cbz	r3, 8020280 <_fstat_r+0x1c>
 802027e:	6023      	str	r3, [r4, #0]
 8020280:	bd38      	pop	{r3, r4, r5, pc}
 8020282:	bf00      	nop
 8020284:	200028d0 	.word	0x200028d0

08020288 <_isatty_r>:
 8020288:	b538      	push	{r3, r4, r5, lr}
 802028a:	4d06      	ldr	r5, [pc, #24]	@ (80202a4 <_isatty_r+0x1c>)
 802028c:	2300      	movs	r3, #0
 802028e:	4604      	mov	r4, r0
 8020290:	4608      	mov	r0, r1
 8020292:	602b      	str	r3, [r5, #0]
 8020294:	f7e2 faf8 	bl	8002888 <_isatty>
 8020298:	1c43      	adds	r3, r0, #1
 802029a:	d102      	bne.n	80202a2 <_isatty_r+0x1a>
 802029c:	682b      	ldr	r3, [r5, #0]
 802029e:	b103      	cbz	r3, 80202a2 <_isatty_r+0x1a>
 80202a0:	6023      	str	r3, [r4, #0]
 80202a2:	bd38      	pop	{r3, r4, r5, pc}
 80202a4:	200028d0 	.word	0x200028d0

080202a8 <floor>:
 80202a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80202ac:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80202b0:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 80202b4:	2e13      	cmp	r6, #19
 80202b6:	4602      	mov	r2, r0
 80202b8:	460b      	mov	r3, r1
 80202ba:	460c      	mov	r4, r1
 80202bc:	4605      	mov	r5, r0
 80202be:	4680      	mov	r8, r0
 80202c0:	dc35      	bgt.n	802032e <floor+0x86>
 80202c2:	2e00      	cmp	r6, #0
 80202c4:	da17      	bge.n	80202f6 <floor+0x4e>
 80202c6:	a334      	add	r3, pc, #208	@ (adr r3, 8020398 <floor+0xf0>)
 80202c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80202cc:	f7df ffb6 	bl	800023c <__adddf3>
 80202d0:	2200      	movs	r2, #0
 80202d2:	2300      	movs	r3, #0
 80202d4:	f7e0 fbf8 	bl	8000ac8 <__aeabi_dcmpgt>
 80202d8:	b150      	cbz	r0, 80202f0 <floor+0x48>
 80202da:	2c00      	cmp	r4, #0
 80202dc:	da57      	bge.n	802038e <floor+0xe6>
 80202de:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80202e2:	432c      	orrs	r4, r5
 80202e4:	2500      	movs	r5, #0
 80202e6:	42ac      	cmp	r4, r5
 80202e8:	4c2d      	ldr	r4, [pc, #180]	@ (80203a0 <floor+0xf8>)
 80202ea:	bf08      	it	eq
 80202ec:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80202f0:	4623      	mov	r3, r4
 80202f2:	462a      	mov	r2, r5
 80202f4:	e024      	b.n	8020340 <floor+0x98>
 80202f6:	4f2b      	ldr	r7, [pc, #172]	@ (80203a4 <floor+0xfc>)
 80202f8:	4137      	asrs	r7, r6
 80202fa:	ea01 0c07 	and.w	ip, r1, r7
 80202fe:	ea5c 0c00 	orrs.w	ip, ip, r0
 8020302:	d01d      	beq.n	8020340 <floor+0x98>
 8020304:	a324      	add	r3, pc, #144	@ (adr r3, 8020398 <floor+0xf0>)
 8020306:	e9d3 2300 	ldrd	r2, r3, [r3]
 802030a:	f7df ff97 	bl	800023c <__adddf3>
 802030e:	2200      	movs	r2, #0
 8020310:	2300      	movs	r3, #0
 8020312:	f7e0 fbd9 	bl	8000ac8 <__aeabi_dcmpgt>
 8020316:	2800      	cmp	r0, #0
 8020318:	d0ea      	beq.n	80202f0 <floor+0x48>
 802031a:	2c00      	cmp	r4, #0
 802031c:	bfbe      	ittt	lt
 802031e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8020322:	4133      	asrlt	r3, r6
 8020324:	18e4      	addlt	r4, r4, r3
 8020326:	ea24 0407 	bic.w	r4, r4, r7
 802032a:	2500      	movs	r5, #0
 802032c:	e7e0      	b.n	80202f0 <floor+0x48>
 802032e:	2e33      	cmp	r6, #51	@ 0x33
 8020330:	dd0a      	ble.n	8020348 <floor+0xa0>
 8020332:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8020336:	d103      	bne.n	8020340 <floor+0x98>
 8020338:	f7df ff80 	bl	800023c <__adddf3>
 802033c:	4602      	mov	r2, r0
 802033e:	460b      	mov	r3, r1
 8020340:	4610      	mov	r0, r2
 8020342:	4619      	mov	r1, r3
 8020344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020348:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 802034c:	f04f 3cff 	mov.w	ip, #4294967295
 8020350:	fa2c f707 	lsr.w	r7, ip, r7
 8020354:	4207      	tst	r7, r0
 8020356:	d0f3      	beq.n	8020340 <floor+0x98>
 8020358:	a30f      	add	r3, pc, #60	@ (adr r3, 8020398 <floor+0xf0>)
 802035a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802035e:	f7df ff6d 	bl	800023c <__adddf3>
 8020362:	2200      	movs	r2, #0
 8020364:	2300      	movs	r3, #0
 8020366:	f7e0 fbaf 	bl	8000ac8 <__aeabi_dcmpgt>
 802036a:	2800      	cmp	r0, #0
 802036c:	d0c0      	beq.n	80202f0 <floor+0x48>
 802036e:	2c00      	cmp	r4, #0
 8020370:	da0a      	bge.n	8020388 <floor+0xe0>
 8020372:	2e14      	cmp	r6, #20
 8020374:	d101      	bne.n	802037a <floor+0xd2>
 8020376:	3401      	adds	r4, #1
 8020378:	e006      	b.n	8020388 <floor+0xe0>
 802037a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 802037e:	2301      	movs	r3, #1
 8020380:	40b3      	lsls	r3, r6
 8020382:	441d      	add	r5, r3
 8020384:	4545      	cmp	r5, r8
 8020386:	d3f6      	bcc.n	8020376 <floor+0xce>
 8020388:	ea25 0507 	bic.w	r5, r5, r7
 802038c:	e7b0      	b.n	80202f0 <floor+0x48>
 802038e:	2500      	movs	r5, #0
 8020390:	462c      	mov	r4, r5
 8020392:	e7ad      	b.n	80202f0 <floor+0x48>
 8020394:	f3af 8000 	nop.w
 8020398:	8800759c 	.word	0x8800759c
 802039c:	7e37e43c 	.word	0x7e37e43c
 80203a0:	bff00000 	.word	0xbff00000
 80203a4:	000fffff 	.word	0x000fffff

080203a8 <_init>:
 80203a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80203aa:	bf00      	nop
 80203ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80203ae:	bc08      	pop	{r3}
 80203b0:	469e      	mov	lr, r3
 80203b2:	4770      	bx	lr

080203b4 <_fini>:
 80203b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80203b6:	bf00      	nop
 80203b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80203ba:	bc08      	pop	{r3}
 80203bc:	469e      	mov	lr, r3
 80203be:	4770      	bx	lr
