#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 25 00:53:20 2020
# Process ID: 11316
# Current directory: D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1
# Command line: vivado.exe -log vga_draw.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_draw.tcl
# Log file: D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/vga_draw.vds
# Journal file: D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_draw.tcl -notrace
Command: synth_design -top vga_draw -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 405.285 ; gain = 101.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_draw' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_draw.v:23]
INFO: [Synth 8-638] synthesizing module 'Mode_Selector' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Mode_Selecter.v:23]
	Parameter period bound to: 133 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Serial_Interface' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Serial_Interface.v:22]
	Parameter period bound to: 133 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Serial_Interface' (1#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Serial_Interface.v:22]
INFO: [Synth 8-638] synthesizing module 'Command_Parser' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Command_Parser.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Command_Parser.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Command_Parser.v:70]
INFO: [Synth 8-256] done synthesizing module 'Command_Parser' (2#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Command_Parser.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mode_Selector' (3#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Mode_Selecter.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'color' does not match port width (12) of module 'Mode_Selector' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_draw.v:53]
INFO: [Synth 8-638] synthesizing module 'vga_pll' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/realtime/vga_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'vga_pll' (4#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/realtime/vga_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_driver.v:23]
	Parameter H_SYNC bound to: 10'b0001100000 
	Parameter H_BACK bound to: 10'b0000110000 
	Parameter H_DISP bound to: 10'b1010000000 
	Parameter H_FRONT bound to: 10'b0000010000 
	Parameter H_TOTAL bound to: 10'b1100100000 
	Parameter V_SYNC bound to: 10'b0000000010 
	Parameter V_BACK bound to: 10'b0000100001 
	Parameter V_DISP bound to: 10'b0111100000 
	Parameter V_FRONT bound to: 10'b0000001010 
	Parameter V_TOTAL bound to: 10'b1000001101 
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (5#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_driver.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_display_draw' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_display_draw.v:23]
INFO: [Synth 8-638] synthesizing module 'draw_point' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_point.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_point' (6#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_point.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'color' does not match port width (12) of module 'draw_point' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_display_draw.v:105]
INFO: [Synth 8-638] synthesizing module 'draw_line' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_line.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_line' (7#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_line.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'color' does not match port width (12) of module 'draw_line' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_display_draw.v:123]
INFO: [Synth 8-638] synthesizing module 'draw_circle' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_circle.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_circle' (8#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_circle.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'color' does not match port width (12) of module 'draw_circle' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_display_draw.v:139]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_rect.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (9#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_rect.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'color' does not match port width (12) of module 'draw_rect' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_display_draw.v:156]
WARNING: [Synth 8-350] instance 'u_draw_rect' of module 'draw_rect' requires 13 connections, but only 11 given [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_display_draw.v:148]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (10#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_display_draw' (11#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_display_draw.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'color' does not match port width (10) of module 'vga_display_draw' [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_draw.v:90]
INFO: [Synth 8-256] done synthesizing module 'vga_draw' (12#1) [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_draw.v:23]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[4]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[3]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port H_DISP[0]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[4]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[3]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port V_DISP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 457.461 ; gain = 153.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 457.461 ; gain = 153.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/dcp2/clk_wiz_0_in_context.xdc] for cell 'u_vag_pll'
Finished Parsing XDC File [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/dcp2/clk_wiz_0_in_context.xdc] for cell 'u_vag_pll'
Parsing XDC File [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'u_vga_display_draw/bram_inst'
Finished Parsing XDC File [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'u_vga_display_draw/bram_inst'
Parsing XDC File [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/constrs_1/new/VGA_Dis_Cs.xdc]
Finished Parsing XDC File [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/constrs_1/new/VGA_Dis_Cs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/constrs_1/new/VGA_Dis_Cs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_draw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_draw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 814.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 814.445 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 814.445 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/dcp2/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/.Xil/Vivado-11316-AIRCRAFT-CARRIER/dcp2/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_vag_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_vga_display_draw/bram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 814.445 ; gain = 510.363
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt0_reg was removed.  [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Serial_Interface.v:59]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Serial_Interface.v:77]
INFO: [Synth 8-5545] ROM "cmd_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ena" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "choice" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_h_reg was removed.  [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_driver.v:60]
WARNING: [Synth 8-6014] Unused sequential element cnt_v_reg was removed.  [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_driver.v:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_line.v:58]
INFO: [Synth 8-5544] ROM "ena_point" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ena_point" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wea" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 814.445 ; gain = 510.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 6     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                10x33  Multipliers := 2     
	                33x33  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Serial_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Command_Parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module Mode_Selector 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                3 Bit    Registers := 1     
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module draw_point 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module draw_line 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Multipliers : 
	                10x33  Multipliers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module draw_circle 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Multipliers : 
	                33x33  Multipliers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module draw_rect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module vga_display_draw 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ena" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u_vga_driver/cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_vga_display_draw/wea" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_line.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_line.v:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_circle.v:51]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/draw_circle.v:50]
WARNING: [Synth 8-6014] Unused sequential element MSr/SI/cnt1_reg was removed.  [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Serial_Interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element MSr/SI/cnt0_reg was removed.  [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Serial_Interface.v:59]
WARNING: [Synth 8-6014] Unused sequential element u_vga_driver/cnt_h_reg was removed.  [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_driver.v:60]
WARNING: [Synth 8-6014] Unused sequential element u_vga_driver/cnt_v_reg was removed.  [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/vga_driver.v:61]
DSP Report: Generating DSP u_vga_display_draw/u_draw_line/a2, operation Mode is: A*B.
DSP Report: operator u_vga_display_draw/u_draw_line/a2 is absorbed into DSP u_vga_display_draw/u_draw_line/a2.
DSP Report: operator u_vga_display_draw/u_draw_line/a2 is absorbed into DSP u_vga_display_draw/u_draw_line/a2.
DSP Report: Generating DSP u_vga_display_draw/u_draw_line/a2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_vga_display_draw/u_draw_line/a2 is absorbed into DSP u_vga_display_draw/u_draw_line/a2.
DSP Report: operator u_vga_display_draw/u_draw_line/a2 is absorbed into DSP u_vga_display_draw/u_draw_line/a2.
DSP Report: Generating DSP u_vga_display_draw/u_draw_line/a1, operation Mode is: A*B.
DSP Report: operator u_vga_display_draw/u_draw_line/a1 is absorbed into DSP u_vga_display_draw/u_draw_line/a1.
DSP Report: operator u_vga_display_draw/u_draw_line/a1 is absorbed into DSP u_vga_display_draw/u_draw_line/a1.
DSP Report: Generating DSP u_vga_display_draw/u_draw_line/a1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_vga_display_draw/u_draw_line/a1 is absorbed into DSP u_vga_display_draw/u_draw_line/a1.
DSP Report: operator u_vga_display_draw/u_draw_line/a1 is absorbed into DSP u_vga_display_draw/u_draw_line/a1.
DSP Report: Generating DSP u_vga_display_draw/u_draw_line/b, operation Mode is: A*B.
DSP Report: operator u_vga_display_draw/u_draw_line/b is absorbed into DSP u_vga_display_draw/u_draw_line/b.
DSP Report: operator u_vga_display_draw/u_draw_line/b is absorbed into DSP u_vga_display_draw/u_draw_line/b.
DSP Report: Generating DSP u_vga_display_draw/u_draw_line/b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_vga_display_draw/u_draw_line/b is absorbed into DSP u_vga_display_draw/u_draw_line/b.
DSP Report: operator u_vga_display_draw/u_draw_line/b is absorbed into DSP u_vga_display_draw/u_draw_line/b.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_3, operation Mode is: A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_3 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_3.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_2, operation Mode is: A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_2 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_2.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_2 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_2.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_2 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_2.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_2 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_2.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_2, operation Mode is: A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_2 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_2.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_2 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_2.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_2 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_2.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_2 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_2.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_1, operation Mode is: A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_1 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_1.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_1 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_1.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_1 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_1.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_1 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_1.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_1, operation Mode is: A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_1 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_1.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_1 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_1.
DSP Report: Generating DSP u_vga_display_draw/u_draw_circle/multi_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_1 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_1.
DSP Report: operator u_vga_display_draw/u_draw_circle/multi_1 is absorbed into DSP u_vga_display_draw/u_draw_circle/multi_1.
DSP Report: Generating DSP u_vga_display_draw/R_ram_addr_a0, operation Mode is: C+A*(B:0x280).
DSP Report: operator u_vga_display_draw/R_ram_addr_a0 is absorbed into DSP u_vga_display_draw/R_ram_addr_a0.
DSP Report: operator u_vga_display_draw/R_ram_addr_a1 is absorbed into DSP u_vga_display_draw/R_ram_addr_a0.
INFO: [Synth 8-3886] merging instance 'u_vga_display_draw/u_draw_point/pixel_data_reg[10]' (FDCE) to 'u_vga_display_draw/u_draw_point/pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_vga_display_draw/u_draw_line/pixel_data_reg[10]' (FDCE) to 'u_vga_display_draw/u_draw_line/pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_vga_display_draw/u_draw_circle/pixel_data_reg[10]' (FDCE) to 'u_vga_display_draw/u_draw_circle/pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_vga_display_draw/u_draw_rect/pixel_data_reg[10]' (FDCE) to 'u_vga_display_draw/u_draw_rect/pixel_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vga_display_draw/u_draw_point/pixel_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vga_display_draw/u_draw_line/pixel_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vga_display_draw/u_draw_circle/pixel_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vga_display_draw/u_draw_rect/pixel_data_reg[11] )
WARNING: [Synth 8-3332] Sequential element (MSr/CmdPsr/color_reg[11]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (MSr/CmdPsr/color_reg[10]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (MSr/color_reg[11]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (MSr/color_reg[10]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (u_vga_display_draw/u_draw_point/pixel_data_reg[11]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (u_vga_display_draw/u_draw_line/pixel_data_reg[11]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (u_vga_display_draw/u_draw_circle/pixel_data_reg[11]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (u_vga_display_draw/u_draw_rect/pixel_data_reg[11]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (u_vga_display_draw/pixel_data_temp_reg[11]) is unused and will be removed from module vga_draw.
WARNING: [Synth 8-3332] Sequential element (u_vga_display_draw/pixel_data_temp_reg[10]) is unused and will be removed from module vga_draw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 814.445 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_draw         | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | (PCIN>>17)+A*B | 17     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | (PCIN>>17)+A*B | 17     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_line        | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_line        | (PCIN>>17)+A*B | 16     | 11     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle      | A*B            | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_draw         | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_display_draw | C+A*(B:0x280)  | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_vag_pll/clk_out1' to pin 'u_vag_pll/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 867.961 ; gain = 563.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 907.148 ; gain = 603.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Mode_Selecter.v:52]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Mode_Selecter.v:52]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Mode_Selecter.v:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Mode_Selecter.v:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Mode_Selecter.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.srcs/sources_1/new/Mode_Selecter.v:55]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 922.020 ; gain = 617.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 922.020 ; gain = 617.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 922.020 ; gain = 617.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 922.020 ; gain = 617.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 922.020 ; gain = 617.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 922.020 ; gain = 617.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 922.020 ; gain = 617.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vga_pll       |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |vga_pll       |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |   144|
|5     |DSP48E1       |    13|
|6     |DSP48E1_1     |     1|
|7     |LUT1          |   191|
|8     |LUT2          |   256|
|9     |LUT3          |    53|
|10    |LUT4          |   169|
|11    |LUT5          |    95|
|12    |LUT6          |   157|
|13    |FDCE          |   330|
|14    |FDPE          |     3|
|15    |IBUF          |     2|
|16    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |  1444|
|2     |  MSr                |Mode_Selector    |   759|
|3     |    CmdPsr           |Command_Parser   |   523|
|4     |    SI               |Serial_Interface |    95|
|5     |  u_vga_display_draw |vga_display_draw |   506|
|6     |    u_draw_circle    |draw_circle      |   139|
|7     |    u_draw_line      |draw_line        |   181|
|8     |    u_draw_point     |draw_point       |    13|
|9     |    u_draw_rect      |draw_rect        |    34|
|10    |  u_vga_driver       |vga_driver       |   158|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 922.020 ; gain = 617.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 922.020 ; gain = 260.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 922.020 ; gain = 617.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 922.020 ; gain = 629.406
INFO: [Common 17-1381] The checkpoint 'D:/Documents/ILoveStudy/VivadoProjects/VGA3/VGA/VGA_imageDEMO/VGA_imageDEMO.runs/synth_1/vga_draw.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_draw_utilization_synth.rpt -pb vga_draw_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 922.020 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 25 00:54:08 2020...
