# UVM_TestBench_for_Logic_gates
Complete UVM TestBecnh For Verification Of All Logic Gates 


Edaplayground Link : https://www.edaplayground.com/x/SvYN

Includes:
-- Coverage Component
-- Scoreboard Component
-- TB Architecture


TestBench Architecture : 

![LOGIC GATES TB ARCHITECTURE](https://user-images.githubusercontent.com/82656806/121899169-c95fd000-cd41-11eb-90a7-07252ea9015c.png)


Output Result : 

![output result](https://user-images.githubusercontent.com/82656806/121899658-40956400-cd42-11eb-9134-4df88851a848.png)
