Analysis & Synthesis report for UART_1
Mon Jan 15 13:08:47 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |UART_1|top_state
 11. State Machine - |UART_1|uart_tx:tx_side|tx_state
 12. State Machine - |UART_1|uart_rx:rx_side|rx_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component
 19. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated
 20. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p
 21. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p
 22. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram
 23. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 24. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 25. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_brp
 26. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_bwp
 27. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 28. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 29. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component
 30. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated
 31. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p
 32. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p
 33. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram
 34. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_brp
 35. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_bwp
 36. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 37. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5
 38. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 39. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8
 40. Source assignments for sld_signaltap:auto_signaltap_0
 41. Parameter Settings for User Entity Instance: uart_pll:pll_for_uart|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: rx_fifo:fifo_rx|dcfifo:dcfifo_component
 43. Parameter Settings for User Entity Instance: tx_fifo:fifo_tx|dcfifo:dcfifo_component
 44. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 45. altpll Parameter Settings by Entity Instance
 46. dcfifo Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "tx_fifo:fifo_tx"
 48. Port Connectivity Checks: "rx_fifo:fifo_rx"
 49. Signal Tap Logic Analyzer Settings
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Connections to In-System Debugging Instance "auto_signaltap_0"
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 15 13:08:47 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; UART_1                                      ;
; Top-level Entity Name              ; UART_1                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,264                                       ;
;     Total combinational functions  ; 854                                         ;
;     Dedicated logic registers      ; 893                                         ;
; Total registers                    ; 893                                         ;
; Total pins                         ; 55                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 17,408                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; UART_1             ; UART_1             ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; uart_tx.vhd                                                        ; yes             ; User VHDL File                               ; C:/Quartus/UART_1/uart_tx.vhd                                                            ;             ;
; uart_rx.vhd                                                        ; yes             ; User VHDL File                               ; C:/Quartus/UART_1/uart_rx.vhd                                                            ;             ;
; UART_1.vhd                                                         ; yes             ; User VHDL File                               ; C:/Quartus/UART_1/UART_1.vhd                                                             ;             ;
; uart_pll.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Quartus/UART_1/uart_pll.vhd                                                           ;             ;
; rx_fifo.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Quartus/UART_1/rx_fifo.vhd                                                            ;             ;
; tx_fifo.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Quartus/UART_1/tx_fifo.vhd                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/uart_pll_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/uart_pll_altpll.v                                                   ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                 ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                      ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                    ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                       ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc               ;             ;
; db/dcfifo_qjj1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/dcfifo_qjj1.tdf                                                     ;             ;
; db/a_gray2bin_kra.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/a_gray2bin_kra.tdf                                                  ;             ;
; db/a_graycounter_jg6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/a_graycounter_jg6.tdf                                               ;             ;
; db/a_graycounter_fub.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/a_graycounter_fub.tdf                                               ;             ;
; db/altsyncram_e761.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/altsyncram_e761.tdf                                                 ;             ;
; db/alt_synch_pipe_0ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/alt_synch_pipe_0ol.tdf                                              ;             ;
; db/dffpipe_hd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/dffpipe_hd9.tdf                                                     ;             ;
; db/dffpipe_gd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/dffpipe_gd9.tdf                                                     ;             ;
; db/alt_synch_pipe_1ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/alt_synch_pipe_1ol.tdf                                              ;             ;
; db/dffpipe_id9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/dffpipe_id9.tdf                                                     ;             ;
; db/cmpr_5h5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/cmpr_5h5.tdf                                                        ;             ;
; db/dcfifo_7jj1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/dcfifo_7jj1.tdf                                                     ;             ;
; db/alt_synch_pipe_2ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/alt_synch_pipe_2ol.tdf                                              ;             ;
; db/dffpipe_jd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/dffpipe_jd9.tdf                                                     ;             ;
; db/alt_synch_pipe_3ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/alt_synch_pipe_3ol.tdf                                              ;             ;
; db/dffpipe_kd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/dffpipe_kd9.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; db/altsyncram_0l14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/altsyncram_0l14.tdf                                                 ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_f7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/mux_f7c.tdf                                                         ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                        ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/decode_3af.tdf                                                      ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_2rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/cntr_2rh.tdf                                                        ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/cmpr_grb.tdf                                                        ;             ;
; db/cntr_uji.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/cntr_uji.tdf                                                        ;             ;
; db/cntr_3rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/cntr_3rh.tdf                                                        ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/cmpr_hrb.tdf                                                        ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/cntr_odi.tdf                                                        ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Quartus/UART_1/db/cmpr_drb.tdf                                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldfdb02323/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Quartus/UART_1/db/ip/sldfdb02323/alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab.v                 ; alt_sld_fab ;
; db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; alt_sld_fab ;
; db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; alt_sld_fab ;
; db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; alt_sld_fab ;
; db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,264                    ;
;                                             ;                          ;
; Total combinational functions               ; 854                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 353                      ;
;     -- 3 input functions                    ; 199                      ;
;     -- <=2 input functions                  ; 302                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 675                      ;
;     -- arithmetic mode                      ; 179                      ;
;                                             ;                          ;
; Total registers                             ; 893                      ;
;     -- Dedicated logic registers            ; 893                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 55                       ;
; Total memory bits                           ; 17408                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 376                      ;
; Total fan-out                               ; 6314                     ;
; Average fan-out                             ; 3.33                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |UART_1                                                                                                                                 ; 854 (32)            ; 893 (13)                  ; 17408       ; 0          ; 0            ; 0       ; 0         ; 55   ; 0            ; 0          ; |UART_1                                                                                                                                                                                                                                                                                                                                            ; UART_1                            ; work         ;
;    |rx_fifo:fifo_rx|                                                                                                                    ; 51 (0)              ; 89 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx                                                                                                                                                                                                                                                                                                                            ; rx_fifo                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 51 (0)              ; 89 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                    ; dcfifo                            ; work         ;
;          |dcfifo_qjj1:auto_generated|                                                                                                   ; 51 (6)              ; 89 (27)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated                                                                                                                                                                                                                                                                         ; dcfifo_qjj1                       ; work         ;
;             |a_graycounter_fub:wrptr_g1p|                                                                                               ; 16 (16)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p                                                                                                                                                                                                                                             ; a_graycounter_fub                 ; work         ;
;             |a_graycounter_jg6:rdptr_g1p|                                                                                               ; 18 (18)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p                                                                                                                                                                                                                                             ; a_graycounter_jg6                 ; work         ;
;             |alt_synch_pipe_0ol:rs_dgwp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                              ; alt_synch_pipe_0ol                ; work         ;
;                |dffpipe_hd9:dffpipe12|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                                                                                                                        ; dffpipe_hd9                       ; work         ;
;             |alt_synch_pipe_1ol:ws_dgrp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                              ; alt_synch_pipe_1ol                ; work         ;
;                |dffpipe_id9:dffpipe16|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16                                                                                                                                                                                                                        ; dffpipe_id9                       ; work         ;
;             |altsyncram_e761:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram                                                                                                                                                                                                                                                ; altsyncram_e761                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                                                                                                                                                                ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                                                                                                                                                                 ; cmpr_5h5                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 377 (2)             ; 485 (26)                  ; 13312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 375 (0)             ; 459 (0)                   ; 13312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 375 (88)            ; 459 (132)                 ; 13312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_f7c:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_f7c:auto_generated                                                                                                                              ; mux_f7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 13312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0l14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 13312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0l14:auto_generated                                                                                                                                                 ; altsyncram_0l14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 32 (1)              ; 81 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 26 (0)              ; 65 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 26 (0)              ; 26 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 91 (10)             ; 75 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_2rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2rh:auto_generated                                                             ; cntr_2rh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_uji:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_uji:auto_generated                                                                                      ; cntr_uji                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_3rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3rh:auto_generated                                                                            ; cntr_3rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |tx_fifo:fifo_tx|                                                                                                                    ; 53 (0)              ; 89 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx                                                                                                                                                                                                                                                                                                                            ; tx_fifo                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 53 (0)              ; 89 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                    ; dcfifo                            ; work         ;
;          |dcfifo_7jj1:auto_generated|                                                                                                   ; 53 (7)              ; 89 (27)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated                                                                                                                                                                                                                                                                         ; dcfifo_7jj1                       ; work         ;
;             |a_graycounter_fub:wrptr_g1p|                                                                                               ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p                                                                                                                                                                                                                                             ; a_graycounter_fub                 ; work         ;
;             |a_graycounter_jg6:rdptr_g1p|                                                                                               ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p                                                                                                                                                                                                                                             ; a_graycounter_jg6                 ; work         ;
;             |alt_synch_pipe_2ol:rs_dgwp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                              ; alt_synch_pipe_2ol                ; work         ;
;                |dffpipe_jd9:dffpipe5|                                                                                                   ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5                                                                                                                                                                                                                         ; dffpipe_jd9                       ; work         ;
;             |alt_synch_pipe_3ol:ws_dgrp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                              ; alt_synch_pipe_3ol                ; work         ;
;                |dffpipe_kd9:dffpipe8|                                                                                                   ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8                                                                                                                                                                                                                         ; dffpipe_kd9                       ; work         ;
;             |altsyncram_e761:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram                                                                                                                                                                                                                                                ; altsyncram_e761                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                                                                                                                                                                ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                                                                                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                                                                                                                                                                 ; cmpr_5h5                          ; work         ;
;    |uart_pll:pll_for_uart|                                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|uart_pll:pll_for_uart                                                                                                                                                                                                                                                                                                                      ; uart_pll                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|uart_pll:pll_for_uart|altpll:altpll_component                                                                                                                                                                                                                                                                                              ; altpll                            ; work         ;
;          |uart_pll_altpll:auto_generated|                                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated                                                                                                                                                                                                                                                               ; uart_pll_altpll                   ; work         ;
;    |uart_rx:rx_side|                                                                                                                    ; 116 (116)           ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|uart_rx:rx_side                                                                                                                                                                                                                                                                                                                            ; uart_rx                           ; work         ;
;    |uart_tx:tx_side|                                                                                                                    ; 100 (100)           ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_1|uart_tx:tx_side                                                                                                                                                                                                                                                                                                                            ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0l14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312 ; None ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UART_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |UART_1|rx_fifo:fifo_rx                                                                                                                                                                                                                                                     ; rx_fifo.vhd     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |UART_1|tx_fifo:fifo_tx                                                                                                                                                                                                                                                     ; tx_fifo.vhd     ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |UART_1|uart_pll:pll_for_uart                                                                                                                                                                                                                                               ; uart_pll.vhd    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_1|top_state                                                                                           ;
+-----------------------+-----------------------+---------------------+----------------+---------------------+----------------+
; Name                  ; top_state.ADJUST_CASE ; top_state.WAIT_ROOM ; top_state.SEND ; top_state.READ_FIFO ; top_state.IDLE ;
+-----------------------+-----------------------+---------------------+----------------+---------------------+----------------+
; top_state.IDLE        ; 0                     ; 0                   ; 0              ; 0                   ; 0              ;
; top_state.READ_FIFO   ; 0                     ; 0                   ; 0              ; 1                   ; 1              ;
; top_state.SEND        ; 0                     ; 0                   ; 1              ; 0                   ; 1              ;
; top_state.WAIT_ROOM   ; 0                     ; 1                   ; 0              ; 0                   ; 1              ;
; top_state.ADJUST_CASE ; 1                     ; 0                   ; 0              ; 0                   ; 1              ;
+-----------------------+-----------------------+---------------------+----------------+---------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_1|uart_tx:tx_side|tx_state                                                                  ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+
; Name                ; tx_state.ERR ; tx_state.SEND_BIT ; tx_state.STORE_DATA ; tx_state.READ_FIFO ; tx_state.IDLE ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+
; tx_state.IDLE       ; 0            ; 0                 ; 0                   ; 0                  ; 0             ;
; tx_state.READ_FIFO  ; 0            ; 0                 ; 0                   ; 1                  ; 1             ;
; tx_state.STORE_DATA ; 0            ; 0                 ; 1                   ; 0                  ; 1             ;
; tx_state.SEND_BIT   ; 0            ; 1                 ; 0                   ; 0                  ; 1             ;
; tx_state.ERR        ; 1            ; 0                 ; 0                   ; 0                  ; 1             ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |UART_1|uart_rx:rx_side|rx_state                     ;
+-------------------+--------------+-------------------+---------------+
; Name              ; rx_state.ERR ; rx_state.READ_BIT ; rx_state.IDLE ;
+-------------------+--------------+-------------------+---------------+
; rx_state.IDLE     ; 0            ; 0                 ; 0             ;
; rx_state.READ_BIT ; 0            ; 1                 ; 1             ;
; rx_state.ERR      ; 1            ; 0                 ; 1             ;
+-------------------+--------------+-------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[8]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[6]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[7]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[4]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[5]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[2]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[3]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[0]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[1]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[8]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[6]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[7]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[4]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[2]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[3]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[0]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[1]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[8]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[6]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[7]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[4]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[5]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[2]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[3]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[0]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[1]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[8]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[6]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[7]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[4]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[5]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[2]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[3]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[0]   ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[1]   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 72                                                                                      ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+---------------------------------------+-----------------------------------------+
; Register name                         ; Reason for Removal                      ;
+---------------------------------------+-----------------------------------------+
; uart_rx:rx_side|shift[3]              ; Merged with uart_rx:rx_side|data_out[3] ;
; uart_rx:rx_side|shift[2]              ; Merged with uart_rx:rx_side|data_out[2] ;
; uart_rx:rx_side|shift[1]              ; Merged with uart_rx:rx_side|data_out[1] ;
; uart_rx:rx_side|shift[7]              ; Merged with uart_rx:rx_side|data_out[7] ;
; uart_rx:rx_side|shift[6]              ; Merged with uart_rx:rx_side|data_out[6] ;
; uart_rx:rx_side|shift[5]              ; Merged with uart_rx:rx_side|data_out[5] ;
; uart_rx:rx_side|shift[4]              ; Merged with uart_rx:rx_side|data_out[4] ;
; Total Number of Removed Registers = 7 ;                                         ;
+---------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 893   ;
; Number of registers using Synchronous Clear  ; 114   ;
; Number of registers using Synchronous Load   ; 98    ;
; Number of registers using Asynchronous Clear ; 387   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 524   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_tx:tx_side|tx_wire                                                                                                                                                                                                                                                                                                         ; 2       ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a0                                                                                                                                                                                                                       ; 8       ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a0                                                                                                                                                                                                                       ; 6       ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|parity6                                                                                                                                                                                                                          ; 5       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a0                                                                                                                                                                                                                       ; 7       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a0                                                                                                                                                                                                                       ; 7       ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|parity9                                                                                                                                                                                                                          ; 4       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|parity9                                                                                                                                                                                                                          ; 5       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p|parity6                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |UART_1|uart_rx:rx_side|data_out[0]    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |UART_1|uart_tx:tx_side|data_stored[6] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |UART_1|uart_rx:rx_side|sample_cnt[31] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |UART_1|tx_data[3]                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |UART_1|tx_data[6]                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |UART_1|uart_rx:rx_side|bit_cnt[5]     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |UART_1|uart_tx:tx_side|tx_state       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |UART_1|uart_tx:tx_side|tx_state       ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |UART_1|uart_rx:rx_side|rx_state       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+----------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_pll:pll_for_uart|altpll:altpll_component ;
+-------------------------------+----------------------------+-------------------------------+
; Parameter Name                ; Value                      ; Type                          ;
+-------------------------------+----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                       ;
; PLL_TYPE                      ; AUTO                       ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=uart_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 100000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                       ;
; LOCK_HIGH                     ; 1                          ; Untyped                       ;
; LOCK_LOW                      ; 1                          ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                       ;
; SKIP_VCO                      ; OFF                        ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                       ;
; BANDWIDTH                     ; 0                          ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                       ;
; DOWN_SPREAD                   ; 0                          ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 48                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 6                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 3125                       ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 3125                       ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                       ;
; DPA_DIVIDER                   ; 0                          ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; VCO_MIN                       ; 0                          ; Untyped                       ;
; VCO_MAX                       ; 0                          ; Untyped                       ;
; VCO_CENTER                    ; 0                          ; Untyped                       ;
; PFD_MIN                       ; 0                          ; Untyped                       ;
; PFD_MAX                       ; 0                          ; Untyped                       ;
; M_INITIAL                     ; 0                          ; Untyped                       ;
; M                             ; 0                          ; Untyped                       ;
; N                             ; 1                          ; Untyped                       ;
; M2                            ; 1                          ; Untyped                       ;
; N2                            ; 1                          ; Untyped                       ;
; SS                            ; 1                          ; Untyped                       ;
; C0_HIGH                       ; 0                          ; Untyped                       ;
; C1_HIGH                       ; 0                          ; Untyped                       ;
; C2_HIGH                       ; 0                          ; Untyped                       ;
; C3_HIGH                       ; 0                          ; Untyped                       ;
; C4_HIGH                       ; 0                          ; Untyped                       ;
; C5_HIGH                       ; 0                          ; Untyped                       ;
; C6_HIGH                       ; 0                          ; Untyped                       ;
; C7_HIGH                       ; 0                          ; Untyped                       ;
; C8_HIGH                       ; 0                          ; Untyped                       ;
; C9_HIGH                       ; 0                          ; Untyped                       ;
; C0_LOW                        ; 0                          ; Untyped                       ;
; C1_LOW                        ; 0                          ; Untyped                       ;
; C2_LOW                        ; 0                          ; Untyped                       ;
; C3_LOW                        ; 0                          ; Untyped                       ;
; C4_LOW                        ; 0                          ; Untyped                       ;
; C5_LOW                        ; 0                          ; Untyped                       ;
; C6_LOW                        ; 0                          ; Untyped                       ;
; C7_LOW                        ; 0                          ; Untyped                       ;
; C8_LOW                        ; 0                          ; Untyped                       ;
; C9_LOW                        ; 0                          ; Untyped                       ;
; C0_INITIAL                    ; 0                          ; Untyped                       ;
; C1_INITIAL                    ; 0                          ; Untyped                       ;
; C2_INITIAL                    ; 0                          ; Untyped                       ;
; C3_INITIAL                    ; 0                          ; Untyped                       ;
; C4_INITIAL                    ; 0                          ; Untyped                       ;
; C5_INITIAL                    ; 0                          ; Untyped                       ;
; C6_INITIAL                    ; 0                          ; Untyped                       ;
; C7_INITIAL                    ; 0                          ; Untyped                       ;
; C8_INITIAL                    ; 0                          ; Untyped                       ;
; C9_INITIAL                    ; 0                          ; Untyped                       ;
; C0_MODE                       ; BYPASS                     ; Untyped                       ;
; C1_MODE                       ; BYPASS                     ; Untyped                       ;
; C2_MODE                       ; BYPASS                     ; Untyped                       ;
; C3_MODE                       ; BYPASS                     ; Untyped                       ;
; C4_MODE                       ; BYPASS                     ; Untyped                       ;
; C5_MODE                       ; BYPASS                     ; Untyped                       ;
; C6_MODE                       ; BYPASS                     ; Untyped                       ;
; C7_MODE                       ; BYPASS                     ; Untyped                       ;
; C8_MODE                       ; BYPASS                     ; Untyped                       ;
; C9_MODE                       ; BYPASS                     ; Untyped                       ;
; C0_PH                         ; 0                          ; Untyped                       ;
; C1_PH                         ; 0                          ; Untyped                       ;
; C2_PH                         ; 0                          ; Untyped                       ;
; C3_PH                         ; 0                          ; Untyped                       ;
; C4_PH                         ; 0                          ; Untyped                       ;
; C5_PH                         ; 0                          ; Untyped                       ;
; C6_PH                         ; 0                          ; Untyped                       ;
; C7_PH                         ; 0                          ; Untyped                       ;
; C8_PH                         ; 0                          ; Untyped                       ;
; C9_PH                         ; 0                          ; Untyped                       ;
; L0_HIGH                       ; 1                          ; Untyped                       ;
; L1_HIGH                       ; 1                          ; Untyped                       ;
; G0_HIGH                       ; 1                          ; Untyped                       ;
; G1_HIGH                       ; 1                          ; Untyped                       ;
; G2_HIGH                       ; 1                          ; Untyped                       ;
; G3_HIGH                       ; 1                          ; Untyped                       ;
; E0_HIGH                       ; 1                          ; Untyped                       ;
; E1_HIGH                       ; 1                          ; Untyped                       ;
; E2_HIGH                       ; 1                          ; Untyped                       ;
; E3_HIGH                       ; 1                          ; Untyped                       ;
; L0_LOW                        ; 1                          ; Untyped                       ;
; L1_LOW                        ; 1                          ; Untyped                       ;
; G0_LOW                        ; 1                          ; Untyped                       ;
; G1_LOW                        ; 1                          ; Untyped                       ;
; G2_LOW                        ; 1                          ; Untyped                       ;
; G3_LOW                        ; 1                          ; Untyped                       ;
; E0_LOW                        ; 1                          ; Untyped                       ;
; E1_LOW                        ; 1                          ; Untyped                       ;
; E2_LOW                        ; 1                          ; Untyped                       ;
; E3_LOW                        ; 1                          ; Untyped                       ;
; L0_INITIAL                    ; 1                          ; Untyped                       ;
; L1_INITIAL                    ; 1                          ; Untyped                       ;
; G0_INITIAL                    ; 1                          ; Untyped                       ;
; G1_INITIAL                    ; 1                          ; Untyped                       ;
; G2_INITIAL                    ; 1                          ; Untyped                       ;
; G3_INITIAL                    ; 1                          ; Untyped                       ;
; E0_INITIAL                    ; 1                          ; Untyped                       ;
; E1_INITIAL                    ; 1                          ; Untyped                       ;
; E2_INITIAL                    ; 1                          ; Untyped                       ;
; E3_INITIAL                    ; 1                          ; Untyped                       ;
; L0_MODE                       ; BYPASS                     ; Untyped                       ;
; L1_MODE                       ; BYPASS                     ; Untyped                       ;
; G0_MODE                       ; BYPASS                     ; Untyped                       ;
; G1_MODE                       ; BYPASS                     ; Untyped                       ;
; G2_MODE                       ; BYPASS                     ; Untyped                       ;
; G3_MODE                       ; BYPASS                     ; Untyped                       ;
; E0_MODE                       ; BYPASS                     ; Untyped                       ;
; E1_MODE                       ; BYPASS                     ; Untyped                       ;
; E2_MODE                       ; BYPASS                     ; Untyped                       ;
; E3_MODE                       ; BYPASS                     ; Untyped                       ;
; L0_PH                         ; 0                          ; Untyped                       ;
; L1_PH                         ; 0                          ; Untyped                       ;
; G0_PH                         ; 0                          ; Untyped                       ;
; G1_PH                         ; 0                          ; Untyped                       ;
; G2_PH                         ; 0                          ; Untyped                       ;
; G3_PH                         ; 0                          ; Untyped                       ;
; E0_PH                         ; 0                          ; Untyped                       ;
; E1_PH                         ; 0                          ; Untyped                       ;
; E2_PH                         ; 0                          ; Untyped                       ;
; E3_PH                         ; 0                          ; Untyped                       ;
; M_PH                          ; 0                          ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; CLK0_COUNTER                  ; G0                         ; Untyped                       ;
; CLK1_COUNTER                  ; G0                         ; Untyped                       ;
; CLK2_COUNTER                  ; G0                         ; Untyped                       ;
; CLK3_COUNTER                  ; G0                         ; Untyped                       ;
; CLK4_COUNTER                  ; G0                         ; Untyped                       ;
; CLK5_COUNTER                  ; G0                         ; Untyped                       ;
; CLK6_COUNTER                  ; E0                         ; Untyped                       ;
; CLK7_COUNTER                  ; E1                         ; Untyped                       ;
; CLK8_COUNTER                  ; E2                         ; Untyped                       ;
; CLK9_COUNTER                  ; E3                         ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; M_TIME_DELAY                  ; 0                          ; Untyped                       ;
; N_TIME_DELAY                  ; 0                          ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                       ;
; VCO_POST_SCALE                ; 0                          ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                       ;
; CBXI_PARAMETER                ; uart_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                       ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                ;
+-------------------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_fifo:fifo_rx|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------+
; Parameter Name          ; Value       ; Type                                         ;
+-------------------------+-------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 8           ; Signed Integer                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                      ;
; USE_EAB                 ; ON          ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_qjj1 ; Untyped                                      ;
+-------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------+
; Parameter Name          ; Value       ; Type                                         ;
+-------------------------+-------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 8           ; Signed Integer                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                      ;
; USE_EAB                 ; ON          ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_7jj1 ; Untyped                                      ;
+-------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                               ; Signed Integer ;
; sld_data_bits                                   ; 13                                                              ; Untyped        ;
; sld_trigger_bits                                ; 13                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                               ; Untyped        ;
; sld_sample_depth                                ; 1024                                                            ; Untyped        ;
; sld_segment_size                                ; 1024                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                            ; String         ;
; sld_inversion_mask_length                       ; 63                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 13                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; uart_pll:pll_for_uart|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                         ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 2                                       ;
; Entity Instance            ; rx_fifo:fifo_rx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 8                                       ;
;     -- LPM_NUMWORDS        ; 256                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
; Entity Instance            ; tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 8                                       ;
;     -- LPM_NUMWORDS        ; 256                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
+----------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_fifo:fifo_tx"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_fifo:fifo_rx"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 13                  ; 13               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 55                          ;
; cycloneiii_ff         ; 317                         ;
;     CLR               ; 123                         ;
;     ENA               ; 26                          ;
;     ENA CLR           ; 56                          ;
;     ENA SCLR          ; 64                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 2                           ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 356                         ;
;     arith             ; 93                          ;
;         2 data inputs ; 93                          ;
;     normal            ; 263                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 148                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                      ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                                ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; MAX10_CLK1_50                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A     ;
; RX                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; RX                                  ; N/A     ;
; RX                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; RX                                  ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; top_state.IDLE                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_state.IDLE                      ; N/A     ;
; top_state.IDLE                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_state.IDLE                      ; N/A     ;
; top_state.READ_FIFO                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_state.READ_FIFO                 ; N/A     ;
; top_state.READ_FIFO                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_state.READ_FIFO                 ; N/A     ;
; top_state.SEND                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_state.SEND                      ; N/A     ;
; top_state.SEND                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_state.SEND                      ; N/A     ;
; top_state.WAIT_ROOM                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_state.WAIT_ROOM                 ; N/A     ;
; top_state.WAIT_ROOM                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_state.WAIT_ROOM                 ; N/A     ;
; uart_rx:rx_side|rx_state.ERR        ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_rx:rx_side|rx_state.ERR        ; N/A     ;
; uart_rx:rx_side|rx_state.ERR        ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_rx:rx_side|rx_state.ERR        ; N/A     ;
; uart_rx:rx_side|rx_state.IDLE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_rx:rx_side|rx_state.IDLE       ; N/A     ;
; uart_rx:rx_side|rx_state.IDLE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_rx:rx_side|rx_state.IDLE       ; N/A     ;
; uart_rx:rx_side|rx_state.READ_BIT   ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_rx:rx_side|rx_state.READ_BIT   ; N/A     ;
; uart_rx:rx_side|rx_state.READ_BIT   ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_rx:rx_side|rx_state.READ_BIT   ; N/A     ;
; uart_tx:tx_side|tx_state.ERR        ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.ERR        ; N/A     ;
; uart_tx:tx_side|tx_state.ERR        ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.ERR        ; N/A     ;
; uart_tx:tx_side|tx_state.IDLE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.IDLE       ; N/A     ;
; uart_tx:tx_side|tx_state.IDLE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.IDLE       ; N/A     ;
; uart_tx:tx_side|tx_state.READ_FIFO  ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.READ_FIFO  ; N/A     ;
; uart_tx:tx_side|tx_state.READ_FIFO  ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.READ_FIFO  ; N/A     ;
; uart_tx:tx_side|tx_state.SEND_BIT   ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.SEND_BIT   ; N/A     ;
; uart_tx:tx_side|tx_state.SEND_BIT   ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.SEND_BIT   ; N/A     ;
; uart_tx:tx_side|tx_state.STORE_DATA ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.STORE_DATA ; N/A     ;
; uart_tx:tx_side|tx_state.STORE_DATA ; post-fitting ; connected ; Top                            ; post-synthesis    ; uart_tx:tx_side|tx_state.STORE_DATA ; N/A     ;
+-------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jan 15 13:07:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_1 -c UART_1
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-rtl File: C:/Quartus/UART_1/uart_tx.vhd Line: 18
    Info (12023): Found entity 1: uart_tx File: C:/Quartus/UART_1/uart_tx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: uart_rx-rtl File: C:/Quartus/UART_1/uart_rx.vhd Line: 18
    Info (12023): Found entity 1: uart_rx File: C:/Quartus/UART_1/uart_rx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file uart_1.vhd
    Info (12022): Found design unit 1: UART_1-rtl File: C:/Quartus/UART_1/UART_1.vhd Line: 24
    Info (12023): Found entity 1: UART_1 File: C:/Quartus/UART_1/UART_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file uart_pll.vhd
    Info (12022): Found design unit 1: uart_pll-SYN File: C:/Quartus/UART_1/uart_pll.vhd Line: 54
    Info (12023): Found entity 1: uart_pll File: C:/Quartus/UART_1/uart_pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rx_fifo.vhd
    Info (12022): Found design unit 1: rx_fifo-SYN File: C:/Quartus/UART_1/rx_fifo.vhd Line: 59
    Info (12023): Found entity 1: rx_fifo File: C:/Quartus/UART_1/rx_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tx_fifo.vhd
    Info (12022): Found design unit 1: tx_fifo-SYN File: C:/Quartus/UART_1/tx_fifo.vhd Line: 59
    Info (12023): Found entity 1: tx_fifo File: C:/Quartus/UART_1/tx_fifo.vhd Line: 42
Info (12127): Elaborating entity "UART_1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at UART_1.vhd(103): object "wrusedw" assigned a value but never read File: C:/Quartus/UART_1/UART_1.vhd Line: 103
Info (12128): Elaborating entity "uart_pll" for hierarchy "uart_pll:pll_for_uart" File: C:/Quartus/UART_1/UART_1.vhd Line: 138
Info (12128): Elaborating entity "altpll" for hierarchy "uart_pll:pll_for_uart|altpll:altpll_component" File: C:/Quartus/UART_1/uart_pll.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "uart_pll:pll_for_uart|altpll:altpll_component" File: C:/Quartus/UART_1/uart_pll.vhd Line: 148
Info (12133): Instantiated megafunction "uart_pll:pll_for_uart|altpll:altpll_component" with the following parameter: File: C:/Quartus/UART_1/uart_pll.vhd Line: 148
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3125"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "48"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=uart_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v
    Info (12023): Found entity 1: uart_pll_altpll File: C:/Quartus/UART_1/db/uart_pll_altpll.v Line: 30
Info (12128): Elaborating entity "uart_pll_altpll" for hierarchy "uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:rx_side" File: C:/Quartus/UART_1/UART_1.vhd Line: 151
Info (12128): Elaborating entity "rx_fifo" for hierarchy "rx_fifo:fifo_rx" File: C:/Quartus/UART_1/UART_1.vhd Line: 161
Info (12128): Elaborating entity "dcfifo" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component" File: C:/Quartus/UART_1/rx_fifo.vhd Line: 104
Info (12130): Elaborated megafunction instantiation "rx_fifo:fifo_rx|dcfifo:dcfifo_component" File: C:/Quartus/UART_1/rx_fifo.vhd Line: 104
Info (12133): Instantiated megafunction "rx_fifo:fifo_rx|dcfifo:dcfifo_component" with the following parameter: File: C:/Quartus/UART_1/rx_fifo.vhd Line: 104
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qjj1.tdf
    Info (12023): Found entity 1: dcfifo_qjj1 File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_qjj1" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf
    Info (12023): Found entity 1: a_gray2bin_kra File: C:/Quartus/UART_1/db/a_gray2bin_kra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_kra" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_gray2bin_kra:wrptr_g_gray2bin" File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf
    Info (12023): Found entity 1: a_graycounter_jg6 File: C:/Quartus/UART_1/db/a_graycounter_jg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jg6" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p" File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf
    Info (12023): Found entity 1: a_graycounter_fub File: C:/Quartus/UART_1/db/a_graycounter_fub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fub" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p" File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e761.tdf
    Info (12023): Found entity 1: altsyncram_e761 File: C:/Quartus/UART_1/db/altsyncram_e761.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e761" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram" File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Quartus/UART_1/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Quartus/UART_1/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/Quartus/UART_1/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Quartus/UART_1/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_brp" File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Quartus/UART_1/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Quartus/UART_1/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16" File: C:/Quartus/UART_1/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: C:/Quartus/UART_1/db/cmpr_5h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:rdempty_eq_comp" File: C:/Quartus/UART_1/db/dcfifo_qjj1.tdf Line: 72
Info (12128): Elaborating entity "tx_fifo" for hierarchy "tx_fifo:fifo_tx" File: C:/Quartus/UART_1/UART_1.vhd Line: 228
Info (12128): Elaborating entity "dcfifo" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component" File: C:/Quartus/UART_1/tx_fifo.vhd Line: 104
Info (12130): Elaborated megafunction instantiation "tx_fifo:fifo_tx|dcfifo:dcfifo_component" File: C:/Quartus/UART_1/tx_fifo.vhd Line: 104
Info (12133): Instantiated megafunction "tx_fifo:fifo_tx|dcfifo:dcfifo_component" with the following parameter: File: C:/Quartus/UART_1/tx_fifo.vhd Line: 104
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7jj1.tdf
    Info (12023): Found entity 1: dcfifo_7jj1 File: C:/Quartus/UART_1/db/dcfifo_7jj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_7jj1" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: C:/Quartus/UART_1/db/alt_synch_pipe_2ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp" File: C:/Quartus/UART_1/db/dcfifo_7jj1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/Quartus/UART_1/db/dffpipe_jd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5" File: C:/Quartus/UART_1/db/alt_synch_pipe_2ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ol File: C:/Quartus/UART_1/db/alt_synch_pipe_3ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3ol" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp" File: C:/Quartus/UART_1/db/dcfifo_7jj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: C:/Quartus/UART_1/db/dffpipe_kd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8" File: C:/Quartus/UART_1/db/alt_synch_pipe_3ol.tdf Line: 34
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:tx_side" File: C:/Quartus/UART_1/UART_1.vhd Line: 243
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0l14.tdf
    Info (12023): Found entity 1: altsyncram_0l14 File: C:/Quartus/UART_1/db/altsyncram_0l14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf
    Info (12023): Found entity 1: mux_f7c File: C:/Quartus/UART_1/db/mux_f7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Quartus/UART_1/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf
    Info (12023): Found entity 1: cntr_2rh File: C:/Quartus/UART_1/db/cntr_2rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Quartus/UART_1/db/cmpr_grb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf
    Info (12023): Found entity 1: cntr_uji File: C:/Quartus/UART_1/db/cntr_uji.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3rh.tdf
    Info (12023): Found entity 1: cntr_3rh File: C:/Quartus/UART_1/db/cntr_3rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Quartus/UART_1/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Quartus/UART_1/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Quartus/UART_1/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.15.13:08:29 Progress: Loading sldfdb02323/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdb02323/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Quartus/UART_1/db/ip/sldfdb02323/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Quartus/UART_1/db/ip/sldfdb02323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: C:/Quartus/UART_1/db/a_graycounter_jg6.tdf Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 12
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 13
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 14
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 14
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 14
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 14
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 14
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 14
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 14
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 15
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 15
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 15
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 15
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 15
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 15
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 15
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 15
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 16
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 16
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 16
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 16
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 16
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 16
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 16
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 16
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 17
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 17
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 17
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 17
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 17
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 17
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Quartus/UART_1/UART_1.vhd Line: 17
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[1] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[1] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[1] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 59 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Quartus/UART_1/UART_1.vhd Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Quartus/UART_1/UART_1.vhd Line: 18
Info (21057): Implemented 1369 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 1279 logic cells
    Info (21064): Implemented 29 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Mon Jan 15 13:08:47 2024
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:39


