
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119337                       # Number of seconds simulated
sim_ticks                                119336628747                       # Number of ticks simulated
final_tick                               1177195450060                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98750                       # Simulator instruction rate (inst/s)
host_op_rate                                   124709                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3562797                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902344                       # Number of bytes of host memory used
host_seconds                                 33495.21                       # Real time elapsed on the host
sim_insts                                  3307659387                       # Number of instructions simulated
sim_ops                                    4177151668                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1894528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1172096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2142464                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5213824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1881472                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1881472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14801                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9157                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16738                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40733                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14699                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14699                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15875495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9821762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17953113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43690056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13944                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15766090                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15766090                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15766090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15875495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9821762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17953113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59456146                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143261260                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23174164                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19083382                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932576                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9382925                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8667760                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437747                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87752                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104480919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128032014                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23174164                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105507                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27190222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261368                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4971547                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104487                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140939581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.548268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113749359     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784550      1.98%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366331      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380379      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266382      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1123850      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778239      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1976182      1.40%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514309      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140939581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161762                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.893696                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103310072                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6386928                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26842115                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110033                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290424                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731668                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154436464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51218                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290424                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103825178                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3855961                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1370397                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26426281                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1171332                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152986404                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1799                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402436                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622961                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        19274                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214044043                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713064876                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713064876                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45784818                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33695                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17673                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3803999                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188061                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309863                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690884                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149130234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139203535                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109018                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25179073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57100336                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140939581                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584455                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83562584     59.29%     59.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23721332     16.83%     76.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11959837      8.49%     84.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7804584      5.54%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6901652      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706386      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067724      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119961      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95521      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140939581                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977083     74.77%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157270     12.03%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172488     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114967711     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012589      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363407     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843806      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139203535                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.971676                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306841                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009388                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420762510                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174343674                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135087511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140510376                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201792                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975932                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158302                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290424                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3177132                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       250643                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149163927                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188061                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899972                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17671                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200177                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13140                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234428                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136827812                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112216                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375723                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954425                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294676                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842209                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.955093                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135094035                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135087511                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81521376                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221146941                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.942945                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368630                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26749427                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957475                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136649157                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711998                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87551912     64.07%     64.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22503309     16.47%     80.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809762      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817740      3.53%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764834      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536006      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561277      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095701      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008616      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136649157                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008616                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282811884                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302633376                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2321679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.432613                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.432613                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.698025                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.698025                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618307743                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186406611                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145805576                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143261260                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22237028                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18331460                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1985071                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9159053                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8532573                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2333488                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87693                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108342753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122126388                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22237028                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10866061                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25534711                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5871359                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3176455                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12569559                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1643019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140907050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.484312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115372339     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1332025      0.95%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1885401      1.34%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2466691      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2763921      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2058266      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1187127      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1738434      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12102846      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140907050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155220                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.852473                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107147873                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4770128                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25077675                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58476                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3852897                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3551694                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147374467                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3852897                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107890997                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1054160                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2385767                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24396125                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1327098                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146395568                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1011                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        267413                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       548744                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          837                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    204150147                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    683934255                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    683934255                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166844165                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37305955                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38828                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22541                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4007072                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13913900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7230946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119594                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1577354                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142281113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38798                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133168510                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27015                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20445151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48229625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6226                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140907050                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.945081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505360                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84551226     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22699786     16.11%     76.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12579078      8.93%     85.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8106852      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7438556      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2966683      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1800497      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       515585      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       248787      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140907050                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64191     22.76%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94179     33.40%     56.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       123628     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111801634     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2030289      1.52%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16287      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12145960      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7174340      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133168510                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.929550                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281998                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002118                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    407553080                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162765391                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130623680                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133450508                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       324878                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2903909                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173904                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           74                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3852897                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         793947                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107911                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142319911                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1352838                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13913900                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7230946                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22512                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1119856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2287204                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131367169                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11980299                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1801338                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19152997                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18410066                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7172698                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.916976                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130623908                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130623680                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76512102                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207838675                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.911786                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368132                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97712309                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120092659                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22235721                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2017663                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137054153                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.876242                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88373488     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23405023     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9194963      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4729835      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4126796      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1982549      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1717451      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       808814      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2715234      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137054153                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97712309                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120092659                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18067030                       # Number of memory references committed
system.switch_cpus1.commit.loads             11009988                       # Number of loads committed
system.switch_cpus1.commit.membars              16286                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17224049                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108247292                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2450402                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2715234                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           276667299                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288509718                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2354210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97712309                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120092659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97712309                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.466154                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.466154                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682057                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682057                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591942988                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181232933                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138048323                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32572                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143261260                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23820214                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19304297                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2066991                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9575453                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9140749                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2546501                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91428                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103897431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131113702                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23820214                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11687250                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28649874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6714701                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2974464                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12126705                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1669705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140123477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.142739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.556858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111473603     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2695632      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2054513      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5042273      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1135828      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1629529      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1230455      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773728      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14087916     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140123477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166271                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.915207                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102687587                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4555602                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28208759                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112637                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4558883                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4110163                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42829                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158210975                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79811                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4558883                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103555782                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1289014                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1808265                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27443693                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1467832                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156577293                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        16864                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        272109                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       610716                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       148263                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219965518                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729278926                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729278926                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173526934                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46438556                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38333                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21525                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5045836                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15128530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7371645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123975                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1636108                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153786817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142790846                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       192430                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28156553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61077870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4697                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140123477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019036                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565672                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80337897     57.33%     57.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25112008     17.92%     75.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11732720      8.37%     83.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8612373      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7660717      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3041155      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3009325      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       466570      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150712      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140123477                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574423     68.56%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118514     14.14%     82.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144951     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119850627     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2145620      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16808      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13478167      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7299624      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142790846                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.996716                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             837888                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005868                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426735487                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181982110                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139200184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143628734                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349316                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3708318                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1052                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          427                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229381                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4558883                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         809625                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93177                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153825130                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15128530                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7371645                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21505                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          427                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1124004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2304388                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140217811                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12951961                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2573035                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20249743                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19914513                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7297782                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.978756                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139381690                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139200184                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83489926                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231354518                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.971653                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360874                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101658133                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124845852                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28980647                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2069900                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135564594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920933                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693819                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84360851     62.23%     62.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23957214     17.67%     79.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10558188      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5528336      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4410003      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1583835      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1347884      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005501      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2812782      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135564594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101658133                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124845852                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18562476                       # Number of memory references committed
system.switch_cpus2.commit.loads             11420212                       # Number of loads committed
system.switch_cpus2.commit.membars              16808                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17937957                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112490589                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2541632                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2812782                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286578311                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312212111                       # The number of ROB writes
system.switch_cpus2.timesIdled                  69948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3137783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101658133                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124845852                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101658133                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409245                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409245                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709600                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709600                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632248978                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193891073                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147960407                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33616                       # number of misc regfile writes
system.l2.replacements                          40735                       # number of replacements
system.l2.tagsinuse                      32767.976469                       # Cycle average of tags in use
system.l2.total_refs                          2077099                       # Total number of references to valid blocks.
system.l2.sampled_refs                          73503                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.258697                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           913.848234                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.739485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6177.453629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.372097                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3697.620633                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.125387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5258.941595                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6752.438485                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4988.037097                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4956.399828                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.027888                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.188521                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.112842                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.160490                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.206068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.152223                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.151257                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82616                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41995                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57501                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  182112                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            68122                       # number of Writeback hits
system.l2.Writeback_hits::total                 68122                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82616                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41995                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57501                       # number of demand (read+write) hits
system.l2.demand_hits::total                   182112                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82616                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41995                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57501                       # number of overall hits
system.l2.overall_hits::total                  182112                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14801                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9152                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16738                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40728                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14801                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9157                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16738                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40733                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14801                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9157                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16738                       # number of overall misses
system.l2.overall_misses::total                 40733                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1828049                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3026796307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2421534                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1837142206                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2371211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3276605806                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8147165113                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       979966                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        979966                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1828049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3026796307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2421534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1838122172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2371211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3276605806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8148145079                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1828049                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3026796307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2421534                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1838122172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2371211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3276605806                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8148145079                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97417                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        74239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222840                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        68122                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             68122                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51152                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        74239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222845                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51152                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        74239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222845                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.151934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.178935                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.225461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.182768                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151934                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.179015                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.225461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182786                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151934                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.179015                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.225461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182786                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 182804.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 204499.446456                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 172966.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 200736.692089                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 182400.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 195758.501972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200038.428428                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 195993.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 195993.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 182804.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 204499.446456                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 172966.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 200734.101998                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 182400.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 195758.501972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200037.931873                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 182804.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 204499.446456                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 172966.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 200734.101998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 182400.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 195758.501972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200037.931873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14699                       # number of writebacks
system.l2.writebacks::total                     14699                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9152                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40728                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40733                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245514                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2164979107                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1604792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1303746985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1614181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2301377208                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5774567787                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       688213                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       688213                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1245514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2164979107                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1604792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1304435198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1614181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2301377208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5775256000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1245514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2164979107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1604792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1304435198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1614181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2301377208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5775256000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.151934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178935                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.225461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.182768                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.151934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.179015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.225461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.151934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.179015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.225461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182786                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124551.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146272.488818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       114628                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142454.871613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 124167.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 137494.157486                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141783.730775                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 137642.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137642.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 124551.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146272.488818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       114628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 142452.243966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 124167.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 137494.157486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141783.222449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 124551.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146272.488818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       114628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 142452.243966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 124167.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 137494.157486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141783.222449                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.645310                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112138                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840203.887273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.645310                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015457                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880842                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104477                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104477                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104477                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104477                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104477                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2016049                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2016049                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2016049                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2016049                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2016049                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2016049                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104487                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104487                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104487                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104487                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104487                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104487                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 201604.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 201604.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 201604.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 201604.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 201604.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 201604.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1911249                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1911249                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1911249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1911249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1911249                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1911249                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191124.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 191124.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 191124.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 191124.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 191124.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 191124.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97417                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227609                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97673                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1957.834908                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490540                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509460                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915979                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084021                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963046                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963046                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709450                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17269                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17269                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672496                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672496                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672496                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672496                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402835                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402835                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402910                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402910                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402910                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402910                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39145585288                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39145585288                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6837285                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6837285                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39152422573                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39152422573                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39152422573                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39152422573                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365881                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365881                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075406                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075406                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075406                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075406                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035442                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021122                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97175.233751                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97175.233751                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 91163.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91163.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97174.114748                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97174.114748                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97174.114748                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97174.114748                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22490                       # number of writebacks
system.cpu0.dcache.writebacks::total            22490                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305418                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305418                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305493                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305493                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97417                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97417                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97417                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8667790409                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8667790409                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8667790409                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8667790409                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8667790409                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8667790409                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88976.158258                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88976.158258                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88976.158258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88976.158258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88976.158258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88976.158258                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995897                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015792964                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043849.022133                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995897                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12569543                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12569543                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12569543                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12569543                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12569543                       # number of overall hits
system.cpu1.icache.overall_hits::total       12569543                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2929610                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2929610                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2929610                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2929610                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2929610                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2929610                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12569559                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12569559                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12569559                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12569559                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12569559                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12569559                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 183100.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 183100.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 183100.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 183100.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 183100.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 183100.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2537934                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2537934                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2537934                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2537934                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2537934                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2537934                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       181281                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       181281                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       181281                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       181281                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       181281                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       181281                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51152                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172444141                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51408                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3354.422288                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.215528                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.784472                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910998                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089002                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8920794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8920794                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7020695                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7020695                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17205                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17205                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16286                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16286                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15941489                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15941489                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15941489                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15941489                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148635                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148635                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2788                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2788                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151423                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151423                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151423                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151423                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16465018678                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16465018678                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    438616355                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    438616355                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16903635033                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16903635033                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16903635033                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16903635033                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9069429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9069429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7023483                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7023483                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16286                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16286                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16092912                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16092912                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16092912                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16092912                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016389                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000397                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000397                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009409                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009409                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009409                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009409                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110774.842251                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110774.842251                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 157322.939383                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 157322.939383                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111631.885731                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111631.885731                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111631.885731                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111631.885731                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1005466                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        91406                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24298                       # number of writebacks
system.cpu1.dcache.writebacks::total            24298                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97488                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97488                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2783                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2783                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100271                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100271                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51147                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51147                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51152                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51152                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51152                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51152                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4678742929                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4678742929                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1021466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1021466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4679764395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4679764395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4679764395                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4679764395                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003179                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003179                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91476.390189                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91476.390189                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 204293.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 204293.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91487.417794                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91487.417794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91487.417794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91487.417794                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996245                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017207443                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050821.457661                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996245                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12126688                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12126688                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12126688                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12126688                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12126688                       # number of overall hits
system.cpu2.icache.overall_hits::total       12126688                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3160025                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3160025                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3160025                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3160025                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3160025                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3160025                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12126705                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12126705                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12126705                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12126705                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12126705                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12126705                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 185883.823529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 185883.823529                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 185883.823529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 185883.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 185883.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 185883.823529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2480374                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2480374                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2480374                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2480374                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2480374                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2480374                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       190798                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       190798                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       190798                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       190798                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       190798                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       190798                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74239                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180632291                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74495                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2424.757245                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.755421                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.244579                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901388                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098612                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9752022                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9752022                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7108648                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7108648                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21253                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21253                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16860670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16860670                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16860670                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16860670                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       178928                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       178928                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       178928                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        178928                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       178928                       # number of overall misses
system.cpu2.dcache.overall_misses::total       178928                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19572862764                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19572862764                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19572862764                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19572862764                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19572862764                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19572862764                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9930950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9930950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7108648                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7108648                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17039598                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17039598                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17039598                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17039598                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018017                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018017                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010501                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010501                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010501                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010501                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109389.602320                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109389.602320                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109389.602320                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109389.602320                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109389.602320                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109389.602320                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21334                       # number of writebacks
system.cpu2.dcache.writebacks::total            21334                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       104689                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       104689                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       104689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       104689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       104689                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       104689                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74239                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74239                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74239                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74239                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74239                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74239                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7196439497                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7196439497                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7196439497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7196439497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7196439497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7196439497                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96936.104972                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96936.104972                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96936.104972                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96936.104972                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96936.104972                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96936.104972                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
