--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2230 paths analyzed, 868 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.968ns.
--------------------------------------------------------------------------------
Slack:                  15.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_8 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.622 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_8 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.AQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    SLICE_X7Y52.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[8]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (1.363ns logic, 3.474ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  15.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_8 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.624 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_8 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.AQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    SLICE_X7Y52.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[8]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.BX       net (fanout=3)        1.372   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (1.358ns logic, 3.423ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_8 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.624 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_8 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.AQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    SLICE_X7Y52.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[8]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.AX       net (fanout=3)        1.371   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.358ns logic, 3.422ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_3 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.622 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_3 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.DQ       Tcko                  0.476   btn_cond/M_ctr_q[3]
                                                       btn_cond/M_ctr_q_3
    SLICE_X7Y51.B1       net (fanout=2)        0.971   btn_cond/M_ctr_q[3]
    SLICE_X7Y51.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X8Y50.C5       net (fanout=3)        0.737   out
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (1.363ns logic, 3.377ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  15.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_3 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.624 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_3 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.DQ       Tcko                  0.476   btn_cond/M_ctr_q[3]
                                                       btn_cond/M_ctr_q_3
    SLICE_X7Y51.B1       net (fanout=2)        0.971   btn_cond/M_ctr_q[3]
    SLICE_X7Y51.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X8Y50.C5       net (fanout=3)        0.737   out
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.BX       net (fanout=3)        1.372   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.358ns logic, 3.326ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_3 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.624 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_3 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.DQ       Tcko                  0.476   btn_cond/M_ctr_q[3]
                                                       btn_cond/M_ctr_q_3
    SLICE_X7Y51.B1       net (fanout=2)        0.971   btn_cond/M_ctr_q[3]
    SLICE_X7Y51.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X8Y50.C5       net (fanout=3)        0.737   out
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.AX       net (fanout=3)        1.371   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (1.358ns logic, 3.325ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_10 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.622 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_10 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.CQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    SLICE_X7Y52.A2       net (fanout=2)        0.553   btn_cond/M_ctr_q[10]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (1.363ns logic, 3.279ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_13 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.622 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_13 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.BQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    SLICE_X7Y52.A3       net (fanout=2)        0.553   btn_cond/M_ctr_q[13]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (1.363ns logic, 3.279ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.622 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.DQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X7Y52.A4       net (fanout=2)        0.507   btn_cond/M_ctr_q[11]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.363ns logic, 3.233ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  15.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_10 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.624 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_10 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.CQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    SLICE_X7Y52.A2       net (fanout=2)        0.553   btn_cond/M_ctr_q[10]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.BX       net (fanout=3)        1.372   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.358ns logic, 3.228ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  15.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_10 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.624 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_10 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.CQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    SLICE_X7Y52.A2       net (fanout=2)        0.553   btn_cond/M_ctr_q[10]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.AX       net (fanout=3)        1.371   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (1.358ns logic, 3.227ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  15.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_13 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.624 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_13 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.BQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    SLICE_X7Y52.A3       net (fanout=2)        0.553   btn_cond/M_ctr_q[13]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.BX       net (fanout=3)        1.372   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.358ns logic, 3.228ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  15.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_13 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.624 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_13 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.BQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    SLICE_X7Y52.A3       net (fanout=2)        0.553   btn_cond/M_ctr_q[13]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.AX       net (fanout=3)        1.371   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (1.358ns logic, 3.227ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  15.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.624 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.DQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X7Y52.A4       net (fanout=2)        0.507   btn_cond/M_ctr_q[11]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.BX       net (fanout=3)        1.372   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (1.358ns logic, 3.182ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.624 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.DQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X7Y52.A4       net (fanout=2)        0.507   btn_cond/M_ctr_q[11]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.AX       net (fanout=3)        1.371   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (1.358ns logic, 3.181ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.622 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.DQ       Tcko                  0.476   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X7Y54.D1       net (fanout=2)        0.747   btn_cond/M_ctr_q[19]
    SLICE_X7Y54.D        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X8Y50.C6       net (fanout=3)        0.652   out1
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (1.363ns logic, 3.068ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.622 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.AQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X7Y52.A6       net (fanout=2)        0.337   btn_cond/M_ctr_q[12]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.363ns logic, 3.063ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nums/M_states_q_FSM_FFd2_1 (FF)
  Destination:          nums/rand/M_w_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.589 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nums/M_states_q_FSM_FFd2_1 to nums/rand/M_w_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D4      net (fanout=1)        1.027   nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D       Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X19Y40.CE      net (fanout=25)       2.333   nums/rand/_n0042_inv
    SLICE_X19Y40.CLK     Tceck                 0.408   nums/M_rand_num[12]
                                                       nums/rand/M_w_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (1.097ns logic, 3.360ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nums/M_states_q_FSM_FFd2_1 (FF)
  Destination:          nums/rand/M_w_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.589 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nums/M_states_q_FSM_FFd2_1 to nums/rand/M_w_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D4      net (fanout=1)        1.027   nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D       Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X19Y40.CE      net (fanout=25)       2.333   nums/rand/_n0042_inv
    SLICE_X19Y40.CLK     Tceck                 0.390   nums/M_rand_num[12]
                                                       nums/rand/M_w_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (1.079ns logic, 3.360ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nums/M_states_q_FSM_FFd2_1 (FF)
  Destination:          nums/rand/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nums/M_states_q_FSM_FFd2_1 to nums/rand/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D4      net (fanout=1)        1.027   nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D       Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X23Y40.CE      net (fanout=25)       2.314   nums/rand/_n0042_inv
    SLICE_X23Y40.CLK     Tceck                 0.408   nums/M_rand_num[2]
                                                       nums/rand/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (1.097ns logic, 3.341ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nums/M_states_q_FSM_FFd2_1 (FF)
  Destination:          nums/rand/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nums/M_states_q_FSM_FFd2_1 to nums/rand/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D4      net (fanout=1)        1.027   nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D       Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X23Y40.CE      net (fanout=25)       2.314   nums/rand/_n0042_inv
    SLICE_X23Y40.CLK     Tceck                 0.390   nums/M_rand_num[2]
                                                       nums/rand/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.420ns (1.079ns logic, 3.341ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.624 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.DQ       Tcko                  0.476   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X7Y54.D1       net (fanout=2)        0.747   btn_cond/M_ctr_q[19]
    SLICE_X7Y54.D        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X8Y50.C6       net (fanout=3)        0.652   out1
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.BX       net (fanout=3)        1.372   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (1.358ns logic, 3.017ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.374ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.624 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.DQ       Tcko                  0.476   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X7Y54.D1       net (fanout=2)        0.747   btn_cond/M_ctr_q[19]
    SLICE_X7Y54.D        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X8Y50.C6       net (fanout=3)        0.652   out1
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.AX       net (fanout=3)        1.371   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (1.358ns logic, 3.016ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.624 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.AQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X7Y52.A6       net (fanout=2)        0.337   btn_cond/M_ctr_q[12]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.BX       net (fanout=3)        1.372   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (1.358ns logic, 3.012ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.624 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.AQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X7Y52.A6       net (fanout=2)        0.337   btn_cond/M_ctr_q[12]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X8Y50.D5       net (fanout=2)        0.246   M_btn_cond_out
    SLICE_X8Y50.D        Tilo                  0.254   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X9Y36.AX       net (fanout=3)        1.371   nums/M_states_q_FSM_FFd2-In
    SLICE_X9Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (1.358ns logic, 3.011ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          nums/rand/M_x_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.682 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to nums/rand/M_x_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y40.D2      net (fanout=95)       3.587   M_reset_cond_out
    SLICE_X20Y40.CLK     Tas                   0.339   nums/rand/M_x_q[5]
                                                       nums/rand/Mmux_M_x_d281
                                                       nums/rand/M_x_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (0.815ns logic, 3.587ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  15.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nums/M_states_q_FSM_FFd2_1 (FF)
  Destination:          nums/rand/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nums/M_states_q_FSM_FFd2_1 to nums/rand/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D4      net (fanout=1)        1.027   nums/M_states_q_FSM_FFd2_1
    SLICE_X11Y28.D       Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X23Y40.CE      net (fanout=25)       2.314   nums/rand/_n0042_inv
    SLICE_X23Y40.CLK     Tceck                 0.365   nums/M_rand_num[2]
                                                       nums/rand/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.054ns logic, 3.341ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_5 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.622 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_5 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.BQ       Tcko                  0.476   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_5
    SLICE_X7Y51.B3       net (fanout=2)        0.564   btn_cond/M_ctr_q[5]
    SLICE_X7Y51.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X8Y50.C5       net (fanout=3)        0.737   out
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (1.363ns logic, 2.970ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_9 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.622 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_9 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.BQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_9
    SLICE_X7Y52.A5       net (fanout=2)        0.241   btn_cond/M_ctr_q[9]
    SLICE_X7Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X8Y50.C1       net (fanout=3)        1.057   out2
    SLICE_X8Y50.C        Tilo                  0.255   M_last_q
                                                       btn_cond/out4
    SLICE_X9Y50.A4       net (fanout=2)        0.305   M_btn_cond_out
    SLICE_X9Y50.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X9Y37.AX       net (fanout=1)        1.364   nums/M_states_q_FSM_FFd1-In
    SLICE_X9Y37.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (1.363ns logic, 2.967ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          nums/rand/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.682 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to nums/rand/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X23Y40.C2      net (fanout=95)       3.519   M_reset_cond_out
    SLICE_X23Y40.CLK     Tas                   0.373   nums/M_rand_num[2]
                                                       nums/rand/Mmux_M_w_d231
                                                       nums/rand/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (0.849ns logic, 3.519ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond/M_sync_out/CLK
  Logical resource: btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[3]/CLK
  Logical resource: seg/M_ctr_q_0/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[3]/CLK
  Logical resource: seg/M_ctr_q_1/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[3]/CLK
  Logical resource: seg/M_ctr_q_2/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[3]/CLK
  Logical resource: seg/M_ctr_q_3/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[7]/CLK
  Logical resource: seg/M_ctr_q_4/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[7]/CLK
  Logical resource: seg/M_ctr_q_5/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[7]/CLK
  Logical resource: seg/M_ctr_q_6/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[7]/CLK
  Logical resource: seg/M_ctr_q_7/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[11]/CLK
  Logical resource: seg/M_ctr_q_8/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[11]/CLK
  Logical resource: seg/M_ctr_q_9/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[11]/CLK
  Logical resource: seg/M_ctr_q_10/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[11]/CLK
  Logical resource: seg/M_ctr_q_11/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[15]/CLK
  Logical resource: seg/M_ctr_q_12/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[15]/CLK
  Logical resource: seg/M_ctr_q_13/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[15]/CLK
  Logical resource: seg/M_ctr_q_14/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[15]/CLK
  Logical resource: seg/M_ctr_q_15/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/M_ctr_q_16/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/M_ctr_q_17/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_timer_q[13]/CLK
  Logical resource: nums/M_timer_q_9/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: nums/M_timer_q[13]/SR
  Logical resource: nums/M_timer_q_9/SR
  Location pin: SLICE_X0Y34.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_timer_q[13]/CLK
  Logical resource: nums/M_timer_q_8/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_timer_q[13]/CLK
  Logical resource: nums/M_timer_q_0/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: nums/M_timer_q[13]/SR
  Logical resource: nums/M_timer_q_0/SR
  Location pin: SLICE_X0Y34.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_timer_q[13]/CLK
  Logical resource: nums/M_timer_q_10/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_timer_q[13]/CLK
  Logical resource: nums/M_timer_q_12/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: nums/M_timer_q[13]/SR
  Logical resource: nums/M_timer_q_12/SR
  Location pin: SLICE_X0Y34.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_timer_q[13]/CLK
  Logical resource: nums/M_timer_q_11/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_timer_q[13]/CLK
  Logical resource: nums/M_timer_q_14/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.968|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2230 paths, 0 nets, and 640 connections

Design statistics:
   Minimum period:   4.968ns{1}   (Maximum frequency: 201.288MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 15:15:12 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



