INFO-FLOW: Workspace /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/result/classic opened at Tue Aug 28 14:30:11 CEST 2018
Execute       set_part xc7k160tfbg484-1 -tool vivado 
Execute         add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7k160t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.12 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/kintex7/kintex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
Execute         get_default_platform 
Command       set_part done; 0.22 sec.
Execute       create_clock -period 2.5 -name default 
Execute         config_clock -quiet -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute       csynth_design 
Execute         get_config_compile -effort 
Execute         get_config_compile -enable_clang39 
Execute         get_config_compile -g 
Execute         get_config_compile -lm 
Execute         get_config_compile -ng 
Execute         get_config_compile -opt_fp 
Execute         get_config_compile -skip_cdt 
Execute         get_config_compile -skip_syncheck 
Execute         get_config_compile -skip_transform 
Execute         get_config_compile -keep_printf 
Execute         elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute           get_config_schedule -relax_ii_for_timing 
Execute           get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file polybench.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file covariance.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file covariance.cpp; skipping it.
INFO-FLOW: Linking Debug ...
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Command         elaborate done; error code: 2; 
Command       csynth_design done; error code: 2; 
Command     ap_source done; error code: 1; 0.25 sec.
Command   ap_source done; error code: 1; 0.25 sec.
Execute   cleanup_all 
