# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/software/altera/EE310_Lab6/ramlpminit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:17:59 on Nov 12,2017
# vcom -reportprogress 300 -93 -work work D:/software/altera/EE310_Lab6/ramlpminit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ramlpminit
# -- Compiling architecture SYN of ramlpminit
# End time: 11:17:59 on Nov 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ramlpminit
add wave -position insertpoint  \
sim:/ramlpminit/wren \
sim:/ramlpminit/sub_wire0 \
sim:/ramlpminit/q \
sim:/ramlpminit/data \
sim:/ramlpminit/clock \
sim:/ramlpminit/address
do ramlpminit.txt
