// Seed: 1366963616
`define pp_7 0
`celldefine `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_3 = 1'd0;
  always @(negedge id_6) begin
    id_7 <= 1 - id_1;
  end
endmodule
