

================================================================
== Vitis HLS Report for 'aes_addRoundKey_cpy_1'
================================================================
* Date:           Mon Oct  6 15:08:38 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.293 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cpkey   |       17|       17|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   10065|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|       9|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|    1560|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1560|   10128|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_21_8_1_1_U15  |mux_21_8_1_1  |        0|   0|  0|   9|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|   9|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln122_fu_412_p2     |         +|   0|  0|    13|           4|           2|
    |and_ln122_2_fu_240_p2   |       and|   0|  0|   128|         128|         128|
    |and_ln122_3_fu_376_p2   |       and|   0|  0|   768|         768|         768|
    |and_ln122_4_fu_382_p2   |       and|   0|  0|   256|         256|         256|
    |and_ln122_5_fu_517_p2   |       and|   0|  0|    16|          16|          16|
    |and_ln122_6_fu_494_p2   |       and|   0|  0|    16|          16|          16|
    |and_ln122_fu_234_p2     |       and|   0|  0|   768|         768|         768|
    |icmp_ln122_fu_418_p2    |      icmp|   0|  0|     9|           4|           1|
    |lshr_ln122_1_fu_440_p2  |      lshr|   0|  0|    35|          16|          16|
    |lshr_ln122_2_fu_320_p2  |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln122_3_fu_454_p2  |      lshr|   0|  0|    35|          16|          16|
    |lshr_ln122_fu_182_p2    |      lshr|   0|  0|  2171|         768|         768|
    |buf_0_d0                |        or|   0|  0|    16|          16|          16|
    |buf_1_d0                |        or|   0|  0|    16|          16|          16|
    |or_ln122_3_fu_388_p2    |        or|   0|  0|   256|         256|         256|
    |or_ln122_fu_246_p2      |        or|   0|  0|   128|         128|         128|
    |shl_ln122_1_fu_210_p2   |       shl|   0|  0|   423|         128|         128|
    |shl_ln122_2_fu_334_p2   |       shl|   0|  0|   950|           8|         256|
    |shl_ln122_3_fu_348_p2   |       shl|   0|  0|   950|         256|         256|
    |shl_ln122_4_fu_482_p2   |       shl|   0|  0|    35|           8|          16|
    |shl_ln122_5_fu_527_p2   |       shl|   0|  0|    35|          16|          16|
    |shl_ln122_6_fu_504_p2   |       shl|   0|  0|    35|          16|          16|
    |shl_ln122_fu_196_p2     |       shl|   0|  0|   423|           8|         128|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    |xor_ln122_1_fu_473_p2   |       xor|   0|  0|     8|           8|           8|
    |xor_ln122_2_fu_354_p2   |       xor|   0|  0|   257|         257|           2|
    |xor_ln122_3_fu_488_p2   |       xor|   0|  0|    16|          16|           2|
    |xor_ln122_fu_216_p2     |       xor|   0|  0|   129|         129|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 10065|        4795|        4771|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_phi_ln122_load   |   9|          2|  768|       1536|
    |i_fu_92                           |   9|          2|    4|          8|
    |phi_ln122_fu_96                   |   9|          2|  768|       1536|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12| 1543|       3086|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |buf_0_addr_reg_573                |    2|   0|    2|          0|
    |buf_1_addr_reg_579                |    2|   0|    2|          0|
    |i_fu_92                           |    4|   0|    4|          0|
    |icmp_ln122_reg_590                |    1|   0|    1|          0|
    |or_ln122_1_reg_585                |  768|   0|  768|          0|
    |phi_ln122_fu_96                   |  768|   0|  768|          0|
    |tmp_93_reg_568                    |    1|   0|    1|          0|
    |tmp_reg_563                       |    1|   0|    1|          0|
    |trunc_ln122_reg_558               |    8|   0|    8|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1560|   0| 1560|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  aes_addRoundKey_cpy.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  aes_addRoundKey_cpy.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  aes_addRoundKey_cpy.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  aes_addRoundKey_cpy.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  aes_addRoundKey_cpy.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  aes_addRoundKey_cpy.1|  return value|
|ap_return       |  out|  768|  ap_ctrl_hs|  aes_addRoundKey_cpy.1|  return value|
|buf_0_address0  |  out|    2|   ap_memory|                  buf_0|         array|
|buf_0_ce0       |  out|    1|   ap_memory|                  buf_0|         array|
|buf_0_we0       |  out|    1|   ap_memory|                  buf_0|         array|
|buf_0_d0        |  out|   16|   ap_memory|                  buf_0|         array|
|buf_0_address1  |  out|    2|   ap_memory|                  buf_0|         array|
|buf_0_ce1       |  out|    1|   ap_memory|                  buf_0|         array|
|buf_0_q1        |   in|   16|   ap_memory|                  buf_0|         array|
|buf_1_address0  |  out|    2|   ap_memory|                  buf_1|         array|
|buf_1_ce0       |  out|    1|   ap_memory|                  buf_1|         array|
|buf_1_we0       |  out|    1|   ap_memory|                  buf_1|         array|
|buf_1_d0        |  out|   16|   ap_memory|                  buf_1|         array|
|buf_1_address1  |  out|    2|   ap_memory|                  buf_1|         array|
|buf_1_ce1       |  out|    1|   ap_memory|                  buf_1|         array|
|buf_1_q1        |   in|   16|   ap_memory|                  buf_1|         array|
|ctx_read        |   in|  768|     ap_none|               ctx_read|        scalar|
+----------------+-----+-----+------------+-----------------------+--------------+

