Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 16:18:05 2022
| Host         : DESKTOP-P1OF6GJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CoreMin_timing_summary_routed.rpt -pb CoreMin_timing_summary_routed.pb -rpx CoreMin_timing_summary_routed.rpx -warn_on_violation
| Design       : CoreMin
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
SYNTH-10   Warning           Wide multiplier                 4           
TIMING-20  Warning           Non-clocked latch               198         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34432)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3954)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34432)
----------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/CP0_/status_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/CP0_/status_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/CP0_/status_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/CP0_/status_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/CP0_/status_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/DIV_/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_/EX_/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_/EX_/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_/EX_/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_/EX_/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EX_/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/cnt_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_excepttype_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_excepttype_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_excepttype_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/EXtoMEM_/mem_excepttype_reg[9]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[0]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[1]_rep/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[2]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[3]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[4]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[5]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[6]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_aluop_reg[7]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_wd_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_wd_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_wd_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_wd_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IDtoEX_/ex_wd_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[16]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[17]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[19]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[21]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[23]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[24]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[27]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[28]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[29]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[30]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[6]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: Core_/IFtoID_/id_inst_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/MEM_/cp0_cause_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/MEM_/cp0_cause_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/MEM_/cp0_cause_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_data_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_we_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Core_/MEMtoWB_/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cnt_r_reg[9]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[0]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[10]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[11]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[12]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[13]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[14]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[15]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[16]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[17]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[18]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[19]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[1]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[20]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[21]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[22]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[23]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[24]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[2]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[3]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[4]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[5]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[6]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[7]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[8]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[9]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: rst_w_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3954)
---------------------------------------------------
 There are 3820 pins that are not constrained for maximum delay. (HIGH)

 There are 134 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3834          inf        0.000                      0                 3834           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3834 Endpoints
Min Delay          3834 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[52]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.142ns  (logic 11.049ns (43.946%)  route 14.093ns (56.054%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.372    Core_/EX_/hilo_temp_o_reg[48]_i_2_n_3
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.685 r  Core_/EX_/hilo_temp_o_reg[52]_i_2/O[3]
                         net (fo=1, routed)           0.950    22.635    Core_/IDtoEX_/hilo_temp_o0[51]
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.306    22.941 r  Core_/IDtoEX_/hilo_temp_o_reg[52]_i_1/O
                         net (fo=1, routed)           0.729    23.669    Core_/EX_/hilo_o_reg[63][52]
    SLICE_X46Y57         LDCE (DToQ_ldce_D_Q)         0.514    24.183 r  Core_/EX_/hilo_temp_o_reg[52]/Q
                         net (fo=1, routed)           0.805    24.988    Core_/EX_/hilo_temp_o[52]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.154    25.142 r  Core_/EX_/hilo_o[52]_i_1/O
                         net (fo=1, routed)           0.000    25.142    Core_/EXtoMEM_/hilo_o_reg[63]_0[52]
    SLICE_X45Y57         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.080ns  (logic 11.283ns (44.988%)  route 13.797ns (55.012%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.372    Core_/EX_/hilo_temp_o_reg[48]_i_2_n_3
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.486 r  Core_/EX_/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.486    Core_/EX_/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.600 r  Core_/EX_/hilo_temp_o_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.600    Core_/EX_/hilo_temp_o_reg[56]_i_2_n_3
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  Core_/EX_/hilo_temp_o_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.714    Core_/EX_/hilo_temp_o_reg[60]_i_2_n_3
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.953 r  Core_/EX_/hilo_temp_o_reg[63]_i_4/O[2]
                         net (fo=1, routed)           0.801    22.753    Core_/IDtoEX_/hilo_temp_o0[62]
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.302    23.055 r  Core_/IDtoEX_/hilo_temp_o_reg[63]_i_1/O
                         net (fo=1, routed)           0.582    23.637    Core_/EX_/hilo_o_reg[63][63]
    SLICE_X46Y59         LDCE (DToQ_ldce_D_Q)         0.514    24.151 r  Core_/EX_/hilo_temp_o_reg[63]/Q
                         net (fo=1, routed)           0.805    24.956    Core_/EX_/hilo_temp_o[63]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.124    25.080 r  Core_/EX_/hilo_o[63]_i_2/O
                         net (fo=1, routed)           0.000    25.080    Core_/EXtoMEM_/hilo_o_reg[63]_0[63]
    SLICE_X45Y59         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[60]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.065ns  (logic 11.271ns (44.966%)  route 13.794ns (55.034%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.372    Core_/EX_/hilo_temp_o_reg[48]_i_2_n_3
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.486 r  Core_/EX_/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.486    Core_/EX_/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.600 r  Core_/EX_/hilo_temp_o_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.600    Core_/EX_/hilo_temp_o_reg[56]_i_2_n_3
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.913 r  Core_/EX_/hilo_temp_o_reg[60]_i_2/O[3]
                         net (fo=1, routed)           0.950    22.863    Core_/IDtoEX_/hilo_temp_o0[59]
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.306    23.169 r  Core_/IDtoEX_/hilo_temp_o_reg[60]_i_1/O
                         net (fo=1, routed)           0.653    23.822    Core_/EX_/hilo_o_reg[63][60]
    SLICE_X46Y59         LDCE (DToQ_ldce_D_Q)         0.512    24.334 r  Core_/EX_/hilo_temp_o_reg[60]/Q
                         net (fo=1, routed)           0.582    24.915    Core_/EX_/hilo_temp_o[60]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.150    25.065 r  Core_/EX_/hilo_o[60]_i_1/O
                         net (fo=1, routed)           0.000    25.065    Core_/EXtoMEM_/hilo_o_reg[63]_0[60]
    SLICE_X45Y59         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[61]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.910ns  (logic 11.256ns (45.186%)  route 13.654ns (54.814%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.372    Core_/EX_/hilo_temp_o_reg[48]_i_2_n_3
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.486 r  Core_/EX_/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.486    Core_/EX_/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.600 r  Core_/EX_/hilo_temp_o_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.600    Core_/EX_/hilo_temp_o_reg[56]_i_2_n_3
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  Core_/EX_/hilo_temp_o_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.714    Core_/EX_/hilo_temp_o_reg[60]_i_2_n_3
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.936 r  Core_/EX_/hilo_temp_o_reg[63]_i_4/O[0]
                         net (fo=1, routed)           0.802    22.737    Core_/IDtoEX_/hilo_temp_o0[60]
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.299    23.036 r  Core_/IDtoEX_/hilo_temp_o_reg[61]_i_1/O
                         net (fo=1, routed)           0.520    23.557    Core_/EX_/hilo_o_reg[63][61]
    SLICE_X46Y60         LDCE (DToQ_ldce_D_Q)         0.507    24.064 r  Core_/EX_/hilo_temp_o_reg[61]/Q
                         net (fo=1, routed)           0.723    24.786    Core_/EX_/hilo_temp_o[61]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.124    24.910 r  Core_/EX_/hilo_o[61]_i_1/O
                         net (fo=1, routed)           0.000    24.910    Core_/EXtoMEM_/hilo_o_reg[63]_0[61]
    SLICE_X45Y59         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.844ns  (logic 11.184ns (45.016%)  route 13.660ns (54.984%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.372    Core_/EX_/hilo_temp_o_reg[48]_i_2_n_3
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.486 r  Core_/EX_/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.486    Core_/EX_/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.820 r  Core_/EX_/hilo_temp_o_reg[56]_i_2/O[1]
                         net (fo=1, routed)           0.635    22.455    Core_/IDtoEX_/hilo_temp_o0[53]
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.303    22.758 r  Core_/IDtoEX_/hilo_temp_o_reg[54]_i_1/O
                         net (fo=1, routed)           0.833    23.591    Core_/EX_/hilo_o_reg[63][54]
    SLICE_X46Y57         LDCE (DToQ_ldce_D_Q)         0.522    24.113 r  Core_/EX_/hilo_temp_o_reg[54]/Q
                         net (fo=1, routed)           0.583    24.695    Core_/EX_/hilo_temp_o[54]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.149    24.844 r  Core_/EX_/hilo_o[54]_i_1/O
                         net (fo=1, routed)           0.000    24.844    Core_/EXtoMEM_/hilo_o_reg[63]_0[54]
    SLICE_X45Y57         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.779ns  (logic 10.914ns (44.045%)  route 13.865ns (55.955%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.372    Core_/EX_/hilo_temp_o_reg[48]_i_2_n_3
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.594 r  Core_/EX_/hilo_temp_o_reg[52]_i_2/O[0]
                         net (fo=1, routed)           0.793    22.386    Core_/IDtoEX_/hilo_temp_o0[48]
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.299    22.685 r  Core_/IDtoEX_/hilo_temp_o_reg[49]_i_1/O
                         net (fo=1, routed)           0.520    23.206    Core_/EX_/hilo_o_reg[63][49]
    SLICE_X46Y57         LDCE (DToQ_ldce_D_Q)         0.507    23.713 r  Core_/EX_/hilo_temp_o_reg[49]/Q
                         net (fo=1, routed)           0.942    24.655    Core_/EX_/hilo_temp_o[49]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    24.779 r  Core_/EX_/hilo_o[49]_i_1/O
                         net (fo=1, routed)           0.000    24.779    Core_/EXtoMEM_/hilo_o_reg[63]_0[49]
    SLICE_X45Y57         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.752ns  (logic 11.026ns (44.547%)  route 13.726ns (55.453%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.372    Core_/EX_/hilo_temp_o_reg[48]_i_2_n_3
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.486 r  Core_/EX_/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.486    Core_/EX_/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.708 r  Core_/EX_/hilo_temp_o_reg[56]_i_2/O[0]
                         net (fo=1, routed)           0.586    22.294    Core_/IDtoEX_/hilo_temp_o0[52]
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.299    22.593 r  Core_/IDtoEX_/hilo_temp_o_reg[53]_i_1/O
                         net (fo=1, routed)           0.714    23.307    Core_/EX_/hilo_o_reg[63][53]
    SLICE_X44Y58         LDCE (DToQ_ldce_D_Q)         0.505    23.812 r  Core_/EX_/hilo_temp_o_reg[53]/Q
                         net (fo=1, routed)           0.816    24.628    Core_/EX_/hilo_temp_o[53]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    24.752 r  Core_/EX_/hilo_o[53]_i_1/O
                         net (fo=1, routed)           0.000    24.752    Core_/EXtoMEM_/hilo_o_reg[63]_0[53]
    SLICE_X45Y57         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.707ns  (logic 10.368ns (41.964%)  route 14.339ns (58.036%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.359 r  Core_/EX_/mem_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.359    Core_/EX_/mem_hi_reg[4]_i_3_n_3
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.476 r  Core_/EX_/mem_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.476    Core_/EX_/mem_hi_reg[8]_i_3_n_3
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.593 r  Core_/EX_/mem_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.593    Core_/EX_/mem_hi_reg[12]_i_3_n_3
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.710 r  Core_/EX_/mem_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.710    Core_/EX_/mem_hi_reg[16]_i_3_n_3
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.827 r  Core_/EX_/mem_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.827    Core_/EX_/mem_hi_reg[20]_i_3_n_3
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.944 r  Core_/EX_/mem_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.944    Core_/EX_/mem_hi_reg[24]_i_3_n_3
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.163 r  Core_/EX_/mem_hi_reg[28]_i_3/O[0]
                         net (fo=3, routed)           1.295    21.458    Core_/EX_/mulres0[56]
    SLICE_X41Y56         LUT4 (Prop_lut4_I1_O)        0.295    21.753 f  Core_/EX_/hilo_temp_o_reg[57]_i_2/O
                         net (fo=1, routed)           0.966    22.719    Core_/IDtoEX_/hilo_temp_o_reg[57]
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.843 r  Core_/IDtoEX_/hilo_temp_o_reg[57]_i_1/O
                         net (fo=1, routed)           0.799    23.643    Core_/EX_/hilo_o_reg[63][57]
    SLICE_X44Y58         LDCE (DToQ_ldce_D_Q)         0.507    24.150 r  Core_/EX_/hilo_temp_o_reg[57]/Q
                         net (fo=1, routed)           0.433    24.583    Core_/EX_/hilo_temp_o[57]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    24.707 r  Core_/EX_/hilo_o[57]_i_1/O
                         net (fo=1, routed)           0.000    24.707    Core_/EXtoMEM_/hilo_o_reg[63]_0[57]
    SLICE_X45Y58         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[48]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.700ns  (logic 10.922ns (44.219%)  route 13.778ns (55.781%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.571 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/O[3]
                         net (fo=1, routed)           0.815    22.386    Core_/IDtoEX_/hilo_temp_o0[47]
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.306    22.692 r  Core_/IDtoEX_/hilo_temp_o_reg[48]_i_1/O
                         net (fo=1, routed)           0.714    23.406    Core_/EX_/hilo_o_reg[63][48]
    SLICE_X44Y56         LDCE (DToQ_ldce_D_Q)         0.505    23.911 r  Core_/EX_/hilo_temp_o_reg[48]/Q
                         net (fo=1, routed)           0.639    24.550    Core_/EX_/hilo_temp_o[48]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.150    24.700 r  Core_/EX_/hilo_o[48]_i_1/O
                         net (fo=1, routed)           0.000    24.700    Core_/EXtoMEM_/hilo_o_reg[63]_0[48]
    SLICE_X45Y57         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/hilo_o_reg[47]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.684ns  (logic 10.820ns (43.834%)  route 13.864ns (56.166%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_aluop_reg[4]/C
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Core_/IDtoEX_/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.451     2.907    Core_/IDtoEX_/Q[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.118     3.025 r  Core_/IDtoEX_/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.809     3.834    Core_/IDtoEX_/mem_hi[31]_i_18_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.326     4.160 r  Core_/IDtoEX_/mem_hi[11]_i_3/O
                         net (fo=38, routed)          1.816     5.976    Core_/IDtoEX_/mem_hi[11]_i_3_n_3
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.100 r  Core_/IDtoEX_/hilo_temp_i_32/O
                         net (fo=62, routed)          2.022     8.123    Core_/IDtoEX_/hilo_temp_i_32_n_3
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.247 r  Core_/IDtoEX_/hilo_temp_i_25/O
                         net (fo=2, routed)           1.054     9.300    Core_/EX_/opdata2_mult[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    13.151 r  Core_/EX_/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.153    Core_/EX_/hilo_temp__1_n_109
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.671 r  Core_/EX_/hilo_temp__2/P[1]
                         net (fo=2, routed)           1.034    15.705    Core_/EX_/p_1_in__0[18]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.829 r  Core_/EX_/mem_lo[19]_i_6/O
                         net (fo=1, routed)           0.000    15.829    Core_/EX_/mem_lo[19]_i_6_n_3
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.209 r  Core_/EX_/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.209    Core_/EX_/mem_lo_reg[19]_i_3_n_3
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  Core_/EX_/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.326    Core_/EX_/mem_lo_reg[23]_i_3_n_3
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  Core_/EX_/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.443    Core_/EX_/mem_lo_reg[27]_i_3_n_3
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.766 f  Core_/EX_/mem_lo_reg[31]_i_2/O[1]
                         net (fo=4, routed)           1.657    18.423    Core_/EX_/hilo_temp__3[13]
    SLICE_X46Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.729 r  Core_/EX_/mem_hi[0]_i_8/O
                         net (fo=1, routed)           0.000    18.729    Core_/EX_/mem_hi[0]_i_8_n_3
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.242 r  Core_/EX_/mem_hi_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.242    Core_/EX_/mem_hi_reg[0]_i_3_n_3
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.557 f  Core_/EX_/mem_hi_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.764    20.322    Core_/EX_/mulres0[35]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.307    20.629 r  Core_/EX_/hilo_temp_o_reg[36]_i_4/O
                         net (fo=1, routed)           0.000    20.629    Core_/EX_/hilo_temp_o_reg[36]_i_4_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.030 r  Core_/EX_/hilo_temp_o_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.030    Core_/EX_/hilo_temp_o_reg[36]_i_2_n_3
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  Core_/EX_/hilo_temp_o_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.144    Core_/EX_/hilo_temp_o_reg[40]_i_2_n_3
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  Core_/EX_/hilo_temp_o_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.258    Core_/EX_/hilo_temp_o_reg[44]_i_2_n_3
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.497 r  Core_/EX_/hilo_temp_o_reg[48]_i_2/O[2]
                         net (fo=1, routed)           0.501    21.998    Core_/IDtoEX_/hilo_temp_o0[46]
    SLICE_X49Y56         LUT6 (Prop_lut6_I2_O)        0.302    22.300 r  Core_/IDtoEX_/hilo_temp_o_reg[47]_i_1/O
                         net (fo=1, routed)           0.656    22.956    Core_/EX_/hilo_o_reg[63][47]
    SLICE_X48Y56         LDCE (DToQ_ldce_D_Q)         0.507    23.463 r  Core_/EX_/hilo_temp_o_reg[47]/Q
                         net (fo=1, routed)           1.097    24.560    Core_/EX_/hilo_temp_o[47]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124    24.684 r  Core_/EX_/hilo_o[47]_i_1/O
                         net (fo=1, routed)           0.000    24.684    Core_/EXtoMEM_/hilo_o_reg[63]_0[47]
    SLICE_X45Y57         FDRE                                         r  Core_/EXtoMEM_/hilo_o_reg[47]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Core_/MEMtoWB_/wb_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/REGISTERS_/regs_reg_r1_0_31_6_11/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE                         0.000     0.000 r  Core_/MEMtoWB_/wb_wdata_reg[6]/C
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_/MEMtoWB_/wb_wdata_reg[6]/Q
                         net (fo=4, routed)           0.079     0.220    Core_/REGISTERS_/regs_reg_r1_0_31_6_11/DIA0
    SLICE_X30Y34         RAMD32                                       r  Core_/REGISTERS_/regs_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/MEMtoWB_/wb_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/REGISTERS_/regs_reg_r2_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  Core_/MEMtoWB_/wb_wdata_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_/MEMtoWB_/wb_wdata_reg[0]/Q
                         net (fo=4, routed)           0.091     0.232    Core_/REGISTERS_/regs_reg_r2_0_31_0_5/DIA0
    SLICE_X30Y31         RAMD32                                       r  Core_/REGISTERS_/regs_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IDtoEX_/ex_current_inst_address_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/EXtoMEM_/mem_current_inst_address_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE                         0.000     0.000 r  Core_/IDtoEX_/ex_current_inst_address_reg[25]/C
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_/IDtoEX_/ex_current_inst_address_reg[25]/Q
                         net (fo=1, routed)           0.098     0.239    Core_/EXtoMEM_/mem_current_inst_address_reg[31]_0[25]
    SLICE_X18Y46         FDRE                                         r  Core_/EXtoMEM_/mem_current_inst_address_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/IFtoID_/id_pc_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/IDtoEX_/ex_current_inst_address_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE                         0.000     0.000 r  Core_/IFtoID_/id_pc_reg[21]/C
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_/IFtoID_/id_pc_reg[21]/Q
                         net (fo=2, routed)           0.099     0.240    Core_/IDtoEX_/ex_current_inst_address_reg[31]_1[21]
    SLICE_X14Y46         FDRE                                         r  Core_/IDtoEX_/ex_current_inst_address_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/MEMtoWB_/wb_hi_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/HiLo_/hi_o_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE                         0.000     0.000 r  Core_/MEMtoWB_/wb_hi_reg[27]/C
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_/MEMtoWB_/wb_hi_reg[27]/Q
                         net (fo=2, routed)           0.116     0.244    Core_/HiLo_/D[27]
    SLICE_X42Y60         FDRE                                         r  Core_/HiLo_/hi_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/MEMtoWB_/wb_lo_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/HiLo_/lo_o_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.027%)  route 0.118ns (47.973%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  Core_/MEMtoWB_/wb_lo_reg[21]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_/MEMtoWB_/wb_lo_reg[21]/Q
                         net (fo=2, routed)           0.118     0.246    Core_/HiLo_/lo_o_reg[31]_1[21]
    SLICE_X47Y50         FDRE                                         r  Core_/HiLo_/lo_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/MEMtoWB_/wb_lo_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/HiLo_/lo_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.816%)  route 0.119ns (48.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE                         0.000     0.000 r  Core_/MEMtoWB_/wb_lo_reg[5]/C
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_/MEMtoWB_/wb_lo_reg[5]/Q
                         net (fo=2, routed)           0.119     0.247    Core_/HiLo_/lo_o_reg[31]_1[5]
    SLICE_X54Y45         FDRE                                         r  Core_/HiLo_/lo_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/MEMtoWB_/wb_lo_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/HiLo_/lo_o_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE                         0.000     0.000 r  Core_/MEMtoWB_/wb_lo_reg[18]/C
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_/MEMtoWB_/wb_lo_reg[18]/Q
                         net (fo=2, routed)           0.109     0.250    Core_/HiLo_/lo_o_reg[31]_1[18]
    SLICE_X48Y52         FDRE                                         r  Core_/HiLo_/lo_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/MEMtoWB_/wb_hi_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/HiLo_/hi_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.616%)  route 0.125ns (49.384%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE                         0.000     0.000 r  Core_/MEMtoWB_/wb_hi_reg[31]/C
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Core_/MEMtoWB_/wb_hi_reg[31]/Q
                         net (fo=2, routed)           0.125     0.253    Core_/HiLo_/D[31]
    SLICE_X44Y61         FDRE                                         r  Core_/HiLo_/hi_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Core_/PC_/pc_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Core_/IFtoID_/id_pc_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.722%)  route 0.112ns (44.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE                         0.000     0.000 r  Core_/PC_/pc_reg[24]/C
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Core_/PC_/pc_reg[24]/Q
                         net (fo=2, routed)           0.112     0.253    Core_/IFtoID_/id_pc_reg[31]_2[24]
    SLICE_X15Y46         FDRE                                         r  Core_/IFtoID_/id_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------





