{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.979984",
   "Default View_TopLeft":"76,-11",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port rstn -pg 1 -lvl 0 -x -270 -y 210 -defaultsOSRD
preplace port m_axis_aud_aclk -pg 1 -lvl 4 -x 1220 -y 210 -defaultsOSRD
preplace port m_axis_aud_tvalid -pg 1 -lvl 4 -x 1220 -y 170 -defaultsOSRD
preplace port m_axis_aud_tready -pg 1 -lvl 4 -x 1220 -y 190 -defaultsOSRD
preplace port resetn -pg 1 -lvl 4 -x 1220 -y 230 -defaultsOSRD
preplace port s_axis_aud_tready -pg 1 -lvl 0 -x -270 -y 170 -defaultsOSRD
preplace port s_axis_aud_tvalid -pg 1 -lvl 0 -x -270 -y 150 -defaultsOSRD
preplace port CLK_12MHZ -pg 1 -lvl 0 -x -270 -y 190 -defaultsOSRD
preplace portBus m_axis_aud_tdata -pg 1 -lvl 4 -x 1220 -y 150 -defaultsOSRD
preplace portBus m_axis_aud_tid -pg 1 -lvl 4 -x 1220 -y 130 -defaultsOSRD
preplace portBus s_axis_aud_tid -pg 1 -lvl 0 -x -270 -y 110 -defaultsOSRD
preplace portBus s_axis_aud_tdata -pg 1 -lvl 0 -x -270 -y 130 -defaultsOSRD
preplace inst AXI_aud_interface_0 -pg 1 -lvl 1 -x -20 -y 210 -defaultsOSRD
preplace inst fir_compiler_0 -pg 1 -lvl 2 -x 420 -y 150 -defaultsOSRD
preplace inst fir_compiler_1 -pg 1 -lvl 2 -x 420 -y 340 -defaultsOSRD
preplace inst LR_Stream2AXI_interf_0 -pg 1 -lvl 3 -x 920 -y 400 -defaultsOSRD
preplace inst AXI_aud_interface_0_upgraded_ipi -pg 1 -lvl 3 -x 920 -y 80 -defaultsOSRD
preplace netloc AXI_aud_interface_0_L_C_Data 1 1 2 160 430 660
preplace netloc AXI_aud_interface_0_R_C_Data 1 1 2 140 440 680
preplace netloc clk_12MHz_1 1 0 3 -230 100 190 60 650
preplace netloc rstn_1 1 0 3 -240 320 170 250 670
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_tdata 1 3 1 1140 150n
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_tid 1 3 1 1130 130n
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_aclk 1 3 1 1170 210n
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_tvalid 1 3 1 1150 170n
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_tready 1 3 1 1160 190n
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_aresetn 1 3 1 1180 230n
preplace netloc s_axis_aud_tid_1 1 0 3 -240J 50 N 50 670
preplace netloc s_axis_aud_tdata_1 1 0 3 -250J 40 N 40 680
preplace netloc s_axis_aud_tready_1 1 0 1 NJ 170
preplace netloc s_axis_aud_tvalid_1 1 0 1 -240J 150n
preplace netloc AXI_aud_interface_0_R_Data_valid 1 1 2 150 470 N
preplace netloc AXI_aud_interface_0_L_Data 1 1 1 150 140n
preplace netloc AXI_aud_interface_0_R_Data 1 1 1 180 180n
preplace netloc AXI_aud_interface_0_L_Data_valid 1 1 2 200 240 630J
preplace netloc fir_compiler_1_m_axis_data_tdata 1 2 1 640 340n
preplace netloc fir_compiler_1_m_axis_data_tvalid 1 2 1 620 360n
preplace netloc fir_compiler_0_m_axis_data_tdata 1 2 1 680 150n
preplace netloc fir_compiler_0_m_axis_data_tvalid 1 2 1 660 170n
levelinfo -pg 1 -270 -20 420 920 1220
pagesize -pg 1 -db -bbox -sgen -470 -170 1430 570
"
}
0
