

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 02:19:19 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      519|      519|  5.190 us|  5.190 us|  520|  520|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopManDist  |      517|      517|         7|          1|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result = alloca i32 1"   --->   Operation 10 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8192 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8192 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8192 %B"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8192 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_read = read i8192 @_ssdm_op_Read.ap_auto.i8192P0A, i8192 %A"   --->   Operation 19 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%B_read = read i8192 @_ssdm_op_Read.ap_auto.i8192P0A, i8192 %B"   --->   Operation 20 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln16 = store i11 0, i11 %i" [src/EucHW.cpp:16]   --->   Operation 21 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln16 = store i27 0, i27 %result" [src/EucHW.cpp:16]   --->   Operation 22 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln16 = br void" [src/EucHW.cpp:16]   --->   Operation 23 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [src/EucHW.cpp:22]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_1, i32 10" [src/EucHW.cpp:16]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp, void %.split, void" [src/EucHW.cpp:16]   --->   Operation 27 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i11 %i_1" [src/EucHW.cpp:22]   --->   Operation 28 'trunc' 'trunc_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln22, i3 0" [src/EucHW.cpp:22]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%or_ln22 = or i13 %shl_ln, i13 7" [src/EucHW.cpp:22]   --->   Operation 30 'or' 'or_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%zext_ln22_3 = zext i13 %or_ln22" [src/EucHW.cpp:22]   --->   Operation 31 'zext' 'zext_ln22_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln22 = add i14 %zext_ln22_3, i14 1" [src/EucHW.cpp:22]   --->   Operation 32 'add' 'add_ln22' <Predicate = (!tmp)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_1)   --->   "%or_ln22_2 = or i13 %shl_ln, i13 15" [src/EucHW.cpp:22]   --->   Operation 33 'or' 'or_ln22_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_1)   --->   "%zext_ln22_6 = zext i13 %or_ln22_2" [src/EucHW.cpp:22]   --->   Operation 34 'zext' 'zext_ln22_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln22_1 = add i14 %zext_ln22_6, i14 1" [src/EucHW.cpp:22]   --->   Operation 35 'add' 'add_ln22_1' <Predicate = (!tmp)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%zext_ln22_7 = zext i14 %add_ln22_1" [src/EucHW.cpp:22]   --->   Operation 36 'zext' 'zext_ln22_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%shl_ln22_2 = shl i8192 1, i8192 %zext_ln22_7" [src/EucHW.cpp:22]   --->   Operation 37 'shl' 'shl_ln22_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln22_1, i32 13" [src/EucHW.cpp:22]   --->   Operation 38 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.49ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %tmp_1, i8192 0, i8192 %shl_ln22_2" [src/EucHW.cpp:22]   --->   Operation 39 'select' 'select_ln22' <Predicate = (!tmp)> <Delay = 3.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.12ns)   --->   "%add_ln16 = add i11 %i_1, i11 2" [src/EucHW.cpp:16]   --->   Operation 40 'add' 'add_ln16' <Predicate = (!tmp)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln16 = store i11 %add_ln16, i11 %i" [src/EucHW.cpp:16]   --->   Operation 41 'store' 'store_ln16' <Predicate = (!tmp)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i13 %shl_ln" [src/EucHW.cpp:22]   --->   Operation 42 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i14 %add_ln22" [src/EucHW.cpp:22]   --->   Operation 43 'zext' 'zext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.49ns)   --->   "%shl_ln22 = shl i8192 1, i8192 %zext_ln22_4" [src/EucHW.cpp:22]   --->   Operation 44 'shl' 'shl_ln22' <Predicate = true> <Delay = 3.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (3.40ns)   --->   "%shl_ln22_1 = shl i8185 1, i8185 %zext_ln22_1" [src/EucHW.cpp:22]   --->   Operation 45 'shl' 'shl_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i8185 %shl_ln22_1" [src/EucHW.cpp:22]   --->   Operation 46 'zext' 'zext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.50ns)   --->   "%sub_ln22 = sub i8192 %shl_ln22, i8192 %zext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 47 'sub' 'sub_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i13 %shl_ln, i13 8" [src/EucHW.cpp:22]   --->   Operation 48 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i13 %or_ln22_1" [src/EucHW.cpp:22]   --->   Operation 49 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.40ns)   --->   "%shl_ln22_3 = shl i8192 1, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 50 'shl' 'shl_ln22_3' <Predicate = true> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [2/2] (3.50ns)   --->   "%sub_ln22_2 = sub i8192 %select_ln22, i8192 %shl_ln22_3" [src/EucHW.cpp:22]   --->   Operation 51 'sub' 'sub_ln22_2' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 52 [1/2] (3.50ns)   --->   "%sub_ln22 = sub i8192 %shl_ln22, i8192 %zext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 52 'sub' 'sub_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (3.50ns)   --->   "%sub_ln22_2 = sub i8192 %select_ln22, i8192 %shl_ln22_3" [src/EucHW.cpp:22]   --->   Operation 53 'sub' 'sub_ln22_2' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.71>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i13 %shl_ln" [src/EucHW.cpp:22]   --->   Operation 54 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%and_ln22 = and i8192 %A_read, i8192 %sub_ln22" [src/EucHW.cpp:22]   --->   Operation 55 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%lshr_ln22 = lshr i8192 %and_ln22, i8192 %zext_ln22" [src/EucHW.cpp:22]   --->   Operation 56 'lshr' 'lshr_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%trunc_ln22_1 = trunc i8192 %lshr_ln22" [src/EucHW.cpp:22]   --->   Operation 57 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%sext_ln22 = sext i8 %trunc_ln22_1" [src/EucHW.cpp:22]   --->   Operation 58 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%and_ln22_1 = and i8192 %B_read, i8192 %sub_ln22" [src/EucHW.cpp:22]   --->   Operation 59 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%lshr_ln22_1 = lshr i8192 %and_ln22_1, i8192 %zext_ln22" [src/EucHW.cpp:22]   --->   Operation 60 'lshr' 'lshr_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%trunc_ln22_2 = trunc i8192 %lshr_ln22_1" [src/EucHW.cpp:22]   --->   Operation 61 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%sext_ln22_1 = sext i8 %trunc_ln22_2" [src/EucHW.cpp:22]   --->   Operation 62 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (5.26ns) (out node of the LUT)   --->   "%sub_ln22_1 = sub i9 %sext_ln22, i9 %sext_ln22_1" [src/EucHW.cpp:22]   --->   Operation 63 'sub' 'sub_ln22_1' <Predicate = true> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i9 %sub_ln22_1" [src/EucHW.cpp:22]   --->   Operation 64 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [3/3] (1.45ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 65 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%and_ln22_2 = and i8192 %A_read, i8192 %sub_ln22_2" [src/EucHW.cpp:22]   --->   Operation 66 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%lshr_ln22_2 = lshr i8192 %and_ln22_2, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 67 'lshr' 'lshr_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%trunc_ln22_3 = trunc i8192 %lshr_ln22_2" [src/EucHW.cpp:22]   --->   Operation 68 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%sext_ln22_3 = sext i8 %trunc_ln22_3" [src/EucHW.cpp:22]   --->   Operation 69 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%and_ln22_3 = and i8192 %B_read, i8192 %sub_ln22_2" [src/EucHW.cpp:22]   --->   Operation 70 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%lshr_ln22_3 = lshr i8192 %and_ln22_3, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 71 'lshr' 'lshr_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%trunc_ln22_4 = trunc i8192 %lshr_ln22_3" [src/EucHW.cpp:22]   --->   Operation 72 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%sext_ln22_4 = sext i8 %trunc_ln22_4" [src/EucHW.cpp:22]   --->   Operation 73 'sext' 'sext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (5.26ns) (out node of the LUT)   --->   "%sub_ln22_3 = sub i9 %sext_ln22_3, i9 %sext_ln22_4" [src/EucHW.cpp:22]   --->   Operation 74 'sub' 'sub_ln22_3' <Predicate = true> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 75 [2/3] (1.45ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 75 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.56>
ST_6 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 76 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln22_5 = sext i9 %sub_ln22_3" [src/EucHW.cpp:22]   --->   Operation 77 'sext' 'sext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (4.46ns)   --->   "%mul_ln22_1 = mul i18 %sext_ln22_5, i18 %sext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 78 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i18 %mul_ln22_1, i18 %mul_ln22" [src/EucHW.cpp:22]   --->   Operation 79 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%result_load_1 = load i27 %result" [src/EucHW.cpp:16]   --->   Operation 88 'load' 'result_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i27 %result_load_1" [src/EucHW.cpp:16]   --->   Operation 89 'sext' 'sext_ln16' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %sext_ln16" [src/EucHW.cpp:25]   --->   Operation 90 'write' 'write_ln25' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [src/EucHW.cpp:27]   --->   Operation 91 'ret' 'ret_ln27' <Predicate = (tmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.23>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%result_load = load i27 %result" [src/EucHW.cpp:22]   --->   Operation 80 'load' 'result_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/EucHW.cpp:14]   --->   Operation 81 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/EucHW.cpp:14]   --->   Operation 82 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i18 %mul_ln22_1, i18 %mul_ln22" [src/EucHW.cpp:22]   --->   Operation 83 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln22_6 = sext i18 %add_ln22_2" [src/EucHW.cpp:22]   --->   Operation 84 'sext' 'sext_ln22_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.52ns)   --->   "%result_1 = add i27 %result_load, i27 %sext_ln22_6" [src/EucHW.cpp:22]   --->   Operation 85 'add' 'result_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.61ns)   --->   "%store_ln22 = store i27 %result_1, i27 %result" [src/EucHW.cpp:22]   --->   Operation 86 'store' 'store_ln22' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.63ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', src/EucHW.cpp:22) on local variable 'i' [19]  (0 ns)
	'or' operation ('or_ln22_2', src/EucHW.cpp:22) [51]  (0 ns)
	'add' operation ('add_ln22_1', src/EucHW.cpp:22) [54]  (2.13 ns)
	'select' operation ('select_ln22', src/EucHW.cpp:22) [58]  (3.5 ns)

 <State 2>: 7ns
The critical path consists of the following:
	'shl' operation ('shl_ln22', src/EucHW.cpp:22) [35]  (3.5 ns)
	'sub' operation ('sub_ln22', src/EucHW.cpp:22) [38]  (3.51 ns)

 <State 3>: 3.51ns
The critical path consists of the following:
	'sub' operation ('sub_ln22', src/EucHW.cpp:22) [38]  (3.51 ns)

 <State 4>: 6.71ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln22_1', src/EucHW.cpp:22) [44]  (0 ns)
	'sub' operation ('sub_ln22_1', src/EucHW.cpp:22) [47]  (5.26 ns)
	'mul' operation of DSP[72] ('mul_ln22', src/EucHW.cpp:22) [49]  (1.45 ns)

 <State 5>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('mul_ln22', src/EucHW.cpp:22) [49]  (1.45 ns)

 <State 6>: 6.56ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_1', src/EucHW.cpp:22) [71]  (4.46 ns)
	'add' operation of DSP[72] ('add_ln22_2', src/EucHW.cpp:22) [72]  (2.1 ns)

 <State 7>: 6.24ns
The critical path consists of the following:
	'add' operation of DSP[72] ('add_ln22_2', src/EucHW.cpp:22) [72]  (2.1 ns)
	'add' operation ('result', src/EucHW.cpp:22) [74]  (2.53 ns)
	'store' operation ('store_ln22', src/EucHW.cpp:22) of variable 'result', src/EucHW.cpp:22 on local variable 'result' [77]  (1.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
