{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.686554120111732e-05], 0, 2.845872640609741, 1579852009.4645984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021099174516510985], 0, 2.9632325172424316, 1579852012.3229957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[9.27336916045645e-05], 0, 2.8227221965789795, 1579852015.1649067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002631746179407432], 0, 3.161098003387451, 1579852018.0314767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0003162288777637398], 0, 1.594698429107666, 1579852019.3004365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[8.173271738579324e-05], 0, 2.837705135345459, 1579852022.167083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[9.43754199456029e-05], 0, 2.830073833465576, 1579852024.9557931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0004752633633776091], 0, 1.8902647495269775, 1579852026.2201536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[4.889339574107227e-05], 0, 2.7728164196014404, 1579852029.002017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[8.64348326707001e-05], 0, 1.2782094478607178, 1579852030.263089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[8.664634289851962e-05], 0, 2.8644771575927734, 1579852033.136919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.00048287258844657285], 0, 3.5784544944763184, 1579852036.013287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00018699829373398555], 0, 2.9965999126434326, 1579852038.8740966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[8.152654014820831e-05], 0, 2.855539560317993, 1579852041.7286997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[9.49563633106203e-05], 0, 2.8940610885620117, 1579852044.6067855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.409248404165968e-05], 0, 1.3283357620239258, 1579852045.8675444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[8.978474945848375e-05], 0, 2.9105405807495117, 1579852048.7426744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.126796523722628e-05], 0, 1.2162461280822754, 1579852049.9973776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005087780318813131], 0, 4.07014536857605, 1579852052.8680506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0005686280102220655], 0, 4.174373626708984, 1579852055.74304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00025102492337642114], 0, 2.9975335597991943, 1579852058.612099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[9.143734040506903e-05], 0, 2.846127510070801, 1579852061.4818602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[9.638240876754471e-05], 0, 1.2327122688293457, 1579852062.744428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017189558644939966], 0, 1.3016490936279297, 1579852064.0045915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0001992383671641791], 0, 1.3000967502593994, 1579852065.2682505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0002949074215238443], 0, 3.2167768478393555, 1579852068.1444333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.467387963433215e-05], 0, 1.2564513683319092, 1579852069.402012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002707231439368492], 0, 3.4784183502197266, 1579852072.2740183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001564560551476332], 0, 1.5833020210266113, 1579852073.536148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[9.004773376821313e-05], 0, 2.6793577671051025, 1579852076.1952357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011718270156534402], 0, 2.823845386505127, 1579852079.0547786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0004759102380106572], 0, 3.6179442405700684, 1579852081.9207568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011722251850550479], 0, 1.218102216720581, 1579852083.1790707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00019155119266055045], 0, 1.3122484683990479, 1579852084.4409313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00025773724951923076], 0, 3.0499320030212402, 1579852087.3026373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0006272581667315933], 0, 5.151487827301025, 1579852090.1764433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0002988465876635514], 0, 3.2835419178009033, 1579852093.0279253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0003120311753673627], 0, 3.313133955001831, 1579852095.9020672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0001759502127921279], 0, 1.427560567855835, 1579852097.1641207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00018929106983345948], 0, 1.4194438457489014, 1579852098.4272976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00011947451047237077], 0, 2.9828734397888184, 1579852101.2939847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[9.207130121479844e-05], 0, 1.2975473403930664, 1579852102.5550356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.385788060407164e-05], 0, 2.7785274982452393, 1579852105.3712034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[8.962171960948397e-05], 0, 2.840752124786377, 1579852108.2293172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.698340698887343e-05], 0, 1.2522461414337158, 1579852109.4867575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.410359950093574e-05], 0, 2.8500711917877197, 1579852112.3598225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0005033750815437286], 0, 3.7089548110961914, 1579852115.2401242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[8.2380282163141e-05], 0, 1.2403373718261719, 1579852116.503383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.00012790190029607105], 0, 2.9763214588165283, 1579852119.9153516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[9.119505260758571e-05], 0, 1.294342279434204, 1579852121.1783855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[4.8227530260401076e-05], 0, 2.870015859603882, 1579852124.0466058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025373698535433075], 0, 2.95642352104187, 1579852126.9155312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002574881197442046], 0, 3.181741237640381, 1579852129.7871091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.417018892968087e-05], 0, 1.2615137100219727, 1579852131.046564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.2773563254345608e-05], 0, 2.4306039810180664, 1579852136.2196054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.526872885489872e-05], 0, 3.2785379886627197, 1579852139.0309916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.028557623199149e-05], 0, 2.3071911334991455, 1579852141.3537328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.8091387025012025e-05], 0, 3.246884346008301, 1579852144.1968474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.3665426017243357e-05], 0, 2.436830997467041, 1579852146.5906181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.836858351662386e-05], 0, 2.3934390544891357, 1579852148.9713557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.34575748443603516, 1579852132.6663916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.197239925003537e-05], 0, 2.3462514877319336, 1579852151.3157103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00038675734884437596], 0, 2.250251293182373, 1579852153.545877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.353575274766677e-05], 0, 2.336874008178711, 1579852155.8451378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.1615577179176756e-05], 0, 2.96547794342041, 1579852158.5250092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.059540308770109e-05], 0, 2.855841875076294, 1579852161.302583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.1915957526373097e-05], 0, 2.6276261806488037, 1579852163.711415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00029064944027223656], 0, 2.3062145709991455, 1579852165.9944277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.6794536068613815e-05], 0, 1.480083703994751, 1579852167.2611008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.3305508954028825e-05], 0, 2.509293556213379, 1579852169.6920156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[5.404281250209823e-05], 0, 4.400916337966919, 1579852172.5595582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.510146435294521e-05], 0, 2.8669087886810303, 1579852175.3354125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.227927752802042e-05], 0, 2.515200614929199, 1579852177.838146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[2.179502551986264e-05], 0, 2.966278553009033, 1579852180.4983656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.069902527874246e-05], 0, 1.389726161956787, 1579852181.887768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.447697852776066e-05], 0, 2.7705330848693848, 1579852184.5174737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.393411845227789e-05], 0, 2.461967706680298, 1579852186.988443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.315753135048232e-05], 0, 3.2278971672058105, 1579852189.713652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4002458497469052e-05], 0, 2.5140814781188965, 1579852192.2208927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.757345300640746e-06], 0, 3.464052677154541, 1579852195.693089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.253130101823961e-05], 0, 2.438398838043213, 1579852198.1410427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.5135388012326656e-05], 0, 2.8239834308624268, 1579852200.7669435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.371186100142158e-05], 0, 3.978846311569214, 1579852203.6025572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0004393376418636996], 0, 2.2153022289276123, 1579852205.7489047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.942215140568557e-05], 0, 3.2455928325653076, 1579852208.5502775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.91400829533497e-05], 0, 3.2874796390533447, 1579852211.3355565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.847809695138698e-05], 0, 3.1710166931152344, 1579852214.1599407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.922934272719166e-05], 0, 1.9768729209899902, 1579852215.4171312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.2207455929647328e-05], 0, 2.4289071559906006, 1579852217.8574793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.0986706959822846e-05], 0, 4.152082681655884, 1579852220.7225096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.3511471748352051, 1579852133.927568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0002841773626307321], 0, 2.67337965965271, 1579852223.342415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.59789333394336e-05], 0, 1.400749683380127, 1579852224.6017284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.290224194583842e-05], 0, 2.550285816192627, 1579852227.164734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.1649935487101061e-05], 0, 2.4205992221832275, 1579852229.4893706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.1685875738654878e-05], 0, 2.487211227416992, 1579852231.893675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.099065746874143e-05], 0, 3.0392112731933594, 1579852234.7063735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.1608838327663476e-05], 0, 2.643143892288208, 1579852237.1524265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.985799326954266e-06], 0, 2.246563673019409, 1579852239.4030242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.3850381550802139e-05], 0, 2.6546359062194824, 1579852242.0119233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00020689791525939447], 0, 2.3951568603515625, 1579852244.3788154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.471935033275463e-05], 0, 2.885125160217285, 1579852247.0760612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.225560849346319e-05], 0, 2.753681182861328, 1579852252.0651815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.218518620758884e-05], 0, 2.969797134399414, 1579852254.8425088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.135250652173912e-05], 0, 2.9541900157928467, 1579852257.7514799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.2570963354080705e-05], 0, 2.818411350250244, 1579852260.4379115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.516263889517772e-05], 0, 1.313187599182129, 1579852261.6922524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.747894263511743e-05], 0, 2.430752754211426, 1579852262.9560351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.0927739952738916e-05], 0, 2.312786817550659, 1579852265.2776282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.224333904429631e-05], 0, 3.0357329845428467, 1579852268.0452242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.183243140504705e-05], 0, 3.668443441390991, 1579852270.8335245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.3799380086541264e-05], 0, 2.284783363342285, 1579852273.0802166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.6711280778176635e-05], 0, 2.260816812515259, 1579852275.3390756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010403193293112117], 0, 1.3821473121643066, 1579852276.6263146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003340327044632087], 0, 1.3658678531646729, 1579852277.990181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.230810483148426e-06], 0, 3.527952194213867, 1579852281.4147441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.125493922526042e-05], 0, 3.9759950637817383, 1579852284.215453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.951416294237143e-05], 0, 3.04559326171875, 1579852287.1050296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.2022645945025956e-05], 0, 3.2029032707214355, 1579852289.7962065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.5267302129879334e-05], 0, 2.7490744590759277, 1579852292.5604334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00011641794851135665], 0, 2.802232027053833, 1579852295.3049645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.1398060208887977e-05], 0, 1.3519666194915771, 1579852296.5634973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.741234482758621e-05], 0, 3.029712438583374, 1579852299.3080792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.000435121458145097], 0, 2.9185714721679688, 1579852302.179172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9515588059290175e-05], 0, 3.173424243927002, 1579852305.365891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.718565854962573e-05], 0, 3.168314218521118, 1579852308.5353026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.645632687054632e-05], 0, 2.960530996322632, 1579852311.3100321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.1758962354173333e-05], 0, 2.2949485778808594, 1579852313.5278559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.201313314194376e-05], 0, 2.239633083343506, 1579852315.7057521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.015031585240542e-05], 0, 2.9893510341644287, 1579852318.5712852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.3047824743577529e-05], 0, 2.305816888809204, 1579852320.8148236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[5.5293303493033026e-05], 0, 2.6706552505493164, 1579852323.3755176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3946506968935441e-05], 0, 2.3881633281707764, 1579852325.771113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3154942989349365, 1579852248.796577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.234741823884539e-05], 0, 2.8970768451690674, 1579852328.2948124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2200818494027492e-05], 0, 2.4833343029022217, 1579852330.783469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.2373373225699346e-05], 0, 2.9411675930023193, 1579852333.5626063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.260014564798491e-05], 0, 2.9892828464508057, 1579852336.3895729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2672375392211829e-05], 0, 2.3938682079315186, 1579852338.7277122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001881070796948547], 0, 2.2065141201019287, 1579852340.8345623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.886375097774301e-05], 0, 2.506112575531006, 1579852343.350244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[5.4998145348837205e-05], 0, 4.355154037475586, 1579852346.2106557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010385001061790296], 0, 2.4985015392303467, 1579852348.6814406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.0954471569916976e-05], 0, 2.3752992153167725, 1579852351.0525913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[2.5297089355063562e-05], 0, 2.889841079711914, 1579852353.776552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.151351771599891e-05], 0, 2.799315929412842, 1579852356.483822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4129336618925008e-05], 0, 2.5286848545074463, 1579852359.0142772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000284412417311499], 0, 2.7425408363342285, 1579852361.7865088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.038692849700803e-05], 0, 2.1578965187072754, 1579852363.8650517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.0891302605362051e-05], 0, 2.3414995670318604, 1579852366.2208557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.963210997542448e-05], 0, 3.4482810497283936, 1579852371.175494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.2147136001372787e-05], 0, 2.3749353885650635, 1579852373.498045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001671138511127064], 0, 2.0332717895507812, 1579852375.5621002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.297201287705757e-05], 0, 3.3342502117156982, 1579852378.4048169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.850505716117003e-05], 0, 1.4531102180480957, 1579852379.6652977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.3773486419511239e-05], 0, 2.508617401123047, 1579852382.1918101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.6167929466013063e-05], 0, 2.091815233230591, 1579852384.2624888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.393177107409749e-05], 0, 2.4886858463287354, 1579852386.6620748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.354935996195911e-05], 0, 2.988396406173706, 1579852389.4700253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.3995242561441653e-05], 0, 2.2483224868774414, 1579852391.7126935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.365725506397658e-05], 0, 3.3134543895721436, 1579852394.536867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.290417290275837e-05], 0, 3.8534796237945557, 1579852397.3886523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.09283340417853e-05], 0, 2.9729559421539307, 1579852400.1410441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[3.872605074787765e-05], 0, 2.9147963523864746, 1579852402.729314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[5.382155008520242e-05], 0, 2.68523907661438, 1579852404.1584263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[4.054439230028295e-05], 0, 3.0384724140167236, 1579852406.6036515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[5.609629824649299e-05], 0, 1.508908987045288, 1579852407.9792497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.404209805218426e-05], 0, 1.752748727798462, 1579852409.7433822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.1089890816869002e-05], 0, 2.3000314235687256, 1579852412.0505893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.4619131297078416e-05], 0, 2.5767629146575928, 1579852414.4927187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.1470924079431509e-05], 0, 2.341052532196045, 1579852416.731182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8792692884703598e-05], 0, 2.579599618911743, 1579852419.2431006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.982259476209246e-06], 0, 2.262444019317627, 1579852421.4014692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.142114268187067e-05], 0, 2.066884994506836, 1579852423.4673076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.558849219882343e-05], 0, 1.9622917175292969, 1579852424.729761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.257509590145978e-05], 0, 2.3762693405151367, 1579852427.0178835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[4.1585912362293986e-05], 0, 2.98942232131958, 1579852429.615962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.737157112366981e-05], 0, 3.169834613800049, 1579852432.4322147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.1819899979795672e-05], 0, 2.4218697547912598, 1579852434.8631046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.599563278882576e-05], 0, 2.4725253582000732, 1579852437.32084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.358860902489627e-05], 0, 3.4673972129821777, 1579852440.1899354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3575726514651365e-05], 0, 2.4310154914855957, 1579852442.6081958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[4.0598859909921637e-05], 0, 3.1844730377197266, 1579852445.392194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010815526619157408], 0, 1.3408052921295166, 1579852446.6797564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3921605951382198e-05], 0, 2.501222848892212, 1579852449.1136081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.928316600720784e-05], 0, 3.2098684310913086, 1579852451.8949943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.0180408772224085e-05], 0, 2.2931454181671143, 1579852454.1189988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.0063493958480616e-05], 0, 3.952226400375366, 1579852456.894682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3576433373618968e-05], 0, 2.347778558731079, 1579852459.2085474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[2.9841868214272226e-05], 0, 3.9735686779022217, 1579852462.0253208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.245040571036317e-05], 0, 2.9654829502105713, 1579852464.7292633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.2510860916391511e-05], 0, 2.2098934650421143, 1579852466.922984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.5472080785302115e-05], 0, 3.331364393234253, 1579852469.7695115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[5.911828039195137e-05], 0, 1.549330234527588, 1579852471.152578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.477370456408855e-05], 0, 3.0619618892669678, 1579852473.9930985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.3316484483755595e-05], 0, 2.9438655376434326, 1579852476.7702534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00027352544307091735], 0, 2.233976125717163, 1579852479.0042098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.1812263223704153e-05], 0, 2.346831798553467, 1579852481.3301897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.117076621118013e-05], 0, 2.7525227069854736, 1579852485.6072397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.59856187470805e-05], 0, 2.773577928543091, 1579852488.3597472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.1280899271905599e-05], 0, 2.5266332626342773, 1579852490.829814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00028273639159090907], 0, 2.151557683944702, 1579852492.9952755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.1164005691008207e-05], 0, 2.425827980041504, 1579852495.3591535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.157319518677228e-05], 0, 2.4173712730407715, 1579852497.7768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1165618419441188e-05], 0, 2.306241750717163, 1579852500.0976017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.786779039213315e-05], 0, 1.5268776416778564, 1579852501.5404105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.000112297576387765], 0, 2.5003840923309326, 1579852503.990275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.2488078101128015e-05], 0, 2.4836959838867188, 1579852506.45585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012688012118951183], 0, 1.4820690155029297, 1579852507.9031951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.003000971041875e-06], 0, 2.1209793090820312, 1579852509.876033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.933605566175644e-05], 0, 1.4984447956085205, 1579852511.1811752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.290850753841143e-06], 0, 2.265251636505127, 1579852513.4280665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3308775859888104e-05], 0, 2.5198984146118164, 1579852515.9017038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.3597702883941092e-05], 0, 2.3623108863830566, 1579852518.1618307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.1364671680736766e-05], 0, 3.2236926555633545, 1579852521.0316188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.0947206105983577e-05], 0, 2.2261979579925537, 1579852523.2601106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.4553728160865029e-05], 0, 2.6556131839752197, 1579852525.7712743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.173178174550769e-05], 0, 2.4528026580810547, 1579852528.1862197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.618073330436042e-05], 0, 3.5635228157043457, 1579852531.0199778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.1502168704836022e-05], 0, 1.2780067920684814, 1579852532.280927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.941696099954474e-05], 0, 1.5385527610778809, 1579852533.7096527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.1920148789988937e-05], 0, 2.369229793548584, 1579852536.0404437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[2.7466461636271796e-05], 0, 2.9384727478027344, 1579852538.8496954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.504184429443479e-05], 0, 3.054661989212036, 1579852541.6481848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.1030065821647357e-05], 0, 2.3100264072418213, 1579852543.9705887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.106195030613698e-05], 0, 3.6010072231292725, 1579852546.6952949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.098584649759958e-05], 0, 2.848992109298706, 1579852549.4070473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.729040138659088e-06], 0, 3.3792707920074463, 1579852552.7921367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.1439763458387162e-05], 0, 2.5583715438842773, 1579852555.1777945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.0905610887096774e-05], 0, 2.0475528240203857, 1579852557.2374742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.8278236838896885e-05], 0, 3.294938087463379, 1579852560.0355763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.1407021411626976e-05], 0, 2.0611746311187744, 1579852562.0909507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.9971858811405014e-05], 0, 3.233123779296875, 1579852564.9329062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.315285216010216e-06], 0, 2.0529696941375732, 1579852566.9138863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.51430847734608e-05], 0, 3.3822524547576904, 1579852569.7471037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.087703769172196e-06], 0, 2.0084877014160156, 1579852571.6292849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.1462530278819166e-05], 0, 2.0763609409332275, 1579852573.7012436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0002358621705685619], 0, 1.9666121006011963, 1579852575.6491213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.5280833196201826e-05], 0, 2.9653189182281494, 1579852578.474017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.3878678230343833e-05], 0, 2.7191808223724365, 1579852581.0652144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[4.094182579268935e-05], 0, 3.1577742099761963, 1579852583.8391545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.197379203149143e-06], 0, 1.894524335861206, 1579852585.6815135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.539476154397238e-05], 0, 1.9040255546569824, 1579852587.5652483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.2481820346643358e-05], 0, 2.129537582397461, 1579852589.7138588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.60065710147397e-05], 0, 1.9346516132354736, 1579852590.983267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.120996046712885e-05], 0, 2.181914806365967, 1579852593.1471324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.264890757887517e-05], 0, 3.1264595985412598, 1579852598.2529478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.198835381885382e-05], 0, 2.1883814334869385, 1579852600.3559806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.168155507088332e-05], 0, 2.9547367095947266, 1579852603.1522026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.3075398442109143e-05], 0, 2.6009175777435303, 1579852605.6973891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.44973356582968e-06], 0, 2.0587761402130127, 1579852607.7659364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.815161058214186e-05], 0, 3.006781578063965, 1579852610.538654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005638943735725938], 0, 1.3498189449310303, 1579852611.833599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.759209904823606e-06], 0, 1.7585868835449219, 1579852613.603459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.220853855484796e-05], 0, 3.9645426273345947, 1579852616.3381588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.230055640683208e-05], 0, 2.303893804550171, 1579852618.5880384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.1982137244254204e-05], 0, 2.847343683242798, 1579852621.0677593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010612582605647906], 0, 1.3205912113189697, 1579852622.37982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.2817413094277094e-05], 0, 2.5158514976501465, 1579852623.8752174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.846214604373132e-05], 0, 3.4940288066864014, 1579852626.6284957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.736154063324538e-05], 0, 2.8357396125793457, 1579852629.3861275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.2364471029008787e-05], 0, 2.502934455871582, 1579852631.762573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.1277232586046135e-05], 0, 2.6937410831451416, 1579852634.2583952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5315037418256395e-05], 0, 2.7344377040863037, 1579852636.9275906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.2844991380377738e-05], 0, 2.492265462875366, 1579852639.359481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.7286167287769244e-05], 0, 1.689953327178955, 1579852640.6204886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.2843316548977174e-05], 0, 2.452812910079956, 1579852643.100675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.308965526326137e-05], 0, 2.6688101291656494, 1579852645.771971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.2081319932215277e-05], 0, 2.785313844680786, 1579852648.4671729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.3305272181507881e-05], 0, 2.456162929534912, 1579852650.8720233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011169885586193598], 0, 1.5241079330444336, 1579852652.2861805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.102858083048708e-05], 0, 2.1614060401916504, 1579852654.4617362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.762853133382102e-05], 0, 3.663940191268921, 1579852657.2436848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.2272058990434266e-05], 0, 2.200838088989258, 1579852659.4036307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3497236370985755e-05], 0, 2.3568270206451416, 1579852661.7302566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.2228979106665518e-05], 0, 2.5805203914642334, 1579852664.2971098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[4.547337386018238e-05], 0, 2.4421191215515137, 1579852665.5600162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.269247856247388e-05], 0, 3.137307643890381, 1579852668.2989767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1024279891706493e-05], 0, 2.3223726749420166, 1579852670.6001136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[3.0514525479343743e-05], 0, 3.6947875022888184, 1579852673.3549967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.3117969036102295, 1579852595.1741645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.6511516423357666e-05], 0, 3.068784236907959, 1579852676.2529483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[8.83807141680467e-06], 0, 1.9725778102874756, 1579852678.1609743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.0654655263262944e-05], 0, 2.485184907913208, 1579852680.5774574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.015728079990478e-05], 0, 2.874504804611206, 1579852683.3299124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[9.784352665125289e-05], 0, 4.314378499984741, 1579852686.1234643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.9388164147401695e-05], 0, 3.2360188961029053, 1579852688.9566252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.2517766764360535e-05], 0, 2.4580235481262207, 1579852691.3940997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.5576303913195812e-05], 0, 2.6678593158721924, 1579852693.9448256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.4313271023852964e-05], 0, 2.425467014312744, 1579852696.2733715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011693334933957967], 0, 3.084670066833496, 1579852699.3642423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.743125987238141e-05], 0, 3.0329322814941406, 1579852702.1790717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.6555742070322106e-05], 0, 1.453233003616333, 1579852703.4766111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.2377324533289877e-05], 0, 2.4977731704711914, 1579852705.948778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.842187636588381e-05], 0, 2.7494394779205322, 1579852711.2726223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00016020441984], 0, 1.4469685554504395, 1579852712.5346668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00022756144250396913], 0, 1.6245970726013184, 1579852713.7975855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0002499570967581047], 0, 1.6958563327789307, 1579852715.0606012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.873076021090738e-05], 0, 1.233562707901001, 1579852716.316975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.402721583704303e-05], 0, 2.707054376602173, 1579852719.0232012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001833560846308848], 0, 1.4781169891357422, 1579852720.2882729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00040955749173658787], 0, 3.6253249645233154, 1579852723.1597595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0001840453185649203], 0, 3.2972443103790283, 1579852726.0367465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.713915548397663e-05], 0, 2.7943670749664307, 1579852728.875163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010077322459387986], 0, 2.824308395385742, 1579852731.7184825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[8.14548981805281e-05], 0, 2.9207866191864014, 1579852734.577539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.809887255579695e-05], 0, 2.8988332748413086, 1579852737.3961945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0001470312383960047], 0, 1.6773884296417236, 1579852738.6583352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0004568610127370507], 0, 3.8831727504730225, 1579852741.5328534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.573133059487698e-05], 0, 2.8810956478118896, 1579852744.3167644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0004986914975278121], 0, 3.609553337097168, 1579852747.1939366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.45197510719299316, 1579852708.2449076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0006356416748031496], 0, 4.1973652839660645, 1579852750.1168594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.523953679180334e-05], 0, 2.8666045665740967, 1579852752.9838963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00023299122069464544], 0, 3.0256378650665283, 1579852755.852303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0001420871745862253], 0, 3.032219648361206, 1579852758.6982446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.415220115639657e-05], 0, 2.820164203643799, 1579852761.5272486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.512964616582329e-05], 0, 1.2537479400634766, 1579852762.7889369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.963919679978724e-05], 0, 2.7970335483551025, 1579852765.5863144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.67412332702191e-05], 0, 2.861698627471924, 1579852768.4337847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.478823952440814e-05], 0, 2.8559072017669678, 1579852771.3073025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.30266639419756e-05], 0, 2.943962812423706, 1579852774.1843321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.992156318949868e-05], 0, 1.2491509914398193, 1579852775.4406466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.648419444095609e-05], 0, 2.8449270725250244, 1579852778.269904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.343916648635653e-05], 0, 2.8139593601226807, 1579852781.085476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00019900738874527736], 0, 1.942044973373413, 1579852782.3480554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.0618613742912e-05], 0, 2.8868703842163086, 1579852785.1683762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.51547355004552e-05], 0, 2.8207924365997314, 1579852787.9969993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.454108072058883e-05], 0, 2.8232226371765137, 1579852790.8200653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001046049016596968], 0, 3.038414239883423, 1579852793.6669762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.814431609595312e-05], 0, 2.9332783222198486, 1579852796.4933305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00015873956353536356], 0, 3.2972571849823, 1579852799.3441877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010061084307413741], 0, 1.3149662017822266, 1579852800.6055794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[6.826414981400068e-05], 0, 2.9220008850097656, 1579852803.477855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.131120803106162e-05], 0, 2.817375898361206, 1579852806.309717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[6.8796969572086e-05], 0, 1.347419261932373, 1579852807.5703123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.852743826046e-05], 0, 1.2382745742797852, 1579852808.824935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.761725785123967e-05], 0, 2.6324687004089355, 1579852811.4372675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[9.442286886968707e-05], 0, 2.943875312805176, 1579852814.314109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00015732826914007233], 0, 1.2779781818389893, 1579852815.5746553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.273487342085707e-05], 0, 1.3055388927459717, 1579852816.834445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.465159860360661e-05], 0, 2.8215999603271484, 1579852819.6134205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00024430936808510635], 0, 3.2319889068603516, 1579852823.6019428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.914105653740562e-05], 0, 2.827289581298828, 1579852826.4647176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00024507740411169074], 0, 3.2083656787872314, 1579852829.3124232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.4798375331871174e-05], 0, 2.8137009143829346, 1579852832.0849416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.401511783368996e-05], 0, 1.2572784423828125, 1579852833.349235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.431663873218528e-05], 0, 1.299858570098877, 1579852834.6103806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010960571563642142], 0, 1.6075985431671143, 1579852836.2433536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00011619351385507246], 0, 1.4208598136901855, 1579852837.5046704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0001946902914396416], 0, 3.637396812438965, 1579852840.369786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00010281073396130346], 0, 2.8403425216674805, 1579852843.2423146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[5.6316237504507754e-05], 0, 2.859837770462036, 1579852846.0279822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.645090962655602e-05], 0, 2.885554790496826, 1579852848.8809466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[3.890983819119272e-05], 0, 2.721344470977783, 1579852851.5341525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00022634204180790963], 0, 1.615600824356079, 1579852852.8008354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00020726456702523788], 0, 1.3577601909637451, 1579852854.0641594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.62567594190237e-05], 0, 2.961106061935425, 1579852856.8777397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018102144255079005], 0, 3.0075082778930664, 1579852859.7328687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.5193707028776475e-05], 0, 2.713878631591797, 1579852862.4224536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00022290564753004003], 0, 1.6687469482421875, 1579852863.6843832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00019122239553093966], 0, 1.428748607635498, 1579852864.947572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.444123549828453e-05], 0, 2.9079298973083496, 1579852867.822635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.30298563066542e-05], 0, 2.7572789192199707, 1579852870.5940056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.434474729486923e-05], 0, 2.891550064086914, 1579852873.4602206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00010983718927513982], 0, 1.2966647148132324, 1579852874.722986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.792901743708641e-05], 0, 2.916947841644287, 1579852877.592226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00014929359998153618], 0, 3.034153699874878, 1579852880.470488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.088696137061582e-05], 0, 1.2287473678588867, 1579852881.7294302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010174907918276074], 0, 1.3119797706604004, 1579852882.9898837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.66155243589122e-05], 0, 2.811501979827881, 1579852885.80548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[6.438116922648416e-05], 0, 2.897975206375122, 1579852888.682526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.864221381498657e-05], 0, 2.856046438217163, 1579852891.552838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[9.808907277528711e-05], 0, 2.918684244155884, 1579852894.3962915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.88148051948052e-05], 0, 2.8347110748291016, 1579852897.2327793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.054554216385042e-05], 0, 1.2845799922943115, 1579852898.4942226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[8.866153383128295e-05], 0, 2.917456865310669, 1579852901.3661246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[3.897270497034811e-05], 0, 2.620295524597168, 1579852903.99181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001206526602293301], 0, 2.911367416381836, 1579852906.8435571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.78066164135514e-05], 0, 2.7471625804901123, 1579852909.528661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.8717377420986095e-05], 0, 2.7402753829956055, 1579852912.2622335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002618506793159609], 0, 3.1557130813598633, 1579852915.1246395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00017809456403554625], 0, 1.465043544769287, 1579852916.408218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[3.8350341460327106e-05], 0, 2.68279767036438, 1579852919.1144304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.358380635668039e-05], 0, 1.248704433441162, 1579852920.3686297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[3.675935017606483e-05], 0, 2.8027431964874268, 1579852923.097884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001464941903802107], 0, 2.9913487434387207, 1579852925.9454951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00021280447722772278], 0, 3.037424087524414, 1579852928.8139617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018001275757914756], 0, 2.9395973682403564, 1579852931.6766238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00019413358001939862], 0, 1.3178088665008545, 1579852932.9391782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.0740050632240276e-05], 0, 2.7950289249420166, 1579852937.3936498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001514246542762164], 0, 1.4180247783660889, 1579852938.6567159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011298000823927766], 0, 1.237311601638794, 1579852939.9137745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.917777360707867e-05], 0, 1.2482850551605225, 1579852941.1740527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0004084714824006077], 0, 3.398258924484253, 1579852944.0488455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00017750056732040547], 0, 2.9933242797851562, 1579852946.9175909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[8.193598714589815e-05], 0, 1.2838401794433594, 1579852948.1781151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001611221928582918], 0, 1.614668607711792, 1579852949.4406807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011134594173217487], 0, 2.83968186378479, 1579852952.3093295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.854681906573663e-05], 0, 2.9417004585266113, 1579852955.190081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[9.986121603907748e-05], 0, 2.9381515979766846, 1579852958.0631042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.6093832648549944e-05], 0, 2.677497386932373, 1579852960.7469993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[9.844696878042844e-05], 0, 2.883575916290283, 1579852963.6227305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00048292788249400476], 0, 4.161484241485596, 1579852966.4936159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[7.191287961190974e-05], 0, 2.885658025741577, 1579852969.366441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0002362212249469465], 0, 1.7912416458129883, 1579852970.628017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.000210830184038745], 0, 1.6285085678100586, 1579852971.888164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.630195555823487e-05], 0, 2.706899881362915, 1579852974.5805314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00019512741685926286], 0, 2.9846365451812744, 1579852977.4366848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.355506856017284e-05], 0, 1.2347052097320557, 1579852978.692437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.331504547140076e-05], 0, 2.8452935218811035, 1579852981.5126407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.013869690453286e-05], 0, 2.8299777507781982, 1579852984.3461711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.906876917154954e-05], 0, 2.8787028789520264, 1579852987.218205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.000490314314355678], 0, 2.588069200515747, 1579852989.0823605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002839757033450704], 0, 3.4722158908843994, 1579852991.9538608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00039697756805896805], 0, 3.580693006515503, 1579852994.8313222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00020687566713753692], 0, 3.0391788482666016, 1579852997.6961546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00014776646221359942], 0, 2.9268388748168945, 1579853000.545984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010007992160169915], 0, 2.8662126064300537, 1579853003.391792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0001616311595881596], 0, 1.6018712520599365, 1579853004.6590667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016192284116981742], 0, 1.3955128192901611, 1579853005.9240184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015143824568156217], 0, 3.1215810775756836, 1579853008.7919738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[6.478957299032755e-05], 0, 2.8375191688537598, 1579853011.6273904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[5.913923100257267e-05], 0, 2.733985424041748, 1579853014.3726149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[5.842673487074031e-05], 0, 2.806022882461548, 1579853017.2019863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0001683655175762694], 0, 3.1100754737854004, 1579853020.0420766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[7.286368117278259e-05], 0, 2.8845150470733643, 1579853022.8630693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.708924921135646e-05], 0, 2.896284341812134, 1579853025.686026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.359192329163651e-05], 0, 2.8786187171936035, 1579853028.5564232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.281369213384394e-05], 0, 1.236396074295044, 1579853029.8128107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00016464334680374592], 0, 3.0620291233062744, 1579853032.6908994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0004985788686086148], 0, 3.596163749694824, 1579853035.5572462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.000177598243201415], 0, 3.0268282890319824, 1579853038.4175022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002123500836072039], 0, 3.2284018993377686, 1579853041.2924917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0002488879791441372], 0, 3.2960665225982666, 1579853044.1625123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0001971556933562569], 0, 3.0427842140197754, 1579853047.0199509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0001220305071297148], 0, 2.9029219150543213, 1579853049.8569376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0004164972056316197], 0, 3.5127861499786377, 1579853052.7297738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011562086844177225], 0, 2.9715042114257812, 1579853057.5610192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00014593957358252077], 0, 2.9929754734039307, 1579853060.4369528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[7.168106482343672e-05], 0, 1.2432000637054443, 1579853061.697959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0001816749381461999], 0, 1.4325177669525146, 1579853062.9637237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010126553741625584], 0, 2.8279988765716553, 1579853065.8136659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.94935082943056e-05], 0, 2.793154001235962, 1579853068.6367118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[5.878404293021557e-05], 0, 2.904552936553955, 1579853071.502322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00012992432657657658], 0, 3.021646738052368, 1579853074.3759398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0001102328727827051], 0, 2.9611451625823975, 1579853077.2133625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00020124845596893398], 0, 3.047581911087036, 1579853080.075074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.4240117073059082, 1579853053.6569626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00022194029911699778], 0, 3.0738110542297363, 1579853082.9818966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00017994810368373763], 0, 1.386944055557251, 1579853084.244134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.376450813586098e-05], 0, 2.8965320587158203, 1579853087.1179256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[4.400479399912873e-05], 0, 2.9628756046295166, 1579853089.991969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.186352819715808e-05], 0, 2.9502322673797607, 1579853092.8668106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.497180350891644e-05], 0, 2.8357200622558594, 1579853095.6775134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[6.476564727661675e-05], 0, 2.825655221939087, 1579853098.4849904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.608946232859636e-05], 0, 2.6139721870422363, 1579853101.086841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0001833987889245586], 0, 2.9573423862457275, 1579853103.9387188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001705547096555235], 0, 1.4306554794311523, 1579853105.2036705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.504529157615254e-05], 0, 2.8709218502044678, 1579853108.0628932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00027163134201954397], 0, 1.6508815288543701, 1579853109.328044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00025506550471577873], 0, 1.7226920127868652, 1579853110.5876613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.793975496075011e-05], 0, 2.8713412284851074, 1579853113.4551454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.866156683926285e-05], 0, 2.843663215637207, 1579853116.2855449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.049255126277812e-05], 0, 2.9117681980133057, 1579853119.1447797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.685807873210634e-05], 0, 2.825796127319336, 1579853122.011144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.563053343251509e-05], 0, 2.8363449573516846, 1579853124.842098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00018549589683241905], 0, 1.5331978797912598, 1579853126.1523623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.464809402394193e-05], 0, 2.863269805908203, 1579853128.9742582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[5.8815609352256186e-05], 0, 2.879411458969116, 1579853131.847359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.552248477935791, 1579853053.9981847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4669867871979946e-05], 0, 2.6857614517211914, 1579853134.566737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001405357246478257], 0, 2.873321533203125, 1579853137.4235575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.675618771281953e-05], 0, 2.839470386505127, 1579853140.2703924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.373959252432911e-05], 0, 1.2599577903747559, 1579853141.5247047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001017139924010217], 0, 3.0349831581115723, 1579853144.362005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.122630255099793e-05], 0, 2.843632459640503, 1579853147.235246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0004485290957535387], 0, 3.9606218338012695, 1579853150.112847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.910753665368288e-05], 0, 2.8484299182891846, 1579853152.9283452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0003985330749751738], 0, 3.608377695083618, 1579853155.7905607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[5.564744060768544e-05], 0, 2.912081241607666, 1579853158.5664124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.386438218461287e-05], 0, 2.8118362426757812, 1579853161.3523116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00045781484172003657], 0, 1.907599925994873, 1579853162.6181517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.567576715337373e-05], 0, 2.8674163818359375, 1579853165.4860897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002707404634740259], 0, 1.920647382736206, 1579853166.7470925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[9.610206238117871e-05], 0, 2.910297393798828, 1579853169.6226342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[9.166463144873088e-05], 0, 1.4608418941497803, 1579853172.975257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.546396868871748e-05], 0, 1.282355785369873, 1579853174.238785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.835437350720057e-05], 0, 2.7860641479492188, 1579853177.0198727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.226625789311567e-05], 0, 2.8932600021362305, 1579853179.8978155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.4476730773654785e-05], 0, 2.6860203742980957, 1579853182.5813758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001333103929945602], 0, 1.6291606426239014, 1579853183.8482037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0006368627543439186], 0, 2.4299569129943848, 1579853185.1788354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0006315798787167449], 0, 4.234386682510376, 1579853188.0611827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.914405694630231e-05], 0, 2.776683807373047, 1579853190.816094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.675877746094718e-05], 0, 2.861172676086426, 1579853193.6862764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.990824942115769e-05], 0, 1.2432880401611328, 1579853194.9458213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[9.342788186443652e-05], 0, 2.9106950759887695, 1579853197.789381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.743542077781027e-05], 0, 2.8523828983306885, 1579853200.661168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020817852162162163], 0, 1.601762056350708, 1579853201.9239974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.428495124933762e-05], 0, 2.840655565261841, 1579853204.7372084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.3043553829193115, 1579853171.4193892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.466086758846965e-05], 0, 2.8562231063842773, 1579853207.6511154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.4408157986622835e-05], 0, 2.7029216289520264, 1579853210.3667338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.741016316487891e-05], 0, 2.8430893421173096, 1579853213.1835587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0001757085346233286], 0, 2.9879889488220215, 1579853216.0621982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[3.398387840882962e-05], 0, 2.668898820877075, 1579853218.71333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.718552883517959e-05], 0, 1.2436485290527344, 1579853219.96808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.857973096312019e-05], 0, 1.2623004913330078, 1579853221.2260919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00035717284175531915], 0, 3.952406644821167, 1579853224.096352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[9.39761678428705e-05], 0, 2.218071460723877, 1579853226.2117078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016895564161459212], 0, 1.9005677700042725, 1579853227.4748595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00010520149389859036], 0, 1.3178014755249023, 1579853228.7335703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0001382139617297596], 0, 1.4671833515167236, 1579853229.9944065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001290702720825274], 0, 1.564990520477295, 1579853231.2591105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.230599922624575e-05], 0, 2.811795711517334, 1579853234.0945654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.922923737594406e-05], 0, 2.8651247024536133, 1579853236.924383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0006299534146436962], 0, 4.232376337051392, 1579853239.796076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.5312241806428283e-05], 0, 1.264735460281372, 1579853241.058476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00016644520611702127], 0, 1.4614381790161133, 1579853242.319621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.389256337011033e-05], 0, 2.8708033561706543, 1579853245.156363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.770563813832684e-05], 0, 2.8833510875701904, 1579853248.0271993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.35349293014308e-05], 0, 2.863454580307007, 1579853250.8450108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00041605764642262897], 0, 2.050842761993408, 1579853252.1090736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.697778888226781e-05], 0, 2.780468463897705, 1579853254.9089832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.6924328734515426e-05], 0, 2.7229807376861572, 1579853257.6245713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.457736951188016e-05], 0, 1.2920596599578857, 1579853258.8851418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.553311415106689e-05], 0, 1.2972333431243896, 1579853260.1454978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.630638658414185e-05], 0, 2.8176183700561523, 1579853262.9684236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00018982197923022765], 0, 3.0476460456848145, 1579853265.8477519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00022731797909013844], 0, 3.202925205230713, 1579853268.7141492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[6.476684388512424e-05], 0, 1.2668986320495605, 1579853269.9762948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.803773585641826e-05], 0, 1.2475910186767578, 1579853271.2370727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.524884348287763e-05], 0, 2.8727266788482666, 1579853274.0904808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010414606885524083], 0, 2.9960439205169678, 1579853283.5942686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017752123915474062], 0, 3.04974365234375, 1579853286.4254367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.3081962617132986e-05], 0, 3.3205063343048096, 1579853289.2734752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00020101602414914914], 0, 5.362914562225342, 1579853292.138872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00015649547488404226], 0, 3.06900691986084, 1579853294.9698145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002948492735814296], 0, 3.8640689849853516, 1579853297.8242846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.720587123952669e-05], 0, 2.902636766433716, 1579853300.6603627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00011609430360118833], 0, 3.1846683025360107, 1579853303.512727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.99053180551811e-05], 0, 1.4645488262176514, 1579853304.771846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.909677295816732e-05], 0, 3.595616340637207, 1579853307.6012335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.975384494902231e-05], 0, 2.8681070804595947, 1579853310.4693177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014964583799566733], 0, 3.2467994689941406, 1579853313.2987945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002879325960627051], 0, 8.373666048049927, 1579853316.124647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00021271737792920062], 0, 3.5274832248687744, 1579853318.6649747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002424089740885809], 0, 4.044145822525024, 1579853321.5336082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.6476183709284914e-05], 0, 2.887331485748291, 1579853324.31241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00027710116403839563], 0, 3.5896849632263184, 1579853327.193853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00023185721986222733], 0, 5.369750499725342, 1579853330.072544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.17140579223632812, 1579853280.8725123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00024229490131678523], 0, 4.402930498123169, 1579853332.9717712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.7790482902099576e-05], 0, 2.8121519088745117, 1579853335.789078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.681371822173751e-05], 0, 2.3421630859375, 1579853338.1316574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.708417317933219e-05], 0, 3.0141773223876953, 1579853340.957455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.053503271818434e-05], 0, 2.899733304977417, 1579853343.8141172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017063956591500433], 0, 4.142618894577026, 1579853346.624259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.98337078714929e-05], 0, 2.9576528072357178, 1579853349.495695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012103889109955537], 0, 3.4292492866516113, 1579853352.359625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[5.275822920395042e-05], 0, 2.9431650638580322, 1579853355.198206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001329257145395631], 0, 3.2351231575012207, 1579853358.1753669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.907060586103903e-05], 0, 2.8656253814697266, 1579853361.0181377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4928142580837137e-05], 0, 2.6763572692871094, 1579853363.7104003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.894300554955308e-05], 0, 2.9252560138702393, 1579853366.5681949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0004905980503663003], 0, 3.5268139839172363, 1579853369.4380713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.286545351578222e-05], 0, 3.0501670837402344, 1579853372.3074489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000115297885667357], 0, 3.0781970024108887, 1579853375.1754696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.387984517589689e-05], 0, 3.0315747261047363, 1579853378.0469224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.358547369555378e-05], 0, 2.8566815853118896, 1579853380.8252542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00012423317886686437], 0, 3.1745409965515137, 1579853383.6594393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1566503083766872e-05], 0, 2.597722291946411, 1579853386.2335646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010681788815965712], 0, 2.889254093170166, 1579853389.0771294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010108247984981226], 0, 3.0075387954711914, 1579853391.9489684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011458714917482318], 0, 3.5348763465881348, 1579853394.8054874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001316141371548117], 0, 4.922869443893433, 1579853397.6130548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00029151648609343755], 0, 4.564721345901489, 1579853400.4681528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4624471390603376e-05], 0, 2.8198466300964355, 1579853403.2763813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004468983712691771], 0, 3.2860467433929443, 1579853406.138768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.7572914740360626e-05], 0, 2.8395702838897705, 1579853408.9770682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.856068106441416e-05], 0, 2.6726508140563965, 1579853411.6442194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8787276260155862e-05], 0, 2.502056121826172, 1579853418.4378524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003881832445414847], 0, 4.094196319580078, 1579853421.2985487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00032518392902940527], 0, 2.36920166015625, 1579853423.0314078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018341043079922028], 0, 3.115816593170166, 1579853425.8802388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001410657648780488], 0, 2.9674863815307617, 1579853428.7199864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.116737963267243e-05], 0, 2.555729389190674, 1579853431.2497363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.35091575698456e-05], 0, 2.7401766777038574, 1579853434.0034547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2758558564146826e-05], 0, 2.817812919616699, 1579853436.8288283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.000103673880707018], 0, 2.987818479537964, 1579853439.6586032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.90474726964161e-05], 0, 3.341569662094116, 1579853442.4833252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015356801241031608], 0, 3.2218995094299316, 1579853445.3075874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00018557872547668273], 0, 3.5412728786468506, 1579853448.181796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.936477555072913e-05], 0, 2.9677069187164307, 1579853451.0349412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.2262868083251256e-05], 0, 2.590078353881836, 1579853453.521211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013167159349727678], 0, 3.2068729400634766, 1579853456.3636978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001846796186217177], 0, 3.256028890609741, 1579853459.2341566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0002199717482644628], 0, 2.0942318439483643, 1579853460.8272185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4236935446906035e-05], 0, 2.715142011642456, 1579853463.5523212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7711620565430035e-05], 0, 2.9532480239868164, 1579853466.3725035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0001335628121991701], 0, 3.1468539237976074, 1579853469.235228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00020581823833205814], 0, 3.5916032791137695, 1579853472.1085937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.261912304227658e-05], 0, 2.953740358352661, 1579853474.9790297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.560429993949347e-05], 0, 2.842780351638794, 1579853477.7956312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011540421429602887], 0, 2.980499029159546, 1579853480.6458852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002880072877518274], 0, 3.5977091789245605, 1579853483.5231476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.24248576164245605, 1579853413.2252648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00023645479997067017], 0, 4.14903450012207, 1579853486.4396498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001800223969664652], 0, 6.126591920852661, 1579853489.219417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.603726752519597e-05], 0, 1.307417631149292, 1579853490.478559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.0957944850631175e-05], 0, 2.6845622062683105, 1579853493.1079555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012887287901746551], 0, 3.4114725589752197, 1579853495.9818642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.763805456989893e-05], 0, 2.807189702987671, 1579853498.7749584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.276458932344533e-05], 0, 2.8172295093536377, 1579853501.5889382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011400578295446548], 0, 3.1089138984680176, 1579853504.4669242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00027369860123541525], 0, 4.09969425201416, 1579853507.311202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.26894617080688477, 1579853415.7870286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.6787106195709777e-05], 0, 2.9735522270202637, 1579853510.1939669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.479625983362264e-05], 0, 2.8230626583099365, 1579853512.899525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017076162454408926], 0, 2.9191009998321533, 1579853515.7370396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.669769864274212e-05], 0, 3.040665626525879, 1579853518.5756688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00033456342639915526], 0, 6.172837734222412, 1579853521.4075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014255942449560037], 0, 3.282773017883301, 1579853524.2676857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016220383879118658], 0, 2.9674317836761475, 1579853527.1205993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.19378474227981e-05], 0, 2.985034704208374, 1579853529.985549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011041174779818393], 0, 3.115795135498047, 1579853532.8598123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.953644548911345e-05], 0, 2.7520391941070557, 1579853535.5750694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.739734660056657e-05], 0, 2.8979430198669434, 1579853538.398833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002316986743172574], 0, 5.147130727767944, 1579853541.2423866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013031261630340018], 0, 3.3928117752075195, 1579853549.7841666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.753726045929421e-05], 0, 2.923915147781372, 1579853552.6486824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.598579836717892e-05], 0, 2.873828649520874, 1579853555.452022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.261320443031034e-05], 0, 2.646852493286133, 1579853558.1154034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4024604620317984e-05], 0, 2.5835890769958496, 1579853560.6897411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.747217763998675e-05], 0, 2.825179100036621, 1579853563.5093625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0001298484725168756], 0, 3.1259143352508545, 1579853566.3813212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001283126814279984], 0, 2.9961562156677246, 1579853569.2366853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001491773360853806], 0, 2.774825096130371, 1579853571.8969426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011394932740615297], 0, 3.0122756958007812, 1579853574.7678242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.872252925941913e-05], 0, 3.2795300483703613, 1579853577.5878334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.10252393611017e-05], 0, 3.030980348587036, 1579853580.457019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00010254997225220649], 0, 2.9711754322052, 1579853583.328125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.9480094742795316e-05], 0, 2.870093822479248, 1579853586.1833687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012975163110467454], 0, 3.037254571914673, 1579853589.0489585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.606177702641984e-05], 0, 2.9094467163085938, 1579853591.9037676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001020481032231742], 0, 1.5331308841705322, 1579853593.1630042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023111916401963615], 0, 5.200015544891357, 1579853596.0155554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.1588891869717328e-05], 0, 2.6441352367401123, 1579853598.5287087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.70429339050536e-05], 0, 3.4704599380493164, 1579853601.3567235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.827364555322129e-05], 0, 2.518134832382202, 1579853603.8508618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001519944726970201], 0, 1.6024329662322998, 1579853605.1117501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001220721724947018], 0, 3.0468380451202393, 1579853607.9760387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.8460670212765956e-05], 0, 2.8562216758728027, 1579853610.7173572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.135900669338511e-05], 0, 1.2960872650146484, 1579853611.975231], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00028810432672413794], 0, 2.4420478343963623, 1579853613.2400613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014883425906785338], 0, 3.2804203033447266, 1579853616.0212736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018301418650838944], 0, 3.488255500793457, 1579853618.8796148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.1129863057921513e-05], 0, 2.7151637077331543, 1579853621.5120635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00033394308847352024], 0, 3.626650810241699, 1579853624.3754532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00028125864001402767], 0, 3.5783865451812744, 1579853627.2292244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.737582427762311e-05], 0, 3.2129862308502197, 1579853630.0956695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.401945704374768e-05], 0, 3.073643684387207, 1579853632.948347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.711622728534419e-05], 0, 2.896919012069702, 1579853635.8011053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.418937140584609e-05], 0, 2.935811758041382, 1579853638.6698034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.079144471516764e-05], 0, 2.5321056842803955, 1579853641.177112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.133002778392575e-05], 0, 2.735837697982788, 1579853643.7750514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000110491324465386], 0, 3.0172011852264404, 1579853646.4997842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015964274205195064], 0, 7.745044469833374, 1579853649.341807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.573098212954386e-05], 0, 2.9289815425872803, 1579853652.1580632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.838116372619908e-05], 0, 2.9404683113098145, 1579853654.9908605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00017937478692927486], 0, 3.543276309967041, 1579853657.8470628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.893855712897741e-05], 0, 2.851634979248047, 1579853660.6942546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.43834114148581e-05], 0, 2.9483091831207275, 1579853663.566749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.982793758051886e-05], 0, 2.8322017192840576, 1579853666.374908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00017382030272952852], 0, 3.467074394226074, 1579853669.243988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011913724648364046], 0, 3.979308605194092, 1579853672.0675225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.852661599356794e-05], 0, 2.542578935623169, 1579853674.5677745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.814042079484159e-05], 0, 2.8858866691589355, 1579853683.8217514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011686424557602022], 0, 3.280564308166504, 1579853686.6965232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.7136253890959924e-05], 0, 2.8177101612091064, 1579853689.532713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010733382246352223], 0, 2.8394157886505127, 1579853692.350944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.2061238269119206e-05], 0, 3.21526837348938, 1579853695.0851026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014934074959010286], 0, 1.651728630065918, 1579853696.3450358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.6948479045522996e-05], 0, 2.9000213146209717, 1579853699.1870623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011023834247524067], 0, 3.5700337886810303, 1579853702.0203955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002886922822871573], 0, 8.468610763549805, 1579853704.8751576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011516259696947728], 0, 2.8924496173858643, 1579853707.7109454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.112644008626887e-05], 0, 2.6006648540496826, 1579853710.2861254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00012868012704028302], 0, 3.0687198638916016, 1579853713.133382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013112993229969964], 0, 5.049897909164429, 1579853716.0123854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00019044731839782758], 0, 4.526263236999512, 1579853717.400595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021332595194598888], 0, 4.108873128890991, 1579853720.274812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.893914883579364e-05], 0, 2.88779616355896, 1579853723.1320033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.2351918950265722e-05], 0, 2.414750814437866, 1579853725.481745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.911719248277559e-05], 0, 2.8705108165740967, 1579853728.3226748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.381788328708502e-05], 0, 2.913200616836548, 1579853731.1808836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.002819523048343e-05], 0, 2.5081491470336914, 1579853733.689624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002960062449283454], 0, 4.797870397567749, 1579853736.5281587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00018857915877665808], 0, 3.1396737098693848, 1579853739.3917174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00029426791636096846], 0, 4.072274208068848, 1579853742.2533803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014023410942701943], 0, 3.204843282699585, 1579853745.106097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.0281827781334014e-05], 0, 2.8194329738616943, 1579853747.9063818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.801658268926233e-05], 0, 2.9488537311553955, 1579853750.7654488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.067995039415984e-05], 0, 2.902039051055908, 1579853753.6188407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012187154394935477], 0, 1.475576400756836, 1579853754.8795922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014148292045985608], 0, 3.233550548553467, 1579853757.591626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012418049458317326], 0, 3.2520017623901367, 1579853760.462399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.529986900592524e-05], 0, 2.8918495178222656, 1579853763.3099918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012117777701132188], 0, 3.5281901359558105, 1579853766.1818771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.2399878285450246e-05], 0, 2.768597364425659, 1579853768.9607756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014831899406968124], 0, 3.215616464614868, 1579853771.8103073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011299776724199162], 0, 3.7099905014038086, 1579853774.6471083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001165986082075953], 0, 3.5321013927459717, 1579853777.4970217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.338938366249219e-05], 0, 3.076211452484131, 1579853780.339724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.490114134650905e-05], 0, 3.4442636966705322, 1579853783.2237983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.879171719279438e-05], 0, 2.792429208755493, 1579853785.9131782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.9028202216174184e-05], 0, 1.320263147354126, 1579853787.1781967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.000287211047935368], 0, 8.358413457870483, 1579853790.0321202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.661355158857797e-05], 0, 2.8523051738739014, 1579853792.8523118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013160352120026092], 0, 4.167288303375244, 1579853795.7275693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023965338637041458], 0, 4.045529842376709, 1579853798.5947855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00012812951972101974], 0, 2.9439549446105957, 1579853801.4460447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.0955083333333334e-05], 0, 2.842045783996582, 1579853804.2787926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00019695138190034198], 0, 3.134505033493042, 1579853807.1451154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011668996573860358], 0, 3.1575582027435303, 1579853810.0195186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014857658914728682], 0, 3.281069040298462, 1579853815.3729095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001536258711213518], 0, 2.1609201431274414, 1579853816.6350152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.674446068619628e-05], 0, 2.854109764099121, 1579853819.498615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018403710562239705], 0, 2.9048304557800293, 1579853822.3329651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.786523121360135e-05], 0, 2.8665578365325928, 1579853825.1992016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.361750667507621e-05], 0, 2.8299505710601807, 1579853828.045657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015608981920903954], 0, 3.3096277713775635, 1579853830.8970745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002835261524024024], 0, 2.958573579788208, 1579853832.6676116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.6959546383220226e-05], 0, 2.8552021980285645, 1579853835.4566305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2851482056516605e-05], 0, 2.968719005584717, 1579853838.294899], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011759659193087793], 0, 5.044883728027344, 1579853841.1574578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.244397563523359e-05], 0, 2.8763091564178467, 1579853844.014969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.799370032229384e-05], 0, 2.6761748790740967, 1579853846.4938905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.921114611039452e-05], 0, 2.944838285446167, 1579853849.2689233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002758686420971174], 0, 2.6283457279205322, 1579853850.958532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000117619221615323], 0, 3.1298418045043945, 1579853853.8288128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001087403227834381], 0, 1.541473627090454, 1579853855.0896611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.150327338392611e-05], 0, 1.4809560775756836, 1579853856.346587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00015831020336269015], 0, 3.0640270709991455, 1579853859.1679192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.3717976295725836e-05], 0, 2.7638328075408936, 1579853861.9187586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.389545342205324e-05], 0, 3.1127917766571045, 1579853864.7847548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00020987982593989853], 0, 3.0048742294311523, 1579853867.6603415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015103760719342962], 0, 3.2889881134033203, 1579853870.5131276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0001991895694530189], 0, 3.193952798843384, 1579853873.3818605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012056510664179104], 0, 3.2507834434509277, 1579853876.2532039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00016834330095457886], 0, 3.429962158203125, 1579853879.113846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00029565219974344876], 0, 4.307830333709717, 1579853881.9901698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.210573611348488e-05], 0, 3.0167367458343506, 1579853884.862258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014957980266444627], 0, 3.377042055130005, 1579853887.7388322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011743040767739433], 0, 3.0397560596466064, 1579853890.4475992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.76330085695295e-05], 0, 2.8529465198516846, 1579853893.2690754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0002014540388033546], 0, 3.591663360595703, 1579853896.1371872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00045682419436539557], 0, 3.3872852325439453, 1579853899.0029993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002940507923976608], 0, 3.4797375202178955, 1579853901.872581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017837341186440676], 0, 3.0583059787750244, 1579853904.6856914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.121016470557878e-05], 0, 2.864377975463867, 1579853907.526129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00010201522409760415], 0, 3.1508803367614746, 1579853910.3943079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001368135282363898], 0, 4.31537652015686, 1579853913.2719781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.214797972321808e-05], 0, 3.011591911315918, 1579853916.138579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.761207523853558e-05], 0, 3.1009931564331055, 1579853918.995316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012217096286958515], 0, 2.8917617797851562, 1579853921.843209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011230650760152725], 0, 3.167912721633911, 1579853924.7202575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.6206489700139716e-05], 0, 2.796457052230835, 1579853927.5178964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.420879966898601e-05], 0, 3.013965368270874, 1579853930.371579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.1357390003757986e-05], 0, 2.592282295227051, 1579853932.9304235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.146069629083484e-05], 0, 2.966177225112915, 1579853935.7961705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.99046402930854e-05], 0, 2.40898060798645, 1579853938.1949093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003453576253478913], 0, 3.673159122467041, 1579853941.068383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.084757397430584e-05], 0, 2.9291586875915527, 1579853947.2087083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013522644972114247], 0, 3.2779064178466797, 1579853950.0621576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8171416200848116e-05], 0, 2.8277595043182373, 1579853952.8861055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.692720789895284e-05], 0, 2.9653468132019043, 1579853955.715956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001500172223685448], 0, 2.921470880508423, 1579853958.5567858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002428079014659211], 0, 4.132145404815674, 1579853961.4216642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.906474755086662e-05], 0, 2.9417145252227783, 1579853964.2770207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.165830880704772e-05], 0, 2.830801486968994, 1579853967.1217988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.2509182472989195e-05], 0, 2.9336116313934326, 1579853969.95744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015837131497451978], 0, 3.769580125808716, 1579853972.8302605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.7633399830779356e-05], 0, 2.9311554431915283, 1579853975.67672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.508986384022425e-05], 0, 2.687494993209839, 1579853978.3665793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016253293799073888], 0, 4.27208399772644, 1579853981.2452216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00012279004634418414], 0, 1.799107313156128, 1579853982.714236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016164928322580645], 0, 3.2110369205474854, 1579853983.975501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.7063295841217041, 1579853943.579303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7417905268236894e-05], 0, 2.7545697689056396, 1579853986.7570474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015628703507396884], 0, 3.3682167530059814, 1579853989.602124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001561995486673826], 0, 3.2456719875335693, 1579853992.4533637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.323822929487353e-05], 0, 2.866206407546997, 1579853995.2906096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.278321579003922e-05], 0, 2.863341808319092, 1579853998.124678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.879168949815009e-05], 0, 3.218194007873535, 1579854000.4163857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.26183605194091797, 1579853943.5796726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.7406003607024206e-05], 0, 2.861225128173828, 1579854003.2715993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015233491178139182], 0, 3.637864589691162, 1579854006.140181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002819573855633803], 0, 3.571592092514038, 1579854008.9935253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7428943455047126e-05], 0, 2.5793888568878174, 1579854011.4253924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.898328500558105e-05], 0, 2.9602155685424805, 1579854014.2257285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.452347653359299e-05], 0, 2.9928321838378906, 1579854017.0732315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9229192992514736e-05], 0, 2.74660587310791, 1579854019.8318102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.144963720850676e-05], 0, 3.8867228031158447, 1579854022.6856434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.327947097308162e-05], 0, 2.938753843307495, 1579854025.5414987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.339081147024044e-05], 0, 3.0144002437591553, 1579854028.4015021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00027806844702391346], 0, 3.59133243560791, 1579854031.2398047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.9279665676001125e-05], 0, 2.841904640197754, 1579854033.9800248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011545043679965741], 0, 3.3268392086029053, 1579854036.856213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3661313056945801, 1579853943.580314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.905319862004616e-05], 0, 2.9663748741149902, 1579854039.7386425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0002363116601142473], 0, 2.2410409450531006, 1579854041.4122505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00046184279287561045], 0, 3.353705644607544, 1579854044.283191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00014122799417732687], 0, 3.1334569454193115, 1579854047.134618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00012070583965646005], 0, 3.0292255878448486, 1579854050.010005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00016181330624227442], 0, 3.3713650703430176, 1579854052.8156977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.164670067988668e-05], 0, 2.9131808280944824, 1579854055.6860948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.565692472434265e-05], 0, 3.007725477218628, 1579854058.557408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4815096375918576e-05], 0, 2.7356977462768555, 1579854061.283126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00011723121606566989], 0, 5.035435676574707, 1579854064.1329134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.819528288907997e-05], 0, 2.869886875152588, 1579854066.9789507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.221010205929834e-05], 0, 2.95346736907959, 1579854072.9810438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013625642922463274], 0, 3.014425754547119, 1579854075.6352494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.573563229192931e-05], 0, 2.7754034996032715, 1579854078.4183578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011719344023238925], 0, 3.3832452297210693, 1579854081.286896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.8345845005520084e-05], 0, 2.9230923652648926, 1579854084.1309166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.0651683335546406e-05], 0, 2.7586913108825684, 1579854086.8633904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002783217712247738], 0, 4.027212858200073, 1579854089.713346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013700058819497986], 0, 2.9366097450256348, 1579854092.5636187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.7256599330687675e-05], 0, 2.843212127685547, 1579854095.4046228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.980347126609174e-05], 0, 2.8697407245635986, 1579854098.2384691], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00024145132803359833], 0, 4.408459663391113, 1579854101.107996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.2431402175672614e-05], 0, 2.8670787811279297, 1579854103.9757564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00012459102238805968], 0, 1.4917430877685547, 1579854105.236746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.7950763485271926e-05], 0, 2.771765947341919, 1579854107.9768279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.666542722896561e-05], 0, 2.9195735454559326, 1579854110.8103158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0002028106974294671], 0, 3.6465163230895996, 1579854113.69134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010036072525034858], 0, 2.872810125350952, 1579854116.5143518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003126420817475728], 0, 3.851334810256958, 1579854119.3880377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.997786866568813e-05], 0, 1.4746906757354736, 1579854120.6475446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010625687239776325], 0, 2.8900272846221924, 1579854123.4643514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.886524893417462e-05], 0, 2.9858932495117188, 1579854126.3364377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.65407077056676e-05], 0, 2.7210566997528076, 1579854129.0187147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.693812425300737e-05], 0, 2.7903637886047363, 1579854131.6123517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002385970948441424], 0, 3.9030463695526123, 1579854134.4922001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001473168916067594], 0, 2.897967576980591, 1579854137.3055618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00016471919706756893], 0, 3.4552690982818604, 1579854140.1684186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.7681134940280216e-05], 0, 2.8282439708709717, 1579854142.9467776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.890195217553921e-05], 0, 2.8047914505004883, 1579854145.729786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1192914715719064e-05], 0, 2.8695878982543945, 1579854148.5761025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00034129032061068704], 0, 3.7375710010528564, 1579854151.447545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00023596468771205193], 0, 5.310349225997925, 1579854154.3020048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002709690009257545], 0, 2.3767199516296387, 1579854156.0277205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015241650898887093], 0, 3.2372050285339355, 1579854158.8809888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.2439857513589877e-05], 0, 2.7825429439544678, 1579854161.5031037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.766079277197037e-05], 0, 2.6740643978118896, 1579854164.0821419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.206803744251672e-05], 0, 3.022562026977539, 1579854166.9448657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.007342265593763e-05], 0, 2.9117438793182373, 1579854169.7962391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014499996863636365], 0, 3.086146116256714, 1579854172.6420844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020433487006369427], 0, 3.9645912647247314, 1579854175.5013232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.670661711659162e-05], 0, 2.854947566986084, 1579854178.297771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.986989018481966e-05], 0, 1.6525263786315918, 1579854179.556413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.226936791901888e-05], 0, 3.001697540283203, 1579854182.4231832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.015048705453091e-05], 0, 2.865084409713745, 1579854185.2781875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.636498078018224e-05], 0, 2.938852071762085, 1579854188.1381307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000127482966176703], 0, 3.1141369342803955, 1579854191.0049198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.450498377711163e-05], 0, 2.901322603225708, 1579854193.8650656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.5264143943786621, 1579854070.2871566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00022793453379623072], 0, 3.0032436847686768, 1579854196.7781546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9604381855244054e-05], 0, 2.5209357738494873, 1579854204.7000408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.255136970148327e-05], 0, 2.7547829151153564, 1579854207.3757718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00029648139330621303], 0, 4.16154670715332, 1579854210.2381976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011715614779805086], 0, 2.9981110095977783, 1579854213.0869772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1608920826429164e-05], 0, 2.8501927852630615, 1579854215.9407127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.49389858802817e-05], 0, 3.327460765838623, 1579854218.728425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010705111142435226], 0, 2.917170524597168, 1579854221.573626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00020502149619482495], 0, 3.5355753898620605, 1579854224.453457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.721011926715077e-05], 0, 2.827692747116089, 1579854227.2296064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001437585940266476], 0, 3.587493419647217, 1579854230.089809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00028022448637992834], 0, 7.817742824554443, 1579854232.8877945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.974417830380626e-05], 0, 2.828030586242676, 1579854235.7371905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.185972462265589e-05], 0, 2.596214771270752, 1579854238.3158343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001513605774448841], 0, 3.245490550994873, 1579854241.1751268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.9303611975609754e-05], 0, 2.958310127258301, 1579854244.0430992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4917211226576286e-05], 0, 3.4231152534484863, 1579854246.8991153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.6379844032874176e-05], 0, 2.8049142360687256, 1579854249.7019277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.100067095233255e-05], 0, 2.8834612369537354, 1579854252.5688877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015932422128935532], 0, 4.749566555023193, 1579854255.410467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.509806214565112e-05], 0, 2.860869884490967, 1579854258.2489665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5373506894943705e-05], 0, 2.8359837532043457, 1579854261.0830038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.186935578405377e-05], 0, 2.598665714263916, 1579854263.6243038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.634350199401794e-05], 0, 2.914263963699341, 1579854266.4780827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.2826850356046524e-05], 0, 2.796165704727173, 1579854269.2818043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.031720906210393e-05], 0, 2.8119242191314697, 1579854272.1130168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.393548331780056e-05], 0, 2.7777929306030273, 1579854274.8616557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.065890180871896e-05], 0, 2.819084644317627, 1579854277.6733282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.452901338873499e-05], 0, 2.802661180496216, 1579854280.4716084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.398399377127185e-05], 0, 2.6183135509490967, 1579854283.0809398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2694571018218994, 1579854202.2872353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.813337193705239e-05], 0, 2.838015079498291, 1579854285.9584079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00028412408626760565], 0, 3.1176064014434814, 1579854288.8345816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.291074439117062e-05], 0, 2.9724555015563965, 1579854291.7034273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015673082181006021], 0, 3.4233248233795166, 1579854294.5812416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.143402018776934e-05], 0, 2.8884925842285156, 1579854297.4536679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011833035419609009], 0, 3.0201969146728516, 1579854300.2875643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015208408654028435], 0, 3.283935546875, 1579854303.148426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014982669446107785], 0, 1.6983234882354736, 1579854304.4077628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023966887622731332], 0, 4.0418946743011475, 1579854307.2806516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002466333043078338], 0, 4.377654075622559, 1579854310.1494472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.812663299735726e-05], 0, 2.7801859378814697, 1579854312.9397988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001495050639486177], 0, 3.262467861175537, 1579854315.8039153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023405890150398113], 0, 5.216037750244141, 1579854318.6418102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011199765630252102], 0, 3.6281259059906006, 1579854321.4921188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011793531732342008], 0, 3.112546682357788, 1579854324.3187716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012220806305828917], 0, 2.9343137741088867, 1579854327.1871731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.301742492130116e-05], 0, 2.9086151123046875, 1579854330.0033195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.8176345310435934e-05], 0, 2.8533806800842285, 1579854332.8341727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002127362541925261], 0, 2.967190980911255, 1579854339.2606268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5437135847961054e-05], 0, 2.81711745262146, 1579854342.0865088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00033459344664698437], 0, 6.151366472244263, 1579854344.9201322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002760975393700787], 0, 3.5516891479492188, 1579854347.7956128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00034069131180968566], 0, 6.135881662368774, 1579854350.6558306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001294470690955782], 0, 3.030735731124878, 1579854353.525412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019489675376213592], 0, 3.5028798580169678, 1579854356.3894157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.174802439664907e-05], 0, 2.8132004737854004, 1579854359.2192347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.22182235137071e-05], 0, 2.8394718170166016, 1579854362.0728066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023665590323525105], 0, 3.8839473724365234, 1579854364.954481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.132632251223491e-05], 0, 1.3608386516571045, 1579854366.223523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002115968527792344], 0, 4.085309267044067, 1579854369.099978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00016257216515182813], 0, 3.3467154502868652, 1579854371.9128878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00015766045804717826], 0, 3.0415749549865723, 1579854374.7393677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0001238449807242079], 0, 2.989901065826416, 1579854377.5709698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016085168943847557], 0, 4.53258204460144, 1579854380.3970013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010604128926842388], 0, 3.33254337310791, 1579854386.3032582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.277622096522814e-05], 0, 2.8599209785461426, 1579854389.1343737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00029676214367816095], 0, 4.112144231796265, 1579854391.987193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.746652092177077e-05], 0, 1.3717048168182373, 1579854393.241633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012663385342937675], 0, 3.070369005203247, 1579854396.1140225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.841878976199019e-05], 0, 2.872519016265869, 1579854398.9668202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.813367877714884e-05], 0, 2.7140376567840576, 1579854401.696009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.53278451784763e-05], 0, 3.104872226715088, 1579854404.5436785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013090822685523856], 0, 3.0611889362335205, 1579854407.4084024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.581092525756282e-05], 0, 1.338942050933838, 1579854408.6672304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.917928071641357e-05], 0, 2.843214750289917, 1579854411.5134583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.850652878225931e-05], 0, 2.918236255645752, 1579854414.1927192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.1303594785016224e-05], 0, 2.8247382640838623, 1579854416.9038303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013140852674058373], 0, 3.264878511428833, 1579854419.7696602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.546668257922247e-05], 0, 2.9665846824645996, 1579854422.620115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.804617100598949e-05], 0, 2.842092275619507, 1579854425.4197118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.106059010729224e-05], 0, 1.330979585647583, 1579854426.6783996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.402586651254954e-05], 0, 2.7570085525512695, 1579854429.4353123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00030851623923166475], 0, 4.182462215423584, 1579854432.275334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.455553371592539e-05], 0, 2.8321692943573, 1579854435.1146305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00019885469938118813], 0, 4.018314361572266, 1579854437.979435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.792690887945711e-05], 0, 2.956075429916382, 1579854440.796882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.389683813992459e-05], 0, 2.54172682762146, 1579854443.3572848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.702028223848791e-05], 0, 2.6163570880889893, 1579854445.9819598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011753740799181825], 0, 3.286984443664551, 1579854448.847148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.135948817083163e-05], 0, 1.3030884265899658, 1579854450.1072369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.510887429778437e-05], 0, 1.3041486740112305, 1579854451.3679128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.533079106389034e-05], 0, 2.6912691593170166, 1579854454.0336537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.939870606933546e-05], 0, 1.4867873191833496, 1579854455.2908082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.424812042558959e-05], 0, 2.7355198860168457, 1579854458.0035381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.008953688377115e-05], 0, 1.4212782382965088, 1579854459.2684677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.6137580773750546e-05], 0, 2.8409416675567627, 1579854462.0626307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.694273579690621e-05], 0, 2.869631290435791, 1579854464.90109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.75125465064004e-05], 0, 2.8780758380889893, 1579854467.7225916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.087242495692392e-05], 0, 1.9654176235198975, 1579854468.9855049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010226467456993752], 0, 3.0206234455108643, 1579854471.8107533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.8593325496523376e-05], 0, 2.7451441287994385, 1579854474.4690838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00030901707448646574], 0, 4.41960597038269, 1579854477.3397963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002951709584401318], 0, 4.057072401046753, 1579854480.2087872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.849091248241401e-05], 0, 2.849865436553955, 1579854483.0324914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.235663843674896e-05], 0, 2.777858018875122, 1579854485.7987702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.744423665971334e-05], 0, 1.3563151359558105, 1579854487.0589366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8911354935101316e-05], 0, 2.8025929927825928, 1579854489.8601267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.770345459972864e-05], 0, 3.0563669204711914, 1579854492.731942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.149934377869438e-05], 0, 2.61834454536438, 1579854495.3749688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.816530436595164e-05], 0, 1.307297945022583, 1579854496.6394525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.061917815898933e-05], 0, 2.8335745334625244, 1579854499.447834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9937074510626397e-05], 0, 2.56735897064209, 1579854502.0097861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.546808206397563e-05], 0, 1.962235450744629, 1579854505.0624282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.228896795310008e-05], 0, 2.8435120582580566, 1579854507.8453705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.481659486955095e-05], 0, 3.0327885150909424, 1579854510.6214159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00030649798248286365], 0, 4.374085187911987, 1579854513.4892826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.294694811954332e-05], 0, 2.8811419010162354, 1579854516.2840676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011837765150284322], 0, 3.2024545669555664, 1579854519.135873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.276839501689897e-05], 0, 2.7133705615997314, 1579854521.8689585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.052134321935634e-05], 0, 2.7877583503723145, 1579854524.6674588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.564778430966673e-05], 0, 2.886085271835327, 1579854527.5354834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[8.683921350197287e-05], 0, 2.9987149238586426, 1579854530.3911543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.5976503947820115e-05], 0, 2.7816483974456787, 1579854533.1883073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.402752511353316e-05], 0, 2.678684711456299, 1579854535.7321756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010285294979958007], 0, 3.2435617446899414, 1579854538.6056197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.6598306424172715e-05], 0, 2.713913917541504, 1579854541.3323255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.331727155963303e-05], 0, 2.972067356109619, 1579854544.188705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.402177863893733e-05], 0, 2.907978057861328, 1579854547.0024676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.505176821325455e-05], 0, 2.8445522785186768, 1579854549.7885597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.402556776739446e-05], 0, 2.853931188583374, 1579854552.5821328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.331591592578276e-05], 0, 2.855081558227539, 1579854555.3461456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.273521508001085e-05], 0, 3.05672550201416, 1579854558.2056324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.10172120395878e-05], 0, 2.709028959274292, 1579854560.9193752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.5470326963534364e-05], 0, 2.8846335411071777, 1579854563.7598217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4600851277512042e-05], 0, 2.574178457260132, 1579854566.3560133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.8318540054197964e-05], 0, 2.998607635498047, 1579854569.220916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.334909835544248e-05], 0, 2.997238874435425, 1579854572.0902202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.2228794568448944e-05], 0, 2.714101552963257, 1579854574.675249], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002736714643150123], 0, 2.4127259254455566, 1579854575.9362078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010558309395348838], 0, 1.7088017463684082, 1579854577.220618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.063613977830511e-05], 0, 2.8280601501464844, 1579854580.0006742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.087386049792215e-05], 0, 2.960402011871338, 1579854582.840887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010215526911606067], 0, 3.024080753326416, 1579854585.706306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.523282720684536e-05], 0, 2.7827274799346924, 1579854588.479118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.335804757287829e-05], 0, 2.7851357460021973, 1579854591.2493534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.958805228234434e-05], 0, 2.62123441696167, 1579854593.749867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.798002322030977e-05], 0, 2.744262456893921, 1579854596.5012228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010769574195701508], 0, 3.4334487915039062, 1579854599.3706632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.920905653665122e-05], 0, 2.95039701461792, 1579854602.21519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012548464802507837], 0, 1.6995763778686523, 1579854603.4705694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.512743535766683e-05], 0, 2.8320791721343994, 1579854606.2836788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.052421175847458e-05], 0, 2.872983932495117, 1579854609.0170481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.876973885153889e-05], 0, 3.0446832180023193, 1579854611.864149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.465224478529025e-05], 0, 2.7205026149749756, 1579854614.5585656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.494668351998603e-05], 0, 3.0277371406555176, 1579854617.4035404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.347748385206271e-05], 0, 2.945557117462158, 1579854620.248059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.601743710781206e-05], 0, 2.962418794631958, 1579854623.1294851], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011023071994715984], 0, 1.6391687393188477, 1579854624.386926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.925152629434857e-05], 0, 3.0022873878479004, 1579854627.2287946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.3634112978812344e-05], 0, 2.813354015350342, 1579854629.9588175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.707892651126037e-05], 0, 2.684436559677124, 1579854634.9291325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.955723868312757e-05], 0, 1.8582847118377686, 1579854636.19183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.79888643783705e-05], 0, 3.0900521278381348, 1579854639.0242598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.282126574939779e-05], 0, 2.730778455734253, 1579854641.7699995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.216238291736686e-05], 0, 2.8521902561187744, 1579854644.532898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.4170799255371094, 1579854630.906071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.13387795639026e-05], 0, 2.890108346939087, 1579854647.3818674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.470005502691163e-05], 0, 2.7464890480041504, 1579854650.1080766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010409378639587363], 0, 3.2302095890045166, 1579854652.9781241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.7261640958759255e-05], 0, 2.8414711952209473, 1579854655.7957487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.1784938777450334e-05], 0, 1.2772901058197021, 1579854657.0559807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013333133272058824], 0, 3.7217724323272705, 1579854659.8966386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.526263619155783e-05], 0, 2.6042113304138184, 1579854662.5197663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010643924082325481], 0, 1.7644600868225098, 1579854663.7865636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.151139107983884e-05], 0, 3.284654378890991, 1579854666.655205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.3275320007758284e-05], 0, 2.886793613433838, 1579854669.4111893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.154919262436132e-05], 0, 2.8042845726013184, 1579854672.2074523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00011050018443015461], 0, 3.091768980026245, 1579854675.0804615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.216053057110863e-05], 0, 3.013359785079956, 1579854677.9448001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.574394702911377, 1579854631.3473213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.105124296733213e-05], 0, 2.9760639667510986, 1579854680.8489687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.776588708729152e-05], 0, 2.7651281356811523, 1579854683.6168067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.998835199341106e-05], 0, 2.7632763385772705, 1579854686.3865252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.3097414456824516e-05], 0, 2.7414352893829346, 1579854689.1497293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.175188826247993e-05], 0, 2.8121044635772705, 1579854691.9613779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.234581911804642e-05], 0, 2.7981045246124268, 1579854694.72282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.000776993804562e-05], 0, 2.6142165660858154, 1579854697.2860742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.655607048935556e-05], 0, 2.7073211669921875, 1579854700.0015972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.16785895128762e-05], 0, 2.968308925628662, 1579854702.874138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.3253089589351664e-05], 0, 2.650592565536499, 1579854705.487724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.72476258193835e-05], 0, 3.043813705444336, 1579854708.3518145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012342531714532232], 0, 1.980041742324829, 1579854709.611531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.624408648448869e-05], 0, 2.912309408187866, 1579854712.4134524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.989896520814342e-05], 0, 2.828563690185547, 1579854715.2212498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.290066958598726e-05], 0, 2.767777442932129, 1579854718.0045574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.223620751459344e-05], 0, 1.3875861167907715, 1579854719.2607024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001572701907785484], 0, 3.239394426345825, 1579854722.1287239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.46820289148798e-05], 0, 3.066281795501709, 1579854724.9891067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015364167171861597], 0, 4.287531137466431, 1579854727.8594398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.173728146333406e-05], 0, 2.784085988998413, 1579854730.6226983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[2.128314073136218e-05], 0, 2.619946002960205, 1579854733.1897604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.270930760373488e-05], 0, 2.8364953994750977, 1579854735.972872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.6746252347658194e-05], 0, 2.820868968963623, 1579854738.814372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.915055553640671e-05], 0, 3.3412892818450928, 1579854741.665003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.1339989998477697e-05], 0, 2.5532991886138916, 1579854744.1606061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.570967752187932e-05], 0, 2.761870861053467, 1579854746.940439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.762675776077853e-05], 0, 2.8546860218048096, 1579854749.7991223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00011263557808890445], 0, 3.2716965675354004, 1579854752.6674016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013476976276438098], 0, 1.4762241840362549, 1579854755.983153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.3951565107325565e-05], 0, 2.8750107288360596, 1579854758.881311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.391459755811724e-05], 0, 2.8314456939697266, 1579854761.7091334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.743323512287427e-05], 0, 2.7588050365448, 1579854764.4611194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001160279742832445], 0, 3.257164478302002, 1579854767.3289194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.410085492585038e-05], 0, 2.870328903198242, 1579854770.1725996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00020859497758777043], 0, 3.580409049987793, 1579854773.0408535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002501477471030379], 0, 4.0009496212005615, 1579854775.8905802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.649220149555376e-05], 0, 2.9289281368255615, 1579854778.7646363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002209450663383942], 0, 3.5703179836273193, 1579854781.6409118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.624566944216571e-05], 0, 2.947458267211914, 1579854784.51098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.30584307573862e-05], 0, 2.5460104942321777, 1579854786.995207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.150554679356447e-05], 0, 3.14266300201416, 1579854789.8679233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.927912857353013e-05], 0, 3.0651323795318604, 1579854792.7421882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.931920784357418e-05], 0, 3.0168564319610596, 1579854795.5995033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001263270353014683], 0, 4.090064764022827, 1579854798.4759572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9354611321325867e-05], 0, 2.896164894104004, 1579854801.2435217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.9629108422382167e-05], 0, 2.7739109992980957, 1579854803.9306686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3397092819213867, 1579854754.4543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.47713458307266e-05], 0, 1.4105021953582764, 1579854805.2359636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0358059391472265e-05], 0, 2.768892288208008, 1579854807.9952624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.1701992696712464e-05], 0, 2.7515881061553955, 1579854810.6799047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.80895154609521e-05], 0, 1.86083984375, 1579854812.1675937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.0243138029011512e-05], 0, 2.5164785385131836, 1579854814.6266093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.777209275386132e-05], 0, 1.7182681560516357, 1579854816.2873988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001281534395181958], 0, 1.608309268951416, 1579854817.5466714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.359805578540578e-05], 0, 3.0410733222961426, 1579854820.419057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.344989313623753e-05], 0, 2.863020181655884, 1579854823.2285469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.220756879340979e-05], 0, 2.918184995651245, 1579854826.1015065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.361074253882368e-05], 0, 3.0073845386505127, 1579854828.9090722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00010690625004981071], 0, 3.1972391605377197, 1579854831.7757823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.185077984042016e-05], 0, 2.8868048191070557, 1579854834.5908499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.317940790110422e-05], 0, 2.7294275760650635, 1579854837.2853265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.668804190730753e-05], 0, 2.9670920372009277, 1579854840.1419668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.747753846153847e-05], 0, 2.752335548400879, 1579854842.8739915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001004101969012671], 0, 3.144857883453369, 1579854845.724039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3905898976756495e-05], 0, 2.827440023422241, 1579854848.459677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001238203763589037], 0, 4.084818124771118, 1579854851.3351743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.723125296536642e-05], 0, 2.841752290725708, 1579854854.1286836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.526942165021157e-05], 0, 1.359318733215332, 1579854855.3853707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.28971338272094727, 1579854754.8481743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.322447282643027e-05], 0, 2.866647481918335, 1579854858.2367642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.136788735843281e-05], 0, 2.8021254539489746, 1579854860.920149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.39877134014436e-05], 0, 2.847066640853882, 1579854863.7147036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.572458660441524e-05], 0, 2.893493413925171, 1579854866.5412502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.292153943156086e-05], 0, 3.009381055831909, 1579854869.4062204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.5789215749536956e-05], 0, 2.337773084640503, 1579854871.7648113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.283934178111588e-05], 0, 2.765399217605591, 1579854874.4967878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.138898898278838e-05], 0, 3.3750712871551514, 1579854879.3981955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.0273026671296e-05], 0, 2.9208157062530518, 1579854882.2263234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5936094758208103e-05], 0, 2.5943992137908936, 1579854884.8425155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.574620417387294e-05], 0, 2.776412010192871, 1579854887.6046553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.7934212300442396e-05], 0, 2.849756956100464, 1579854890.4131253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.502238178823635e-05], 0, 2.765058755874634, 1579854893.183729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00010635249295061208], 0, 2.738748788833618, 1579854895.6954079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.543728842740504e-05], 0, 2.8579909801483154, 1579854898.5369585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.849121998926882e-05], 0, 2.982839822769165, 1579854901.397751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.143213655962782e-05], 0, 3.2874820232391357, 1579854904.2610471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.171178641062724e-05], 0, 2.764479637145996, 1579854907.0358424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.098295490014888e-05], 0, 2.8459572792053223, 1579854909.8751445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003018233541315346], 0, 4.420199871063232, 1579854912.7496684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00030154378365204347], 0, 4.406473398208618, 1579854915.617373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.159224108603206e-05], 0, 2.8390679359436035, 1579854918.4296627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.266511325311691e-05], 0, 2.861515760421753, 1579854921.1133363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.182649258239555e-05], 0, 2.846309185028076, 1579854923.9006205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.9357804465148984e-05], 0, 2.0872881412506104, 1579854925.9722419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00012397052732389963], 0, 3.2023699283599854, 1579854928.8013172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.875189979295033e-05], 0, 2.774893283843994, 1579854931.5703642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.68557999673111e-05], 0, 2.8718314170837402, 1579854934.386882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.0164320717316565e-05], 0, 2.9339191913604736, 1579854937.2630453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011127639503160696], 0, 1.7806885242462158, 1579854938.5292094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001481003928866832], 0, 4.121659278869629, 1579854941.3984497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.619736309466603e-05], 0, 1.4817543029785156, 1579854942.6592073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.172990333387808e-05], 0, 1.6940507888793945, 1579854943.9185357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017465721686746986], 0, 1.742034673690796, 1579854945.1755028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.838078048060604e-05], 0, 2.7637879848480225, 1579854947.9574943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.389005386131181e-05], 0, 1.406308889389038, 1579854949.2179399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.142522323333591e-05], 0, 2.971327066421509, 1579854952.0807323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.327983426411925e-05], 0, 3.0233471393585205, 1579854954.9000425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.839364133121469e-05], 0, 1.4237842559814453, 1579854956.1639423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.246390401749223e-05], 0, 2.860367774963379, 1579854958.991617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.534371875454255e-05], 0, 2.7861151695251465, 1579854961.7740839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00022244770783716423], 0, 3.441692590713501, 1579854964.6365452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010597622204574334], 0, 1.7733192443847656, 1579854965.8939471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.7925254583168104e-05], 0, 2.8503594398498535, 1579854968.6900988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0173698665297743e-05], 0, 2.6333084106445312, 1579854971.2236545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.37617734660336e-05], 0, 3.033101797103882, 1579854974.0956106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.6964468764800604e-05], 0, 2.900631904602051, 1579854976.8772707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.768920197934595e-05], 0, 2.9918997287750244, 1579854979.6790524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.83822064813691e-05], 0, 2.8558714389801025, 1579854982.4888687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.473784138291878e-05], 0, 3.1555402278900146, 1579854985.3477087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.250958470201784e-05], 0, 3.3366944789886475, 1579854988.190628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.1289509174809985e-05], 0, 2.715771436691284, 1579854990.9076602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001687134960404381], 0, 1.7469778060913086, 1579854992.168434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002165644390969312], 0, 3.5437965393066406, 1579854995.0244334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002600247800816327], 0, 3.8213627338409424, 1579854997.8617709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002338715938000291], 0, 4.02005410194397, 1579855002.8739963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.506448960289311e-05], 0, 2.5607235431671143, 1579855005.4693925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.007233513862665e-05], 0, 3.019753932952881, 1579855008.3332157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.4888129892037786e-05], 0, 2.625166893005371, 1579855010.976839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5212085673162596e-05], 0, 2.7514536380767822, 1579855013.7260444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.49954427593819e-05], 0, 2.8242483139038086, 1579855016.5465126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.548938454820289e-05], 0, 2.817559003829956, 1579855019.35972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.31802542529266e-05], 0, 3.0625967979431152, 1579855022.23178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.55758592235777e-05], 0, 2.839472532272339, 1579855025.0777547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010974755310098793], 0, 3.1986095905303955, 1579855027.9209154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.346566617046819e-05], 0, 2.5728752613067627, 1579855030.4419415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010730384400558549], 0, 3.351621389389038, 1579855033.3098953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.941323911683204e-05], 0, 2.296264410018921, 1579855034.5701113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.784093691973555e-05], 0, 2.859557628631592, 1579855037.3905976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.590842522501043e-05], 0, 3.36334228515625, 1579855040.253432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.9004975950486294e-05], 0, 2.8196661472320557, 1579855043.006755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.54914753742792e-05], 0, 3.744987726211548, 1579855045.8809705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.540284345786024e-05], 0, 2.537487268447876, 1579855048.4324195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.6099300391943634e-05], 0, 2.8509745597839355, 1579855051.2675033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.6883571237662064e-05], 0, 2.786255359649658, 1579855054.0711565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015506179457210775], 0, 2.9801387786865234, 1579855056.8642454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010175018497878539], 0, 2.9411091804504395, 1579855059.7217064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000166562999667332], 0, 1.7429134845733643, 1579855060.9801137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.004931577606846e-05], 0, 2.823946714401245, 1579855063.786187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011394374323941668], 0, 2.948793888092041, 1579855066.6463268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.495161258789625e-05], 0, 2.712790012359619, 1579855069.3548975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.263204347968117e-05], 0, 2.9127140045166016, 1579855072.22251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.484207710675987e-05], 0, 2.874207019805908, 1579855075.071396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.06322783198539e-05], 0, 2.772243022918701, 1579855077.84722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.462808666282662e-05], 0, 3.013364553451538, 1579855080.720616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00011265630549527478], 0, 3.2495651245117188, 1579855083.586053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.299009046783864e-05], 0, 2.7658610343933105, 1579855086.3617456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013698881872881356], 0, 3.1230878829956055, 1579855089.2386804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.892841366039023e-05], 0, 2.8518731594085693, 1579855092.076142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.66974221558306e-05], 0, 3.036593437194824, 1579855094.950777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.419716625452619e-05], 0, 2.853908061981201, 1579855097.711147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.289793463553033e-05], 0, 2.811037063598633, 1579855100.409252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.358402438866885e-05], 0, 2.8799986839294434, 1579855103.186599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.178100714743883e-05], 0, 1.7620103359222412, 1579855104.4462972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.903717647221799e-05], 0, 2.488708734512329, 1579855106.924064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8437253172837896e-05], 0, 2.6794373989105225, 1579855109.5747404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.9373322277487565e-05], 0, 2.8210933208465576, 1579855112.3757782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.950564649598043e-05], 0, 2.915955066680908, 1579855115.2088575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.922197891715878e-05], 0, 3.3528285026550293, 1579855118.0813527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001034426680135976], 0, 3.719111442565918, 1579855120.9477673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[9.273194042986845e-05], 0, 2.4002163410186768, 1579855122.21103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.8938948906887525e-05], 0, 2.8980209827423096, 1579855125.0710304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.261475117263708e-05], 0, 2.8370096683502197, 1579855127.872422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.8788733942178608e-05], 0, 2.7568118572235107, 1579855132.3384795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.043649941590302e-05], 0, 2.8136346340179443, 1579855135.1178327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0847703125913794e-05], 0, 2.553762912750244, 1579855137.6828206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.634104274217585e-05], 0, 2.9210879802703857, 1579855140.5557358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.7467751730935074e-05], 0, 2.7394585609436035, 1579855143.273546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.374888664755273e-05], 0, 2.806666135787964, 1579855146.064524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011068441642611684], 0, 3.361060380935669, 1579855148.9321449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002774931498010725], 0, 4.065026760101318, 1579855151.7885113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9250636484490398e-05], 0, 2.396761178970337, 1579855154.15195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.847337942914563e-05], 0, 2.989805221557617, 1579855157.0096614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.361277128600303e-05], 0, 2.936789035797119, 1579855159.8486738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.867707963584348e-05], 0, 2.556814193725586, 1579855162.367092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.21255946159362793, 1579855129.5300927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.499608318713117e-05], 0, 2.839376926422119, 1579855165.1533103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.923976993750467e-05], 0, 2.883577585220337, 1579855167.9702983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.399269683140478e-05], 0, 3.106896162033081, 1579855170.7676222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.6452994951599065e-05], 0, 2.7200698852539062, 1579855173.4473617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001414246087337009], 0, 3.6168878078460693, 1579855176.321923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7157513136603015e-05], 0, 2.839236259460449, 1579855179.171025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.590025864086189e-05], 0, 2.642240047454834, 1579855181.8272803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00024935607872539833], 0, 3.7956578731536865, 1579855184.6763558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012818082610763256], 0, 3.308863639831543, 1579855187.5507102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00021059758183476676], 0, 4.046933889389038, 1579855190.43046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.664601902656994e-05], 0, 3.1944808959960938, 1579855193.2717414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.634660285147912e-05], 0, 1.3385000228881836, 1579855194.5303094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.361074392388044e-05], 0, 3.833691120147705, 1579855197.4011266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.28500511540333e-05], 0, 2.83128023147583, 1579855200.17111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.580493179529433e-05], 0, 2.830031633377075, 1579855202.960108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.076842721956406e-05], 0, 2.826292037963867, 1579855205.6963923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.886528856062303e-05], 0, 2.619718551635742, 1579855208.2720423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001323308433892755], 0, 3.741089105606079, 1579855211.1460311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.54192447057412e-05], 0, 2.7427284717559814, 1579855213.8505116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1194961329908675e-05], 0, 1.6904587745666504, 1579855215.5518053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001424237017219297], 0, 1.45603609085083, 1579855216.8115442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.3952755663150615e-05], 0, 2.7237110137939453, 1579855219.5350533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.808876068483192e-05], 0, 2.7140023708343506, 1579855222.2513988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.9747454170334505e-05], 0, 2.7099862098693848, 1579855224.8380387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[8.546611792855922e-05], 0, 1.428412914276123, 1579855226.094017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.473930689655172e-05], 0, 2.843377113342285, 1579855228.9129617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.349057658551875e-05], 0, 3.0693013668060303, 1579855231.7541625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8337983937586046e-05], 0, 2.860208034515381, 1579855234.5773625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.861171197146669e-05], 0, 2.569509744644165, 1579855237.0450401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.371618451459707e-05], 0, 2.970266580581665, 1579855239.8763845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.93439814612868e-05], 0, 3.0303409099578857, 1579855242.6465044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8776957559517674e-05], 0, 2.586717128753662, 1579855245.1674578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.148128186928624e-05], 0, 3.056854248046875, 1579855248.0328956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.145276469630353e-05], 0, 1.656475305557251, 1579855249.2905796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.893414306047666e-05], 0, 2.984593391418457, 1579855252.1605887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.983446568709301e-05], 0, 2.9066860675811768, 1579855258.6472085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.28602484767483e-05], 0, 2.932487726211548, 1579855261.4932134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020189752307072338], 0, 1.604607343673706, 1579855262.756217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013014030756283663], 0, 1.573913812637329, 1579855264.1737416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.194202508451137e-05], 0, 2.9221560955047607, 1579855267.0389469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.816187904e-05], 0, 2.6676485538482666, 1579855269.7089891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.5553296949009026e-05], 0, 3.18011212348938, 1579855272.8529234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.247998856101439e-05], 0, 2.907533645629883, 1579855275.7173865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.1018888821292775e-05], 0, 2.861523389816284, 1579855278.5714006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.150792806445426e-05], 0, 2.9039392471313477, 1579855281.4233341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00023520546356068351], 0, 2.9942567348480225, 1579855284.2909389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00027038096941690474], 0, 3.1474087238311768, 1579855287.1552756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002006666918823825], 0, 3.0065534114837646, 1579855289.9996564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012334865565893837], 0, 2.944976329803467, 1579855292.8750906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.43708513228372e-05], 0, 1.2804360389709473, 1579855294.1376956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0001739086319986133], 0, 1.606079339981079, 1579855295.3978364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.383715324687228e-05], 0, 2.6890676021575928, 1579855298.0422661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0003400863585065762], 0, 2.977609157562256, 1579855300.8960173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.602804683570397e-05], 0, 2.9101412296295166, 1579855303.7454517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011661697197778727], 0, 1.7530207633972168, 1579855305.3674436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.859349297704695e-05], 0, 1.2518310546875, 1579855306.6260636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0005478832310824568], 0, 3.574369430541992, 1579855309.5094032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.000244079297752809], 0, 4.3817009925842285, 1579855312.3740294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.045431442534253e-05], 0, 2.855114221572876, 1579855315.2426565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.000508382248343326], 0, 4.146078109741211, 1579855318.1194348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0005326368001323627], 0, 3.4679136276245117, 1579855320.9926507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.0499475951076766e-05], 0, 2.923855781555176, 1579855323.8596706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2611563205718994, 1579855255.0671809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.163224517250845e-05], 0, 1.3849234580993652, 1579855325.1642573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.50712157480315e-05], 0, 2.882416009902954, 1579855328.0291994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.709421154413936e-05], 0, 2.7965152263641357, 1579855330.8213215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003062376733006736], 0, 3.4437825679779053, 1579855332.0858593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.333463076209136e-05], 0, 2.8936057090759277, 1579855334.956744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.921330032125288e-05], 0, 2.9799964427948, 1579855337.76744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.684317370483239e-05], 0, 2.82464861869812, 1579855340.5952613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.378217405459555e-05], 0, 2.7906596660614014, 1579855343.3942175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016672320796184948], 0, 3.349179744720459, 1579855346.2539861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.045265791546337e-05], 0, 3.0181515216827393, 1579855349.118241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00040636416422064776], 0, 3.1324567794799805, 1579855351.9768968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.177154053430712e-05], 0, 2.8623850345611572, 1579855354.8323288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00025771664009623097], 0, 3.065640449523926, 1579855357.6923485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.212152167703765e-05], 0, 2.8689682483673096, 1579855360.554012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.214170018585542e-05], 0, 1.5848493576049805, 1579855362.0795481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00020888982506869032], 0, 3.0089263916015625, 1579855364.9275973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005218808260869565], 0, 2.792494535446167, 1579855366.240506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002455428971130221], 0, 3.3301644325256348, 1579855369.0872436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012027382597074764], 0, 2.8708114624023438, 1579855371.9621897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0004391493600436086], 0, 3.2200546264648438, 1579855374.82925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.55229935207824e-05], 0, 2.907839775085449, 1579855380.5732377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.684245552453131e-05], 0, 2.699091672897339, 1579855383.2862008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0006004842619581465], 0, 3.521331310272217, 1579855386.147879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.01259320738137e-05], 0, 2.8476245403289795, 1579855388.9906085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002939638552703441], 0, 3.2052011489868164, 1579855391.8604214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.334315705729865e-05], 0, 1.2731852531433105, 1579855393.1615741], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.194267082667217e-05], 0, 2.826394557952881, 1579855395.988939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.199102153779883e-05], 0, 1.2796149253845215, 1579855397.2475882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.248535475478586e-05], 0, 2.9990687370300293, 1579855400.1090016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019187783457782882], 0, 1.66373872756958, 1579855401.3691142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.412735834345242e-05], 0, 1.3342530727386475, 1579855402.6294575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.293335299851829e-05], 0, 2.9405925273895264, 1579855405.500055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019735714035433073], 0, 1.7328755855560303, 1579855406.7617226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.6258051288682e-05], 0, 1.334397315979004, 1579855408.018568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.92789215226536e-05], 0, 1.3550524711608887, 1579855409.2777362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005441899956036523], 0, 5.306427240371704, 1579855412.15014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.484127993045207e-05], 0, 3.0430150032043457, 1579855414.946287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.03099943480178e-05], 0, 1.2730586528778076, 1579855416.2106578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.082624133979726e-05], 0, 2.9001660346984863, 1579855419.0697653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.000260107692432608], 0, 3.7407302856445312, 1579855421.920197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.0267446709289206e-05], 0, 2.900114059448242, 1579855424.7725396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013736288416196823], 0, 3.20181941986084, 1579855427.633844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.111641342809618e-05], 0, 2.8874258995056152, 1579855430.5097942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.068976343679031e-05], 0, 2.9570329189300537, 1579855433.3604016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00021772208620922994], 0, 2.931011915206909, 1579855436.2227924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0006347103342530548], 0, 3.5212080478668213, 1579855439.0889635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.102735071269235e-05], 0, 2.979046583175659, 1579855441.957382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.6819762531609674e-05], 0, 2.760300874710083, 1579855444.7386124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00020383960425639726], 0, 3.0288493633270264, 1579855447.5995948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.489398205155518e-05], 0, 2.8292150497436523, 1579855450.4389193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.44181013107299805, 1579855377.8347747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00019601341075604054], 0, 1.558779001235962, 1579855451.7491724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.366031891115192e-05], 0, 2.945901870727539, 1579855454.585784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0002556688686061381], 0, 3.0259652137756348, 1579855457.4364557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.27222921482846e-05], 0, 2.8061413764953613, 1579855460.2494185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.851862937838645e-05], 0, 2.8785176277160645, 1579855463.105376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00024338486300745022], 0, 3.2499899864196777, 1579855465.9594927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.42780610194771e-05], 0, 2.88877272605896, 1579855468.7457669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.250252902066487e-05], 0, 2.858858585357666, 1579855471.6124508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.108636132383047e-05], 0, 2.8772075176239014, 1579855474.4776042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001008815315481491], 0, 2.8166592121124268, 1579855477.3008373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003044435508778554], 0, 3.4862279891967773, 1579855480.1710403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020446141818181816], 0, 1.4324753284454346, 1579855481.4316258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002309914581069488], 0, 3.1320955753326416, 1579855484.305781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00017372738114397563], 0, 3.2768290042877197, 1579855487.15352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00018990717093613505], 0, 3.1406939029693604, 1579855490.0195215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.667406640868806e-05], 0, 2.845632791519165, 1579855492.8753698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.984409398099261e-05], 0, 2.8520572185516357, 1579855495.7485845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013054285086798546], 0, 3.2367489337921143, 1579855500.575016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.0274239935006324e-05], 0, 1.3831560611724854, 1579855501.8344173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002170516520154374], 0, 1.9585554599761963, 1579855503.1075687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.326529373316349e-05], 0, 2.8675546646118164, 1579855505.9465108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002556350236733397], 0, 3.1890130043029785, 1579855508.8124704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00022236365038845725], 0, 1.6971690654754639, 1579855510.0719225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.403425764763618e-05], 0, 2.821544647216797, 1579855512.8646224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002021046773423763], 0, 3.1232426166534424, 1579855515.7280495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016160350654175414], 0, 1.3522372245788574, 1579855516.9867852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00021603915996258185], 0, 3.059999465942383, 1579855519.8628666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002077844528934141], 0, 3.8336257934570312, 1579855522.737098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.720639562967222e-05], 0, 2.8770947456359863, 1579855525.6013339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.073382459981879e-05], 0, 2.9083120822906494, 1579855528.4617858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.085902293432204e-05], 0, 2.75921893119812, 1579855531.1857896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.0790809736030166e-05], 0, 2.8991997241973877, 1579855534.0252395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00022753610207539178], 0, 3.4416122436523438, 1579855536.8915346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00035675995289694825], 0, 3.260662317276001, 1579855539.7692559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.359930558194774e-05], 0, 2.9048359394073486, 1579855542.6242301], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.842208223127546e-05], 0, 2.815870761871338, 1579855545.425314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.377232039884671e-05], 0, 2.830751895904541, 1579855548.2589922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.986609697206995e-05], 0, 2.856506586074829, 1579855551.1171415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.329300669449476e-05], 0, 2.9543023109436035, 1579855553.9749858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002566837888109659], 0, 3.291119337081909, 1579855556.84419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00013542509794372295], 0, 1.369629144668579, 1579855558.103818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001957699179587352], 0, 3.22882080078125, 1579855560.958359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002512409700345152], 0, 3.155792236328125, 1579855563.8121204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.405638217120742e-05], 0, 2.8441081047058105, 1579855566.575624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.9725989075931225e-05], 0, 1.3030188083648682, 1579855567.8342505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.543718990225131e-05], 0, 2.9077866077423096, 1579855570.6812508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.726532062903159e-05], 0, 2.849210500717163, 1579855573.5229347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.962960910213442e-05], 0, 2.8536627292633057, 1579855576.3402765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023379188032328257], 0, 2.829723358154297, 1579855579.035981], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012627355082428315], 0, 2.9357187747955322, 1579855581.9102185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00027293736170934374], 0, 3.1227030754089355, 1579855584.7717342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.373879293230097e-05], 0, 2.8925490379333496, 1579855587.627571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008446790308254964], 0, 3.639493942260742, 1579855590.5098965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010115275653206651], 0, 3.0739200115203857, 1579855593.3825448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00016800240687649319], 0, 3.1215627193450928, 1579855596.258719], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.19385408408176e-05], 0, 2.955007314682007, 1579855599.1018474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00020518880891881588], 0, 3.1388752460479736, 1579855601.973157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003189132059197963], 0, 2.0086474418640137, 1579855603.234543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00022617170181613404], 0, 2.9802193641662598, 1579855606.0933163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00022795287941963655], 0, 3.8756864070892334, 1579855608.9698966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.82577627679972e-05], 0, 1.2725932598114014, 1579855610.2276886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.553110471344403e-05], 0, 2.880556106567383, 1579855613.0618415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013581000175913398], 0, 1.4351096153259277, 1579855614.321194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.9894886170094085e-05], 0, 2.883795976638794, 1579855617.183353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003053635177925785], 0, 3.242222547531128, 1579855620.0374494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00023533714162077103], 0, 2.90669584274292, 1579855625.1554227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.50518749138944e-05], 0, 2.8729844093322754, 1579855628.0120356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00027210782737487234], 0, 3.0082814693450928, 1579855630.85847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021431090053475937], 0, 1.7534003257751465, 1579855632.115901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.188573807515337e-05], 0, 2.9104115962982178, 1579855634.985102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023274503478387426], 0, 2.9961729049682617, 1579855637.8362143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00038445205387365914], 0, 3.241701364517212, 1579855640.711194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.120701864881223e-05], 0, 2.891568422317505, 1579855643.5799038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0002659492976544433], 0, 3.2551870346069336, 1579855646.4452822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.254920423988493e-05], 0, 1.2687840461730957, 1579855647.701031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.155744664084413e-05], 0, 2.8890435695648193, 1579855650.5626907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.200628600062358e-05], 0, 2.8444485664367676, 1579855653.4332616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.88863652030571e-05], 0, 2.8551411628723145, 1579855656.2448885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002119885820797044], 0, 3.0285611152648926, 1579855659.1031883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.952381260854463e-05], 0, 3.014551877975464, 1579855661.953595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.65851132877349e-05], 0, 1.3633065223693848, 1579855663.2126143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001805429556983429], 0, 3.2370870113372803, 1579855666.0630429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.380671013386039e-05], 0, 2.7200212478637695, 1579855668.7568996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.039680495261388e-05], 0, 2.8580965995788574, 1579855671.6208284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002802312820148989], 0, 4.728287220001221, 1579855674.4390285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002940922427363001], 0, 2.91052508354187, 1579855677.2892153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.480167378648572e-05], 0, 2.882171154022217, 1579855680.1579878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020910805149763532], 0, 3.134605884552002, 1579855682.9921682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.352648644074469e-05], 0, 2.860395669937134, 1579855685.860065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.375078346402532e-05], 0, 2.8936760425567627, 1579855688.720703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.551596265793168e-05], 0, 2.9189040660858154, 1579855691.590395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.166835841599504e-05], 0, 2.863710880279541, 1579855694.4251533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.466527329954218e-05], 0, 2.858053207397461, 1579855697.2406003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002616807224980402], 0, 2.1380374431610107, 1579855698.500783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.147568753902924e-05], 0, 2.8592591285705566, 1579855701.3656304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.86510147586657e-05], 0, 2.7525455951690674, 1579855704.1244361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.251519432017118e-05], 0, 2.8535332679748535, 1579855706.9819593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.000229458715431888], 0, 3.6628315448760986, 1579855710.3006673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001424064937393284], 0, 1.3266279697418213, 1579855711.55871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.119493985674764e-05], 0, 2.9190027713775635, 1579855714.426097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0001452963926540926], 0, 3.1234371662139893, 1579855717.2893753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.571048880632562e-05], 0, 1.3004093170166016, 1579855718.5497296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.991093983875452e-05], 0, 3.098414182662964, 1579855721.4212754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.0098525527442004e-05], 0, 2.8945906162261963, 1579855724.26804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.715351519331244e-05], 0, 2.951447010040283, 1579855727.1244245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.174311170796737e-05], 0, 2.8157448768615723, 1579855729.9306211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00015756356990092782], 0, 1.4150395393371582, 1579855731.188033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003018849872204473], 0, 3.1914398670196533, 1579855734.0479765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017336556141257537], 0, 1.2954738140106201, 1579855735.3126934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.566529519590311e-05], 0, 3.0608582496643066, 1579855738.182837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.043601173767543e-05], 0, 2.8506314754486084, 1579855741.0483959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.293704564444722e-05], 0, 1.3967835903167725, 1579855742.3138516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002495566427150671], 0, 1.9669075012207031, 1579855743.5749745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013591769385262585], 0, 1.3294198513031006, 1579855747.588105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00025676391315453383], 0, 3.3823933601379395, 1579855750.454819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005274653570496084], 0, 4.1502180099487305, 1579855753.3378983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.433868149621967e-05], 0, 2.859793186187744, 1579855756.210066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005308518732348111], 0, 4.951791286468506, 1579855759.0928516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002780733352292313], 0, 3.2820143699645996, 1579855761.9674554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00025374583698065334], 0, 3.095613718032837, 1579855764.8175936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002657174929812834], 0, 5.278230667114258, 1579855767.6550527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021655243851351352], 0, 3.346292734146118, 1579855770.508751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.019779516221081e-05], 0, 2.833462953567505, 1579855773.3537076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.212302227848102e-05], 0, 2.7189178466796875, 1579855775.956927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00018173837706775435], 0, 2.896771192550659, 1579855778.8114848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002409347818236084], 0, 3.1263225078582764, 1579855781.684268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002073502734051367], 0, 1.3439016342163086, 1579855782.9445112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.105711214003388e-05], 0, 2.933652400970459, 1579855785.8146982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016387848214102958], 0, 3.010568380355835, 1579855788.6659088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0004990707228091982], 0, 3.8408689498901367, 1579855791.53107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00015395247088074974], 0, 2.965066432952881, 1579855794.3965154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.290251702145283e-05], 0, 1.2429084777832031, 1579855795.6538668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3920619487762451, 1579855746.4499567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.103505364433691e-05], 0, 2.9373042583465576, 1579855798.5661032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.396284952363161e-05], 0, 1.2922494411468506, 1579855799.8287559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001853640891070767], 0, 2.447221279144287, 1579855801.0877378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00017102931738573258], 0, 2.965451717376709, 1579855803.9383955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.163453200897149e-05], 0, 2.719784736633301, 1579855806.511999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00012686932726130654], 0, 2.9945781230926514, 1579855809.3842628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.441492377612697e-05], 0, 2.9496426582336426, 1579855812.251603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00017147798860981308], 0, 1.642263650894165, 1579855813.6845808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00020941799596931477], 0, 2.9883034229278564, 1579855816.5549874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.519511977609424e-05], 0, 2.8834216594696045, 1579855819.3472238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002397084386216798], 0, 1.4367468357086182, 1579855820.608558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00020407558243325862], 0, 1.5839896202087402, 1579855821.8678482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.560053840324764e-05], 0, 2.796189546585083, 1579855824.6851044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.871827166904669e-05], 0, 2.8586509227752686, 1579855827.5111773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001904712733073378], 0, 2.9986464977264404, 1579855830.3796756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00016131961386533667], 0, 3.018824338912964, 1579855833.2557955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.865136132241076e-05], 0, 2.9557125568389893, 1579855836.1236577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019972396465208256], 0, 3.2257256507873535, 1579855838.997615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.595267527115996e-05], 0, 2.885010004043579, 1579855841.8488953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002049511347532255], 0, 1.4009041786193848, 1579855843.1112423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.845456645223105e-05], 0, 1.2470412254333496, 1579855844.3686242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00029510993103448274], 0, 4.332686424255371, 1579855847.2381785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00026261860567052307], 0, 3.2062220573425293, 1579855850.1040716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002520342921656687], 0, 2.4118218421936035, 1579855851.373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.420211841178955e-05], 0, 2.7965104579925537, 1579855854.1865904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00020243804897218862], 0, 1.9575715065002441, 1579855855.4557908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.377106000091604e-05], 0, 2.869750738143921, 1579855858.3179426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00022058434295154183], 0, 1.4230897426605225, 1579855859.5758197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.605276499128551e-05], 0, 2.8960983753204346, 1579855865.1720707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010304669340181747], 0, 2.8201048374176025, 1579855867.9649923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00018518945236455463], 0, 3.0132904052734375, 1579855870.8323321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005734104974226804], 0, 2.5693912506103516, 1579855872.651368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.45053513061651e-05], 0, 2.8514578342437744, 1579855875.5257676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.710941263778766e-05], 0, 2.8791937828063965, 1579855878.3621538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006138669521256224], 0, 4.030631065368652, 1579855881.2181304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.143868273830024e-05], 0, 2.8713088035583496, 1579855884.0718267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003373593999158957], 0, 3.6050429344177246, 1579855886.9307256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.117156939542298e-05], 0, 2.9379751682281494, 1579855889.797404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00030404290956946795], 0, 5.2361531257629395, 1579855892.6799736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.055192369179698e-05], 0, 2.8613851070404053, 1579855895.552179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015598736246612467], 0, 3.0901732444763184, 1579855898.4183836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.6697179008348946e-05], 0, 3.255908250808716, 1579855901.6804128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.725751156628533e-05], 0, 2.90104603767395, 1579855904.523803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00019770669512943198], 0, 3.3516693115234375, 1579855907.3967705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3622781900739174e-05], 0, 2.8445980548858643, 1579855910.2317717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.145852019075456e-05], 0, 2.936743974685669, 1579855913.0755181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006306481707794751], 0, 4.0422728061676025, 1579855915.9451902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.6294226631884396e-05], 0, 2.8147032260894775, 1579855918.7571144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002441810706521739], 0, 2.9352846145629883, 1579855921.6325858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 1.1008219718933105, 1579855862.420177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.519875771210832e-05], 0, 2.8664731979370117, 1579855924.536982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.910688431313609e-05], 0, 2.9462623596191406, 1579855927.3971853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002684995395480226], 0, 3.7768137454986572, 1579855930.271108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.448856729383507e-05], 0, 2.9791629314422607, 1579855933.1356323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.598489100214554e-05], 0, 2.884474277496338, 1579855935.9974523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00014039781321839082], 0, 3.034003734588623, 1579855938.8687754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010701494909549852], 0, 1.2610127925872803, 1579855940.1434467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002461482324149608], 0, 3.5939133167266846, 1579855942.992404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00021368509054593877], 0, 2.987121343612671, 1579855945.8492255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.989219708732362e-05], 0, 2.8343985080718994, 1579855948.679761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00027300064227642277], 0, 3.155413866043091, 1579855951.5488567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005348874556291391], 0, 4.384781360626221, 1579855954.428302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00018438316685042262], 0, 1.4426555633544922, 1579855955.693807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.736588808782567e-05], 0, 2.8633639812469482, 1579855958.5381758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001894774121047664], 0, 3.001807928085327, 1579855961.3984087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0005140418455362877], 0, 3.5963051319122314, 1579855964.2548594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016387323005079467], 0, 1.5610272884368896, 1579855965.5149274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001563527892682927], 0, 4.00473690032959, 1579855968.3740466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.613183541903678e-05], 0, 1.2521541118621826, 1579855969.633755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.639536591822265e-05], 0, 2.8917698860168457, 1579855972.5057905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.819039957501062e-05], 0, 2.864605188369751, 1579855975.3614001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0005115465794985719], 0, 3.914445638656616, 1579855978.236047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.637748117054449e-05], 0, 2.8583602905273438, 1579855981.0939057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003933352477356181], 0, 3.0841774940490723, 1579855983.9539366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020423988084022915], 0, 3.2124063968658447, 1579855986.8075123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.55733940028807e-05], 0, 1.2980546951293945, 1579855988.066965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.78104939964234e-05], 0, 2.837642192840576, 1579855993.6352232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.504891087430371e-05], 0, 2.8500373363494873, 1579855996.5008688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.138576604176872e-05], 0, 2.890793800354004, 1579855999.351593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003586017427043885], 0, 4.763477563858032, 1579856002.214624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014048176215762995], 0, 1.3090057373046875, 1579856003.4751651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.3992093629891e-05], 0, 1.4354095458984375, 1579856004.7456596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.251726950063787e-05], 0, 2.8385508060455322, 1579856007.5774646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006586416161079313], 0, 4.0182859897613525, 1579856010.4473655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00024356407965538088], 0, 2.925215482711792, 1579856013.3157132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00018466366318113165], 0, 2.8697257041931152, 1579856016.1475112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00025540912904871204], 0, 1.4254231452941895, 1579856017.4088228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.357060688063772e-05], 0, 2.806586980819702, 1579856020.2440646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002590277110754414], 0, 3.3927063941955566, 1579856023.1204755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003033663001132503], 0, 3.2484447956085205, 1579856025.9819314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.735858409002283e-05], 0, 2.8155252933502197, 1579856028.774594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.113815143444182e-05], 0, 3.00677752494812, 1579856031.6301012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001999148386259237], 0, 1.4836454391479492, 1579856032.891853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00025395768207891534], 0, 3.0362813472747803, 1579856035.5416856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001720428384574183], 0, 2.8968822956085205, 1579856038.39751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.339113885274984e-05], 0, 2.8554391860961914, 1579856041.2555315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.34751067679558e-05], 0, 2.846283197402954, 1579856044.0957556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.24733917979091e-05], 0, 2.851862668991089, 1579856046.9680362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.158557183152278e-05], 0, 2.92952036857605, 1579856049.8399112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00021684224230090896], 0, 3.0016839504241943, 1579856052.690364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011337543325022665], 0, 1.3497869968414307, 1579856053.951535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.797086461467253e-05], 0, 1.365095853805542, 1579856055.21095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5271220827161897e-05], 0, 2.7688446044921875, 1579856057.9756997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021606644884443845], 0, 3.2120912075042725, 1579856060.822394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000411214189902614], 0, 3.152766466140747, 1579856063.6832867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.21979694772646e-05], 0, 2.8902275562286377, 1579856066.5538135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002003117416729276], 0, 2.975656270980835, 1579856069.4019418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003053668687679083], 0, 4.76209282875061, 1579856072.2520938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015917510771513353], 0, 2.9519541263580322, 1579856075.115919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.626940455948705e-05], 0, 2.8752074241638184, 1579856077.9719214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00022167006889410465], 0, 2.986867666244507, 1579856080.8305385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.37481968738814e-05], 0, 2.9862234592437744, 1579856083.6802464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021967057205527526], 0, 1.783365249633789, 1579856084.9397767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.576787844885224e-05], 0, 3.0400967597961426, 1579856087.7925296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018488835621564728], 0, 2.8699429035186768, 1579856090.6097615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00038065373757690483], 0, 4.700835466384888, 1579856093.4735854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00024235361782569086], 0, 3.567298650741577, 1579856096.3157492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.216272121227997e-05], 0, 2.8761003017425537, 1579856099.1758823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.446447791798107e-05], 0, 1.2758116722106934, 1579856100.4341197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00014924494807520142], 0, 1.4726157188415527, 1579856101.6958086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018441555206900862], 0, 3.017749071121216, 1579856104.4259248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001474038612387429], 0, 3.5229554176330566, 1579856107.2842786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030477546486897076], 0, 3.2941343784332275, 1579856110.1418078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019532176476320405], 0, 1.394402027130127, 1579856111.4014933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.237284050318373e-05], 0, 2.960273027420044, 1579856116.9713497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.188012636265054e-05], 0, 2.8433711528778076, 1579856119.8340456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.364621533166592e-05], 0, 2.836454153060913, 1579856122.624338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011825920595885553], 0, 1.6341784000396729, 1579856123.8822925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.287008558162882e-05], 0, 2.7351787090301514, 1579856126.5733933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010442816941083119], 0, 2.8340582847595215, 1579856129.3800755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0005195012418574653], 0, 4.033733367919922, 1579856132.2552276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.470586459921367e-05], 0, 2.8914332389831543, 1579856135.1221864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.604908121298271e-05], 0, 2.8839244842529297, 1579856137.9795141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.237101194273711e-05], 0, 2.947003126144409, 1579856140.8323522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.26276167418001e-05], 0, 2.865126609802246, 1579856143.6970994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005818953099352052], 0, 4.055103778839111, 1579856146.584761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002501836293897883], 0, 2.0270063877105713, 1579856147.848206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0001766101209373528], 0, 2.886864423751831, 1579856150.546969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.81366608478803e-05], 0, 2.8364548683166504, 1579856153.3728197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001404350070450618], 0, 3.0186848640441895, 1579856155.4193783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0004967694363086233], 0, 2.628361940383911, 1579856157.3271685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.130356998361706e-05], 0, 1.3464925289154053, 1579856158.587086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.000285349934905995], 0, 4.139938831329346, 1579856161.4581823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.99659802500217e-05], 0, 2.8578991889953613, 1579856164.3262672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001850844790378007], 0, 3.3482351303100586, 1579856167.197276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00012372533343658047], 0, 2.9529662132263184, 1579856170.0403333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014665751258782203], 0, 1.435122013092041, 1579856171.3009856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001302236523227384], 0, 3.3070859909057617, 1579856174.1498058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00021478488842361206], 0, 3.1209452152252197, 1579856176.9849412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005632272557077625], 0, 4.048015117645264, 1579856179.8477201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012604451555070544], 0, 3.312584638595581, 1579856182.7223392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.221101482716662e-05], 0, 2.929283857345581, 1579856185.5750113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00023882891684536575], 0, 1.5433712005615234, 1579856186.8378499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002687954918208635], 0, 1.7957699298858643, 1579856188.1016996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.48085199103474e-05], 0, 1.2458107471466064, 1579856189.3579543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00036548119814814814], 0, 3.168429136276245, 1579856192.1866124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00044494218554417056], 0, 3.221410036087036, 1579856195.0463128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006922040764276514], 0, 4.8160412311553955, 1579856197.9217882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010315530159893404], 0, 2.891348123550415, 1579856200.6825366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0005272678937561294], 0, 3.990069627761841, 1579856203.5583048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013093888563203352], 0, 1.4145011901855469, 1579856204.8190272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0006201269426040062], 0, 3.7357280254364014, 1579856207.6905282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0002617653423833523], 0, 3.2047739028930664, 1579856210.5545812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.557001586847164e-05], 0, 2.98285174369812, 1579856213.4073129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001800768543038964], 0, 3.278857946395874, 1579856216.2775557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002765504263247863], 0, 3.903165817260742, 1579856219.1587765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001160975040644558], 0, 3.1070711612701416, 1579856222.0299144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00016693815749082417], 0, 1.447622299194336, 1579856223.2910812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002495996918170504], 0, 3.6339271068573, 1579856226.1483111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008476714800210304], 0, 3.6324880123138428, 1579856229.0241344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019844638684958594], 0, 3.0397191047668457, 1579856231.881684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9256316495411406e-05], 0, 1.290834665298462, 1579856233.1371434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.379413373603396e-05], 0, 2.851260185241699, 1579856239.2838094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013118719632699497], 0, 3.0015625953674316, 1579856242.1554706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2200942039489746, 1579856234.0852067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0001834880819581958], 0, 1.4200422763824463, 1579856243.4598324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00014870607881823758], 0, 2.7045836448669434, 1579856246.0787365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003540438788676761], 0, 4.788784742355347, 1579856248.9479952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.650151662872193e-05], 0, 2.666618824005127, 1579856251.6167223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.18009057913161e-05], 0, 1.3066685199737549, 1579856252.8793268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.568827230507588e-05], 0, 1.2892513275146484, 1579856254.1423714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.4239847549659775e-05], 0, 2.920363664627075, 1579856256.955143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.3407312648691515e-05], 0, 2.8706889152526855, 1579856259.829367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011912476634958383], 0, 1.3929872512817383, 1579856261.092628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.68586676914851e-05], 0, 1.3034999370574951, 1579856262.3499434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006405383358595931], 0, 3.8624937534332275, 1579856265.2113092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.082640880834872e-05], 0, 2.8726353645324707, 1579856268.08208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.848053173924202e-05], 0, 3.0783944129943848, 1579856270.9287632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00015582031287961377], 0, 1.3479835987091064, 1579856272.1867604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008462602701570681], 0, 3.6319351196289062, 1579856275.0704222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.530553826745165e-05], 0, 2.8617608547210693, 1579856277.9333913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.302524234453517e-05], 0, 2.8957347869873047, 1579856280.787598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.029104460980444e-05], 0, 2.892113447189331, 1579856283.6556103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.106463238363892e-05], 0, 2.9567816257476807, 1579856286.526237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.377218688455899e-05], 0, 2.821617364883423, 1579856289.3695664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00025189321884354815], 0, 3.222459077835083, 1579856292.215478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00020334189108784474], 0, 2.98555064201355, 1579856295.0581527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030900580126485243], 0, 3.3832509517669678, 1579856297.9301786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00031601990624999997], 0, 3.285012722015381, 1579856300.7954454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013806690620689655], 0, 1.3225395679473877, 1579856302.0559297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002865518808253291], 0, 3.370694637298584, 1579856304.927263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.292371941227448e-05], 0, 3.047346830368042, 1579856307.7690613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002864960160399216], 0, 4.381034851074219, 1579856310.6341631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00024686221983624283], 0, 3.1759214401245117, 1579856313.4784038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00025334776926728915], 0, 3.0504891872406006, 1579856316.326551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000316461105440826], 0, 3.2192587852478027, 1579856319.1679971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00034328702571795967], 0, 2.9469082355499268, 1579856322.02168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.732622313186583e-05], 0, 2.8774566650390625, 1579856324.885049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00031498177214692597], 0, 3.632344961166382, 1579856327.7386904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00010568901454593108], 0, 3.0364670753479004, 1579856330.6079023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.423297512943788e-05], 0, 2.844318389892578, 1579856333.4648051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00040721866337636045], 0, 3.1517019271850586, 1579856336.3299968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002978221466470155], 0, 4.557194471359253, 1579856339.2052891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00025310306970172683], 0, 3.0340139865875244, 1579856342.0730379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005483781109220824], 0, 5.261669397354126, 1579856344.952419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0005481314276985744], 0, 4.046246528625488, 1579856347.8326585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.886913214904678e-05], 0, 2.8156096935272217, 1579856350.4750812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.0687992770812156e-05], 0, 2.963454008102417, 1579856353.3363826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001569110078394481], 0, 1.3923637866973877, 1579856354.5951073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026458093999254565], 0, 2.9323015213012695, 1579856357.1542459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001561655222406984], 0, 3.064455509185791, 1579856362.451663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003070973885311254], 0, 3.6400599479675293, 1579856363.7201242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.23374501710479e-05], 0, 2.9146745204925537, 1579856366.574485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016943647948232323], 0, 3.113813877105713, 1579856369.4367685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.733776889722743e-05], 0, 2.8959031105041504, 1579856372.3069797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00022421809884449394], 0, 3.9734482765197754, 1579856375.1805103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0005190296348133848], 0, 3.9845352172851562, 1579856378.058566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00026269184750733136], 0, 3.347813367843628, 1579856380.9298506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.6305057376608e-05], 0, 2.8375027179718018, 1579856383.7798517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.24915242195129395, 1579856359.8777413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.075526120471777e-05], 0, 2.6100261211395264, 1579856386.419642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00027626998465643765], 0, 2.6195919513702393, 1579856387.9281282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.349993630422801e-05], 0, 2.8970158100128174, 1579856390.7960482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023876234534606205], 0, 1.4182326793670654, 1579856392.0555658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026550427462686564], 0, 3.1710379123687744, 1579856394.9073248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.522456094240608e-05], 0, 3.104867458343506, 1579856397.7607825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00014512453935352948], 0, 1.3870291709899902, 1579856401.2950554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.808185903521858e-05], 0, 2.695981979370117, 1579856403.989754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005098045246819338], 0, 2.5910561084747314, 1579856405.256788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[7.887831740328773e-05], 0, 2.8965585231781006, 1579856408.109751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00018857999766109227], 0, 3.2157235145568848, 1579856410.9806736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00011767209509538776], 0, 2.9286086559295654, 1579856413.8467245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0001456292565071979], 0, 1.3068931102752686, 1579856415.1115894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.92803537709557e-05], 0, 2.8797311782836914, 1579856417.9892883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.634880184158993e-05], 0, 2.8432586193084717, 1579856420.8250682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.9647479057312012, 1579856400.1445396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[7.098595463736263e-05], 0, 2.9250011444091797, 1579856423.7403514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00027699276434993084], 0, 3.067359685897827, 1579856426.600205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.60603426670958e-05], 0, 2.8769121170043945, 1579856429.458667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.368474220241885e-05], 0, 1.3268091678619385, 1579856430.7223616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003257681420787084], 0, 3.090904712677002, 1579856433.6020167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.734478041131415e-05], 0, 2.949536085128784, 1579856436.4681475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.812494080865266e-05], 0, 2.880849838256836, 1579856439.3342173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00023239876062224282], 0, 2.0671281814575195, 1579856440.6000526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[8.52951054887094e-05], 0, 1.3409230709075928, 1579856441.8960645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020463114457985887], 0, 3.243299961090088, 1579856444.7412856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.000177983573257468], 0, 1.466909408569336, 1579856446.0039768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.089534828496042e-05], 0, 2.8241491317749023, 1579856448.8701818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.415913502181427e-05], 0, 2.857560873031616, 1579856451.655721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.495276345716451e-05], 0, 1.225677728652954, 1579856452.9153254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.798706249212019e-05], 0, 2.899508476257324, 1579856455.793516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.514264363449692e-05], 0, 2.699415922164917, 1579856458.424899], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001608397522906285], 0, 1.3100104331970215, 1579856459.6867392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011176818667035398], 0, 2.8790462017059326, 1579856462.5616336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003480323943449169], 0, 3.3998091220855713, 1579856465.4341471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0005791576146657082], 0, 3.5050406455993652, 1579856468.3100731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001358970363280585], 0, 2.8560941219329834, 1579856471.1519334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002217818143605292], 0, 3.002739191055298, 1579856474.0192974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.518439722165474e-05], 0, 2.8474912643432617, 1579856476.863998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025624207409763076], 0, 3.552201747894287, 1579856479.735382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00011240011858506457], 0, 1.354541301727295, 1579856480.9976993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.816866734343277e-05], 0, 1.2383477687835693, 1579856482.2535324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00022257731048720065], 0, 3.321195602416992, 1579856485.1316607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.626291821428572e-05], 0, 2.7974681854248047, 1579856487.8072162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.725528135576098e-05], 0, 2.660517692565918, 1579856490.4513757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00018116570503076367], 0, 1.3937642574310303, 1579856491.7148674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025870649206603623], 0, 3.5600788593292236, 1579856494.587543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.60342743085795e-05], 0, 2.730647087097168, 1579856497.3208776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00011737856234003656], 0, 2.9292335510253906, 1579856500.1789012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.650773119850546e-05], 0, 2.7400665283203125, 1579856502.9027028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0001111227212853078], 0, 2.888742208480835, 1579856505.7518148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00022796860404821468], 0, 1.7335398197174072, 1579856507.0165794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00017869201884700663], 0, 3.0110225677490234, 1579856509.8856487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020552854122919334], 0, 3.189953088760376, 1579856512.7448125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.540052398314698e-05], 0, 2.919663667678833, 1579856517.5684788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011837701201025265], 0, 2.920064926147461, 1579856520.444619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00017696749911660776], 0, 1.4157934188842773, 1579856521.707896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00012767558545745107], 0, 2.893357515335083, 1579856524.5558035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010892817231814714], 0, 2.7699778079986572, 1579856527.3536499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018275607959109165], 0, 1.6018590927124023, 1579856528.6162686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.493271111385731e-05], 0, 2.8281209468841553, 1579856531.4274075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001006063559386009], 0, 2.824373483657837, 1579856534.272611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00013557204450155553], 0, 1.3926076889038086, 1579856535.5356872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.564261081395965e-05], 0, 2.8428308963775635, 1579856538.409231], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[5.965803313811254e-05], 0, 2.881452798843384, 1579856541.2742345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.75148719455302e-05], 0, 2.6642673015594482, 1579856543.9370747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014973425521765056], 0, 1.2661223411560059, 1579856545.198235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.511080778634568e-05], 0, 2.7008025646209717, 1579856547.9058776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.000587360297080292], 0, 3.560525894165039, 1579856550.7770128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.32175135612487793, 1579856513.9906163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.53175523774896e-05], 0, 2.904163360595703, 1579856553.6971033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010277770899037476], 0, 1.2600398063659668, 1579856554.9573731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0002483723671080998], 0, 2.9928481578826904, 1579856557.8301013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.3136143684387207, 1579856513.9908414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013004779765940275], 0, 2.9333651065826416, 1579856560.742975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.626378059387207, 1579856513.9909809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00016854411045630577], 0, 1.4297306537628174, 1579856562.0482082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0008415107777777778], 0, 4.217245578765869, 1579856564.929853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011802491323997925], 0, 2.8675615787506104, 1579856567.7679508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00018870417786663227], 0, 2.759880781173706, 1579856570.4435341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.797168083714846e-05], 0, 2.864788293838501, 1579856573.317251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00011848622485703393], 0, 2.8446462154388428, 1579856576.0959978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.404542613073294e-05], 0, 2.931074857711792, 1579856578.9722352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.2999338038633e-05], 0, 1.2198755741119385, 1579856580.230849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018021351223461676], 0, 1.3996851444244385, 1579856581.496791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00013962668470227302], 0, 1.3779122829437256, 1579856582.7594492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[8.751288320924547e-05], 0, 2.7973740100860596, 1579856585.5648065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00021126202532179784], 0, 1.414534330368042, 1579856586.8280108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[4.0873608498150826e-05], 0, 2.276040554046631, 1579856589.097661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014288264649426819], 0, 2.8888497352600098, 1579856591.9624994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0002662917087829985], 0, 3.095735788345337, 1579856594.819669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003220455923261391], 0, 3.2596659660339355, 1579856597.6921797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00016452819190922546], 0, 1.3897507190704346, 1579856598.955852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.443588137593796e-05], 0, 1.2655696868896484, 1579856600.21954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00013954670162264802], 0, 2.923640251159668, 1579856603.0958238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0003779636108286731], 0, 2.553100347518921, 1579856604.8474708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001143264034887698], 0, 1.266693115234375, 1579856606.108002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00016538445495028998], 0, 3.0518174171447754, 1579856608.9554348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001934133764001545], 0, 1.67893648147583, 1579856610.2201145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010896510798223764], 0, 1.2828056812286377, 1579856611.483434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.197546332704364e-05], 0, 1.279731273651123, 1579856612.75869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.992952161296401e-05], 0, 2.8015596866607666, 1579856615.5880072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003534155823645536], 0, 3.4035308361053467, 1579856620.4246924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013881059400136332], 0, 1.32293701171875, 1579856621.698779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00020947441335245794], 0, 2.997777223587036, 1579856624.5588057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.009895497185742e-05], 0, 2.786902666091919, 1579856627.3514743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0001947949239299611], 0, 1.318375825881958, 1579856628.6161246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.451416704245314e-05], 0, 1.264840841293335, 1579856629.8790498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00019299323791177036], 0, 1.4172084331512451, 1579856631.1450436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.120667800711743e-05], 0, 1.3233449459075928, 1579856632.4062455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.664101806850573e-05], 0, 2.8054285049438477, 1579856635.2313933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.674023060989644e-05], 0, 1.2826123237609863, 1579856636.4899049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00019179402089801768], 0, 3.280532121658325, 1579856639.3501666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00013224977614896988], 0, 1.265768051147461, 1579856640.6161582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.91111819130008e-05], 0, 2.855084180831909, 1579856643.4873073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011006438523327465], 0, 1.2441928386688232, 1579856644.7454329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00018483019918849136], 0, 1.4140410423278809, 1579856646.009463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015063775975297485], 0, 1.76871657371521, 1579856647.2712586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.206046470430004e-05], 0, 2.8745200634002686, 1579856650.1421144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0008446651904512066], 0, 4.189700603485107, 1579856653.0165389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.834571708305199e-05], 0, 2.7320685386657715, 1579856655.758792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.259940059912854e-05], 0, 2.8672499656677246, 1579856658.6050138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.80565514135122e-05], 0, 1.2814404964447021, 1579856659.8832538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002266060777928539], 0, 1.6208908557891846, 1579856661.1492107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.093933534122315e-05], 0, 1.30002760887146, 1579856662.40547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015145777673758866], 0, 3.019373893737793, 1579856665.2586517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.756330209638353e-05], 0, 2.8683433532714844, 1579856668.1331663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[3.871412882177945e-05], 0, 2.8197803497314453, 1579856670.8971665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00010646067041513399], 0, 1.368168592453003, 1579856672.1715312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00017475382473106595], 0, 3.0297772884368896, 1579856675.0380998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025592865253968255], 0, 3.5603559017181396, 1579856677.909753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.61954225140713e-05], 0, 2.8509857654571533, 1579856680.77141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00018050162291596733], 0, 3.5703415870666504, 1579856683.648079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.568005432440125e-05], 0, 2.897800922393799, 1579856686.5240223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.004971338868346e-05], 0, 1.2516255378723145, 1579856687.7847934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020995138321091292], 0, 1.6709322929382324, 1579856689.0479379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0001533776589480141], 0, 1.375769853591919, 1579856690.3108127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.70505170440408e-05], 0, 2.8950510025024414, 1579856693.1890874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00033975149440810295], 0, 4.021404981613159, 1579856696.0589845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00018243359675655977], 0, 1.6252849102020264, 1579856697.3247476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00017952930652198232], 0, 2.9976377487182617, 1579856700.1832016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.0543153511616375e-05], 0, 2.826422691345215, 1579856703.0070167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00013680980887978143], 0, 1.321340560913086, 1579856704.271839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00012196748080549062], 0, 2.986605644226074, 1579856707.1515753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.57448112033195e-05], 0, 2.869190216064453, 1579856710.0233345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015170498088592233], 0, 1.6537768840789795, 1579856711.2869189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.992604100168678e-05], 0, 2.712942123413086, 1579856714.0338526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014040659118990062], 0, 2.8272523880004883, 1579856716.8254917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025867421906484116], 0, 1.603593111038208, 1579856718.0885508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.000236732816008316], 0, 3.1839213371276855, 1579856720.9316874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[8.54746822597137e-05], 0, 1.325892448425293, 1579856723.4764903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[4.6910682556026656e-05], 0, 2.7618632316589355, 1579856726.238951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010263125922098055], 0, 2.8095407485961914, 1579856729.063109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002380401928529238], 0, 3.6824471950531006, 1579856731.9362457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025521148547400614], 0, 1.8748993873596191, 1579856733.2009478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017855908933666194], 0, 1.6657795906066895, 1579856734.4644704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00011479019135519375], 0, 1.3107502460479736, 1579856735.7261496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.825255598659848e-05], 0, 1.2919185161590576, 1579856736.9856105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[7.919537344169165e-05], 0, 1.330364465713501, 1579856738.248284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[6.256495822127713e-05], 0, 1.3261322975158691, 1579856739.5103824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.775750827306054e-05], 0, 2.715456485748291, 1579856742.2321906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003233374485382459], 0, 3.2959325313568115, 1579856745.1101048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00013862993489126028], 0, 1.3100776672363281, 1579856746.3950162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.614937154322181e-05], 0, 2.7885899543762207, 1579856749.2005665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.002673716143012e-05], 0, 2.850898504257202, 1579856752.0718215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005070137141057934], 0, 3.706132173538208, 1579856754.9450836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.966966442605997e-05], 0, 2.8623135089874268, 1579856757.821713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0001490973318861999], 0, 3.002042293548584, 1579856760.6939387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.591503358759842e-05], 0, 2.877817392349243, 1579856763.5535812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.962046106896851e-05], 0, 2.873415946960449, 1579856766.4022634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001743811246612466], 0, 2.986898422241211, 1579856769.1951573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011282879255564084], 0, 1.7942230701446533, 1579856770.9236057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[9.12628089428555e-05], 0, 2.8953466415405273, 1579856773.7529976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.8909885167708204e-05], 0, 2.74426007270813, 1579856776.4766653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00021630778193773486], 0, 2.99090838432312, 1579856779.3482988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0002658146704658077], 0, 2.9845073223114014, 1579856782.2164667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.401696043613708e-05], 0, 2.8934578895568848, 1579856785.0940375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.852221137656428e-05], 0, 2.7470245361328125, 1579856787.8196125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.690984253431637e-05], 0, 2.750720977783203, 1579856790.607834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00013226324841521397], 0, 1.29606032371521, 1579856791.8724935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[4.6513023785212325e-05], 0, 2.779695987701416, 1579856794.63923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.658071133873951e-05], 0, 2.888916492462158, 1579856797.5155156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[5.774043356337905e-05], 0, 2.597445487976074, 1579856800.096574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.81055841503268e-05], 0, 1.2811732292175293, 1579856801.3577566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00028466031778013435], 0, 3.1257688999176025, 1579856804.2264607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00016228366623418747], 0, 1.4298195838928223, 1579856805.4915073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011090313122638268], 0, 2.896958589553833, 1579856808.3616123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010289947943722945], 0, 1.459723949432373, 1579856809.6630316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.75662416303984e-05], 0, 2.883993148803711, 1579856812.5387864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001973313539491826], 0, 1.4891042709350586, 1579856813.805247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.561782778546431e-05], 0, 2.886690855026245, 1579856816.6792483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[8.328497669480554e-05], 0, 2.898326873779297, 1579856819.5432744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[7.277074498254799e-05], 0, 1.2397489547729492, 1579856820.8017097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.484263494721514e-05], 0, 1.2771997451782227, 1579856822.0846994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.392006081266587e-05], 0, 2.8518900871276855, 1579856824.954674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.87960340290773e-05], 0, 2.4224915504455566, 1579856827.3902652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010722306284299291], 0, 3.0101330280303955, 1579856830.250134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.191758706033376e-05], 0, 2.8078794479370117, 1579856833.0866687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.616089652276163e-05], 0, 1.3064830303192139, 1579856836.4486613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00013356685238014856], 0, 2.7741518020629883, 1579856839.2652538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011452233380651573], 0, 3.0042316913604736, 1579856842.1375277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.690819999518838e-05], 0, 2.779381275177002, 1579856844.8846862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0003909907033639144], 0, 2.5848262310028076, 1579856846.6811051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002615032302578239], 0, 3.2267539501190186, 1579856849.5538251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.075888839905047e-05], 0, 3.1877024173736572, 1579856852.7053344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00025104643175557226], 0, 1.7793498039245605, 1579856853.9692488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002057511362515413], 0, 1.4051849842071533, 1579856855.2326746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[4.0486123601995275e-05], 0, 2.8086254596710205, 1579856857.989108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00016209987206477732], 0, 1.4136595726013184, 1579856859.255887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.578389609478204e-05], 0, 2.860203742980957, 1579856862.0959113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016873581361818564], 0, 3.548872232437134, 1579856864.9535873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00012632195317149568], 0, 2.904632329940796, 1579856867.8277538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.8818247337547694e-05], 0, 2.45810604095459, 1579856870.2961178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.549624491735633e-05], 0, 2.8398633003234863, 1579856873.0352018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00017883576479768142], 0, 2.9561831951141357, 1579856875.8955624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[4.588873686227122e-05], 0, 2.748938798904419, 1579856878.6719832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.263691945193172e-05], 0, 2.8600587844848633, 1579856881.550011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.369891660411646e-05], 0, 2.8826849460601807, 1579856884.4219322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00010634567212069697], 0, 1.3362939357757568, 1579856885.687961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00027310683893985726], 0, 3.1185367107391357, 1579856888.5533128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002038455980052921], 0, 1.3407084941864014, 1579856889.8168495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.29162627493456e-05], 0, 2.911771535873413, 1579856892.6912158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.397946174263225e-05], 0, 2.8826396465301514, 1579856895.5702422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011517670231545161], 0, 1.2437801361083984, 1579856896.8302886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[7.299863951091206e-05], 0, 1.3056845664978027, 1579856898.1163447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002067286256717652], 0, 1.6817924976348877, 1579856899.3786683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.409958648492993e-05], 0, 1.2870368957519531, 1579856900.6382163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.152258155055769e-05], 0, 1.2486441135406494, 1579856901.8936713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00010774354510309279], 0, 1.3174943923950195, 1579856903.1570609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00018357646178674352], 0, 3.0623013973236084, 1579856906.0013766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.791574429466956e-05], 0, 2.5226988792419434, 1579856908.5436122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0008396253483028721], 0, 4.190263748168945, 1579856911.4175398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00035906861505903315], 0, 3.236640453338623, 1579856914.2898693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.640044532130777e-05], 0, 1.2748727798461914, 1579856915.5511684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00013692933301448485], 0, 1.379279375076294, 1579856916.816731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00013894784065018062], 0, 1.6349594593048096, 1579856918.0788817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011285853125443955], 0, 2.8250460624694824, 1579856920.909361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[7.332910169243169e-05], 0, 1.3075876235961914, 1579856922.1707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00020435578676002546], 0, 2.958387613296509, 1579856925.029146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.490527532498893e-05], 0, 2.9179961681365967, 1579856927.9000328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.056671470288147e-05], 0, 2.6107308864593506, 1579856930.4803755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00014569662232571677], 0, 1.4230387210845947, 1579856931.7440207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.663676701030929e-05], 0, 1.274766206741333, 1579856933.0074503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00017584923602811952], 0, 1.4289062023162842, 1579856934.2703393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00016560644003690036], 0, 3.0073115825653076, 1579856937.144541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011246619470383275], 0, 2.8347280025482178, 1579856940.0129073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005205354780927835], 0, 4.02088475227356, 1579856944.590134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00022633457268822065], 0, 2.0440781116485596, 1579856945.856608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.0798362750822806e-05], 0, 2.7275230884552, 1579856948.6011791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.496955690937561e-05], 0, 2.7847163677215576, 1579856951.3353999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.32136930460533e-05], 0, 1.4853692054748535, 1579856952.8312514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.853190588979135e-05], 0, 2.8951168060302734, 1579856955.7054896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.6460570307799677e-05], 0, 2.702108383178711, 1579856958.4156215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.944340992295234e-05], 0, 2.893828868865967, 1579856961.2852654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.124612675985519e-05], 0, 2.8561742305755615, 1579856964.1559603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.642439289127285e-05], 0, 2.706423759460449, 1579856966.854993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.444417046228566e-05], 0, 2.7102670669555664, 1579856969.5748649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0002653497172981878], 0, 3.079922914505005, 1579856972.447008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.6812966260339576e-05], 0, 2.751582384109497, 1579856975.1720846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.45650462889439e-05], 0, 2.85414457321167, 1579856978.0116777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.741468132648373e-05], 0, 2.8803956508636475, 1579856980.8859549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[5.8507653642047105e-05], 0, 2.928095817565918, 1579856983.7506912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[8.17642822250316e-05], 0, 2.888026714324951, 1579856986.6302702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.857971042127476e-05], 0, 2.6810991764068604, 1579856989.345658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00015162214274890134], 0, 1.3412384986877441, 1579856990.6075976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00018928177748394408], 0, 1.4531891345977783, 1579856991.8720655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.016632585731384e-05], 0, 1.407989501953125, 1579856993.288731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002120434370712401], 0, 3.2282814979553223, 1579856996.1530452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.318435192645388e-05], 0, 2.85408091545105, 1579856999.0156717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.568968207031738e-05], 0, 2.8155670166015625, 1579857001.820791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.661327783041213e-05], 0, 2.883413553237915, 1579857004.6968029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00051195406895456], 0, 3.5169146060943604, 1579857007.5706637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.689730211655552e-05], 0, 2.866386890411377, 1579857010.4423532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00026404300916230367], 0, 3.223414421081543, 1579857013.315602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.24373398641828e-05], 0, 2.8892202377319336, 1579857016.1326265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00014717289401734528], 0, 1.439399003982544, 1579857017.3959706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011439795326032495], 0, 2.8437671661376953, 1579857020.2395864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002660561830452675], 0, 3.179668664932251, 1579857023.1181943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.761739185298103e-05], 0, 2.86792254447937, 1579857025.9652412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.105416324910702e-05], 0, 2.9129457473754883, 1579857028.8375819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.552039880250813e-05], 0, 2.8449337482452393, 1579857031.6830642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016590620530240266], 0, 2.058725595474243, 1579857032.9446816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.0333785459036206e-05], 0, 2.796417236328125, 1579857035.685904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.8170637904618304e-05], 0, 2.8598272800445557, 1579857038.4841669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[5.809326052985427e-05], 0, 2.8235480785369873, 1579857041.3280957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020991055821872954], 0, 3.2646098136901855, 1579857044.185058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001552350577460416], 0, 1.416748046875, 1579857045.4470336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.845385606731621e-05], 0, 2.811112880706787, 1579857048.28414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0001396885619167015], 0, 1.375624656677246, 1579857049.549501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00036110058258854684], 0, 2.1424317359924316, 1579857050.9107106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.243260984758073e-05], 0, 2.730130672454834, 1579857053.659405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.966133227263396e-05], 0, 1.6340982913970947, 1579857055.2790651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011343903767820774], 0, 1.2600221633911133, 1579857056.5397882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011985266452684843], 0, 3.0020298957824707, 1579857059.379775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00020082911883295766], 0, 3.044523239135742, 1579857066.4486785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015685441492864982], 0, 1.3026835918426514, 1579857067.7064104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.74825793491025e-05], 0, 2.8359227180480957, 1579857070.5642264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0004998317122948281], 0, 3.2579143047332764, 1579857073.4433281], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00022255875104427737], 0, 3.0122759342193604, 1579857076.2902958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.80772544032642e-05], 0, 1.259464979171753, 1579857077.5467029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00017057160977948226], 0, 2.9189155101776123, 1579857080.3984041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019135751644359467], 0, 1.6604461669921875, 1579857081.6606607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012730064365624205], 0, 1.5267808437347412, 1579857082.919974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 465, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021318735764487467], 0, 3.06911301612854, 1579857085.785967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 471, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014137763114059854], 0, 1.8130168914794922, 1579857087.0522647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.13539890744921e-05], 0, 2.8299241065979004, 1579857089.8683898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 466, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002074869942502648], 0, 2.6533455848693848, 1579857092.3576338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 457, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001620729879653238], 0, 4.153609752655029, 1579857095.1934812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.152624566763954e-05], 0, 2.80228328704834, 1579857097.9884202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 493, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030997980214723925], 0, 5.385151386260986, 1579857100.8715494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.710200071997697e-05], 0, 2.8388254642486572, 1579857103.7284858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.276907826894789e-05], 0, 2.35371470451355, 1579857106.0912893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2431493198208043e-05], 0, 2.7561287879943848, 1579857108.8650072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 497, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003035831863096361], 0, 4.318172216415405, 1579857111.7356389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.859969197433827e-05], 0, 2.8624866008758545, 1579857114.606251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002094577198490566], 0, 2.789525270462036, 1579857117.113712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008235536535110199], 0, 3.712615966796875, 1579857119.9836223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00028562496875], 0, 3.1458017826080322, 1579857122.8653865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003233006020449078], 0, 3.214327812194824, 1579857125.739725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002694927579000167], 0, 3.1432740688323975, 1579857128.608685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.42024184174515e-05], 0, 2.8610286712646484, 1579857131.4505463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013936827948247225], 0, 3.0935683250427246, 1579857134.2911296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00023721544628883094], 0, 2.2499682903289795, 1579857135.558471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019923258535614803], 0, 1.379363775253296, 1579857136.8204744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.000232891355193662], 0, 3.7971012592315674, 1579857139.6547444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.681729625796837e-05], 0, 2.917734384536743, 1579857142.5254517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.507040111069629e-05], 0, 2.851931571960449, 1579857145.3842866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00020126345161290322], 0, 2.7736332416534424, 1579857147.9857943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.192822780690652e-05], 0, 2.860020875930786, 1579857150.817246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.18927110744039e-05], 0, 1.2825286388397217, 1579857152.074109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010107152305145185], 0, 2.895009756088257, 1579857154.8984365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002463579087555337], 0, 2.2153210639953613, 1579857156.1680017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002288106866267465], 0, 3.5571835041046143, 1579857159.0305345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002721107593123209], 0, 3.118129253387451, 1579857161.908422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00015226115964084614], 0, 1.393425464630127, 1579857163.1679432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.014474129947722e-05], 0, 2.883312702178955, 1579857166.0314338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.104186640873918e-05], 0, 2.8783998489379883, 1579857168.8796937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3901796997520273e-05], 0, 2.729071617126465, 1579857171.5933566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.99895645930637e-05], 0, 2.8654019832611084, 1579857174.455594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 491, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005456788773712737], 0, 5.344323396682739, 1579857177.3316298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00023871226359143327], 0, 3.7982773780822754, 1579857180.1796453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00020000100411061286], 0, 3.0350124835968018, 1579857183.0426922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015157142235787865], 0, 1.6105668544769287, 1579857186.6663508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.59456877981994e-05], 0, 2.815720558166504, 1579857189.495169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.713378384580083e-05], 0, 2.8706395626068115, 1579857192.3574464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020303422082403082], 0, 1.3754680156707764, 1579857193.6155753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.3999704428354944e-05], 0, 2.9258036613464355, 1579857196.4685051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.658877761964492e-05], 0, 2.7704508304595947, 1579857199.1845865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.818728445396145e-05], 0, 2.8328588008880615, 1579857202.0176795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001637887593289273], 0, 3.2287867069244385, 1579857204.8850355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.38622201765548e-05], 0, 2.887834310531616, 1579857207.739875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.93324219032064e-05], 0, 2.8843915462493896, 1579857210.6075044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 489, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005146802027458493], 0, 4.104150056838989, 1579857213.4844103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005140108559769564], 0, 2.3758153915405273, 1579857214.82125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00023516538059810356], 0, 3.5811972618103027, 1579857217.6927166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012945304705786736], 0, 3.2889463901519775, 1579857220.5330725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.545896715820432e-05], 0, 2.919722318649292, 1579857223.3838105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 462, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002139173329757275], 0, 3.053405523300171, 1579857226.2306347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.541420655004068e-05], 0, 2.869269847869873, 1579857229.0919626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002010277596868099], 0, 1.3646891117095947, 1579857230.3520973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.52760578294382e-05], 0, 2.939155101776123, 1579857233.1731365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015326216861182276], 0, 2.970425605773926, 1579857236.0450017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013346870050693705], 0, 1.527538537979126, 1579857237.30783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003019980556495582], 0, 3.6079442501068115, 1579857240.1724966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010309211869797659], 0, 3.8381805419921875, 1579857242.9016132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011515321601162257], 0, 3.5114779472351074, 1579857246.2587254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.000229064168112644], 0, 3.6261725425720215, 1579857249.132084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 486, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005200520313611381], 0, 4.144890546798706, 1579857252.0027554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002592410340890818], 0, 3.2926852703094482, 1579857254.873283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 475, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030469039040966584], 0, 3.3380978107452393, 1579857257.74957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003005004945244957], 0, 2.0368287563323975, 1579857259.0570228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015464560216322517], 0, 3.282715320587158, 1579857261.8700926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002307267646923254], 0, 1.410172939300537, 1579857263.1324267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 452, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003088075832046928], 0, 2.712416410446167, 1579857264.3997085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012868243145290902], 0, 3.31947660446167, 1579857267.2565122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.413755788335202e-05], 0, 2.8694875240325928, 1579857270.1047456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020824472494044346], 0, 2.821664333343506, 1579857272.4177432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.539986260162601e-05], 0, 2.896397113800049, 1579857275.2777643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001547096143851508], 0, 1.4150686264038086, 1579857276.5342464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.825211835842642e-05], 0, 2.963578939437866, 1579857279.400348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002959409761773868], 0, 3.9114270210266113, 1579857282.2805586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.319707633949738e-05], 0, 3.0315845012664795, 1579857285.1248055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.242797585990684e-05], 0, 2.8714725971221924, 1579857288.0016623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.625233055191322e-05], 0, 2.851485252380371, 1579857290.8714225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000624746219862586], 0, 2.0800862312316895, 1579857292.137118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002570848709210738], 0, 3.117631435394287, 1579857294.9840982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.422839791295907e-05], 0, 2.927058219909668, 1579857297.8118412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021724964353859498], 0, 1.4882023334503174, 1579857299.0731063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006303704383775351], 0, 3.4845728874206543, 1579857301.9559865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013768967821782178], 0, 1.6621832847595215, 1579857303.220697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.214328238318186e-05], 0, 1.8048615455627441, 1579857306.6351225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.502957165810496e-05], 0, 2.764676094055176, 1579857309.4000647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.699225762923744e-05], 0, 2.933795928955078, 1579857312.170621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5103556183270696e-05], 0, 2.5786116123199463, 1579857314.7084224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 503, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001504598967444597], 0, 4.245393991470337, 1579857317.4565048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001584573210489719], 0, 3.8073363304138184, 1579857320.30208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002046610010224949], 0, 1.433030366897583, 1579857321.5592082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006085907963436928], 0, 2.441201686859131, 1579857323.4856622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.59310860132999e-05], 0, 2.7739524841308594, 1579857326.2939682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 470, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026923866499749624], 0, 3.435295343399048, 1579857329.165897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 472, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002845374995585379], 0, 3.4402897357940674, 1579857332.0362155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.646672840531561e-05], 0, 2.7789413928985596, 1579857334.7853625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018258738670625857], 0, 3.2375071048736572, 1579857337.635654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006244011946490887], 0, 3.566941261291504, 1579857340.5069928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.025656755930279e-05], 0, 2.864675283432007, 1579857343.3675838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001811603604032167], 0, 3.28706955909729, 1579857346.2208033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.308395873909813e-05], 0, 2.8789308071136475, 1579857349.0864482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002450090905625857], 0, 3.101672887802124, 1579857351.9536085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00021190341047230628], 0, 3.1094210147857666, 1579857354.8222592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.200466618166701e-05], 0, 2.8246946334838867, 1579857357.636125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.79607492795389e-05], 0, 2.8640801906585693, 1579857360.4889436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014325546372522644], 0, 3.3467016220092773, 1579857363.3371484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013874228945908463], 0, 1.3515710830688477, 1579857364.5955253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001358135536454734], 0, 3.106161594390869, 1579857367.4049633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.227762047089309e-05], 0, 2.8937578201293945, 1579857370.2795727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016010651063615286], 0, 3.5916905403137207, 1579857373.1142433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.694897248018671e-05], 0, 2.7696785926818848, 1579857375.8295262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 459, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017554879457482473], 0, 2.714641571044922, 1579857377.245088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0005934592756975037], 0, 3.423649311065674, 1579857380.1281238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015726191667486474], 0, 3.306218147277832, 1579857382.9794416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.324519261662033e-05], 0, 2.881223201751709, 1579857385.8533866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00018117263366515838], 0, 1.384624719619751, 1579857387.1117058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.952516782903577e-05], 0, 1.4118177890777588, 1579857388.4557748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.574820185815372e-05], 0, 3.058506488800049, 1579857391.29037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 488, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00024357067879794624], 0, 4.202401161193848, 1579857394.1665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002963737410615555], 0, 3.4147491455078125, 1579857397.0362227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018521723524656428], 0, 3.3976051807403564, 1579857399.8965776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00029625151513483765], 0, 3.52176833152771, 1579857402.7736595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.503888725648825e-05], 0, 1.3059618473052979, 1579857404.0348372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.283292164517886e-05], 0, 1.326819658279419, 1579857405.3161247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.000253907293356998], 0, 1.5630559921264648, 1579857406.576906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012943695509610726], 0, 3.3345911502838135, 1579857409.43365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.152414609712688e-05], 0, 2.907564640045166, 1579857412.288707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001347352492180235], 0, 2.996638536453247, 1579857415.1308322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013698985907784924], 0, 1.5075557231903076, 1579857416.395977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.669197035523533e-05], 0, 2.8863472938537598, 1579857419.219605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.690477362092002e-05], 0, 2.8691954612731934, 1579857422.0860875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0004908657713765919], 0, 2.3628337383270264, 1579857423.973318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.143482963193733e-05], 0, 2.9410948753356934, 1579857429.2954774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016380532575448612], 0, 3.241771936416626, 1579857432.1602483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.930882337304323e-05], 0, 1.2352590560913086, 1579857433.426424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016453465875309662], 0, 2.9811089038848877, 1579857436.2679021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000215377323987121], 0, 3.034921884536743, 1579857439.129631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001971136310476425], 0, 2.990356922149658, 1579857441.982649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002758558207805546], 0, 3.2116804122924805, 1579857444.8479247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003391635995789474], 0, 3.221186399459839, 1579857447.7198932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005203260374677003], 0, 3.322754144668579, 1579857450.5944033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00024081033866103738], 0, 3.05549955368042, 1579857453.444711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.558844282165693e-05], 0, 2.783195734024048, 1579857456.2076826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00031740937931774296], 0, 2.939084529876709, 1579857458.8751943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00023106326295392564], 0, 3.4091575145721436, 1579857461.7462633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.697402083421734e-05], 0, 2.8420262336730957, 1579857464.55583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013689228955223882], 0, 3.091505527496338, 1579857467.417481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 498, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016122090707421796], 0, 4.380825996398926, 1579857470.2364264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00017350176056338027], 0, 2.096074342727661, 1579857471.6710136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 473, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021272584842859038], 0, 3.4107449054718018, 1579857474.5324283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.08947148824117e-05], 0, 1.3285408020019531, 1579857475.7913141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 502, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016178727147097964], 0, 4.393756151199341, 1579857478.614918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014426079944160073], 0, 2.806382656097412, 1579857481.385228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.700206836407378e-05], 0, 1.3595452308654785, 1579857482.6493385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.7671222488743e-05], 0, 2.8661952018737793, 1579857485.5088153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.6384873390197754, 1579857426.1885283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002379165487278679], 0, 3.138044595718384, 1579857488.399804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00028264791283497885], 0, 2.2047159671783447, 1579857489.6685693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.985936283724978e-05], 0, 2.850335121154785, 1579857492.524159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001683066640042039], 0, 2.8989417552948, 1579857495.3756576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012888431747724104], 0, 3.6604604721069336, 1579857498.1828687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012939483428479537], 0, 3.015864849090576, 1579857501.046069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.888373544275983e-05], 0, 2.9805309772491455, 1579857503.9198182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.873352148643889e-05], 0, 1.3465118408203125, 1579857505.1783314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.167256993928285e-05], 0, 2.9431920051574707, 1579857508.0475063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.110906890647592e-05], 0, 2.8751959800720215, 1579857510.904637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.611171387970919e-05], 0, 1.2986161708831787, 1579857512.1670744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00019833580287093182], 0, 2.9983882904052734, 1579857515.0261207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 500, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016302251225515333], 0, 4.378938913345337, 1579857517.8655953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.331263444792755e-05], 0, 2.906139612197876, 1579857520.7231073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 499, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016123726073148244], 0, 4.3562397956848145, 1579857523.5353043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.589983546279939e-05], 0, 2.8730547428131104, 1579857526.3904822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00021611454081216894], 0, 2.980154037475586, 1579857529.2227771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.900764793512275e-05], 0, 2.8088502883911133, 1579857532.0157351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 467, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002265510401572592], 0, 3.0392844676971436, 1579857534.8919992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.9009706343129755e-05], 0, 1.2988190650939941, 1579857536.1507282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.625678837109876e-05], 0, 2.955871343612671, 1579857539.0211675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00024159823813112283], 0, 3.794001817703247, 1579857541.8796759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.809325455789627e-05], 0, 2.922487735748291, 1579857544.7236536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.619464150857868e-05], 0, 2.871466875076294, 1579857547.569064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0002711914882392473], 0, 3.127326726913452, 1579857552.1409214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.403851310519847e-05], 0, 2.858150005340576, 1579857555.0107648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017295686104389904], 0, 1.373056411743164, 1579857556.2715185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.904699535243997e-05], 0, 3.218087673187256, 1579857559.1389556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001581638147035573], 0, 1.3637700080871582, 1579857560.399077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.973979279448152e-05], 0, 2.844674825668335, 1579857563.2236853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00018537230747026903], 0, 3.423391103744507, 1579857566.0867414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011268918093835472], 0, 3.0308194160461426, 1579857568.9514127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00032928089949031604], 0, 3.230360269546509, 1579857571.831248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.249255480250495e-05], 0, 2.77455472946167, 1579857574.6246011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00025583619143496327], 0, 3.0662357807159424, 1579857577.4752505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026736115696707685], 0, 3.1227333545684814, 1579857580.343693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 476, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005004636689398636], 0, 3.550891399383545, 1579857583.223867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014679556930647956], 0, 3.412014961242676, 1579857586.0936825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00023187289360172538], 0, 3.436506986618042, 1579857588.966319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.443495512008667, 1579857548.761542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.752511467673431e-05], 0, 1.2847967147827148, 1579857590.272727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001400534011907889], 0, 3.71734881401062, 1579857593.1259224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00017082842980972515], 0, 3.1207447052001953, 1579857595.9972038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.53659949488947e-05], 0, 2.745241641998291, 1579857598.7288501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.854877095786558e-05], 0, 2.887455701828003, 1579857601.5893636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 480, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005458209072444144], 0, 3.6344962120056152, 1579857604.4694712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003107050719396635], 0, 3.278369903564453, 1579857607.3283079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.882988189953044e-05], 0, 1.234767198562622, 1579857608.5876865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.972631153021004e-05], 0, 2.8531672954559326, 1579857611.4320755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.23639372478709e-05], 0, 2.8665547370910645, 1579857614.303184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2350522900342125e-05], 0, 2.7189111709594727, 1579857617.045263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.879837141969556e-05], 0, 3.2164011001586914, 1579857619.8817248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001600419902431222], 0, 1.3265447616577148, 1579857621.1396458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003009975711613989], 0, 3.4920108318328857, 1579857624.0107481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002069658345055854], 0, 1.5703797340393066, 1579857625.271444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.133940641486352e-05], 0, 2.9107091426849365, 1579857628.1260202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002396477689547955], 0, 2.193584442138672, 1579857629.3964307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.609113427620633e-05], 0, 2.8523504734039307, 1579857632.2251902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.766661052499372e-05], 0, 2.889026403427124, 1579857635.0964718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.560900503778337e-05], 0, 2.9848315715789795, 1579857637.9674346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001582954060515873], 0, 3.288494825363159, 1579857640.81533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.523240727660972e-05], 0, 2.970128297805786, 1579857643.648139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.386167803199286e-05], 0, 1.292079210281372, 1579857644.9081469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001943681667878788], 0, 2.9294536113739014, 1579857647.7674885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.190749165791623e-05], 0, 2.877533435821533, 1579857650.6024816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.86813283556471e-05], 0, 2.9401097297668457, 1579857653.4480765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010885153175895766], 0, 2.8552799224853516, 1579857656.3039215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00021729119090049953], 0, 2.98310923576355, 1579857659.1680353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019277557233532934], 0, 3.2541732788085938, 1579857662.0327234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013715628169136878], 0, 2.9284024238586426, 1579857664.8423722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.477536213641775e-05], 0, 2.9346635341644287, 1579857667.7030709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.003282796104305e-05], 0, 2.9093005657196045, 1579857670.5377257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011758366544629128], 0, 2.9645605087280273, 1579857675.5190272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.047802283405787e-05], 0, 2.8340301513671875, 1579857678.375072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.016004865569824e-05], 0, 2.852267026901245, 1579857681.2186532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.743511395364372e-05], 0, 1.3221173286437988, 1579857682.486946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018446184768578278], 0, 1.6269798278808594, 1579857683.748879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003118297341820988], 0, 3.2075984477996826, 1579857686.6294997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015903255741818914], 0, 3.2125039100646973, 1579857689.4559274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.274802533654092e-05], 0, 2.8440606594085693, 1579857692.329569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001822004963800905], 0, 3.2382547855377197, 1579857695.19829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015661715772137183], 0, 3.2796266078948975, 1579857698.0794265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00036745128535641084], 0, 3.4357988834381104, 1579857700.957608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.390219216461289e-05], 0, 2.8545563220977783, 1579857703.83091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00021931055182263328], 0, 3.7628297805786133, 1579857706.7079191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.253588208441332e-05], 0, 2.896965265274048, 1579857709.5815954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.519160314445073e-05], 0, 2.8867197036743164, 1579857712.4483078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003083764], 0, 3.3810064792633057, 1579857715.3218763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 461, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016206862703818369], 0, 4.0036516189575195, 1579857718.1259449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.204099565117877e-05], 0, 2.8317108154296875, 1579857720.989387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.347397195855087e-05], 0, 2.913267135620117, 1579857723.8439057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.451749944509184e-05], 0, 2.9243626594543457, 1579857726.6979375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001936967537627935], 0, 3.206789970397949, 1579857729.5641038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014099921933672573], 0, 3.7476348876953125, 1579857732.4289694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 464, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012833348971588634], 0, 3.059943675994873, 1579857735.2859054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.443671357709751e-05], 0, 2.8072686195373535, 1579857738.0823078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.50847536638984e-05], 0, 2.8988256454467773, 1579857740.92457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 449, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0007091086946766388], 0, 4.358957052230835, 1579857743.8033252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010316227163019022], 0, 3.7512621879577637, 1579857746.516556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00020656984984559958], 0, 3.054166316986084, 1579857749.3784616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.551915426941104e-05], 0, 2.862107276916504, 1579857752.239297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00022109560591397848], 0, 1.5898551940917969, 1579857753.738549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.707792093734789e-05], 0, 2.862062692642212, 1579857756.5906868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001091455196563574], 0, 3.050132989883423, 1579857759.4261456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.32891540905169e-05], 0, 2.880774974822998, 1579857762.2922378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.354691638130126e-05], 0, 2.869554042816162, 1579857765.1290014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002544001747909765], 0, 3.1260874271392822, 1579857767.997719], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012972915346013761], 0, 3.2725436687469482, 1579857770.8536856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020439642167911865], 0, 3.326396942138672, 1579857773.7230616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014408658012477718], 0, 3.0078210830688477, 1579857776.599201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020478780636132315], 0, 3.0057880878448486, 1579857779.4644115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.159104992423948e-05], 0, 2.962986469268799, 1579857782.2884212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00025966357053038854], 0, 3.139159679412842, 1579857785.1548228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2683795690731685e-05], 0, 2.787532091140747, 1579857787.9075289], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.47920022530678e-05], 0, 2.967944622039795, 1579857790.7718854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.01901813466948e-05], 0, 2.8875927925109863, 1579857793.615183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019402836925149123], 0, 1.7016022205352783, 1579857794.888438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002717251669771775], 0, 2.079965353012085, 1579857796.3200555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013205608012741975], 0, 2.995120048522949, 1579857799.195183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 477, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0004857278325479108], 0, 2.5641043186187744, 1579857801.0085857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.788502521291845e-05], 0, 2.8525516986846924, 1579857807.4243991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.691399345470546e-05], 0, 3.2140262126922607, 1579857810.2455976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012987572262473243], 0, 3.7978782653808594, 1579857813.0613606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001640742837704918], 0, 1.5067882537841797, 1579857814.3198442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 479, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015981629375199234], 0, 2.032175064086914, 1579857815.5861862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001544991803861004], 0, 1.519303560256958, 1579857816.8477387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.703591378417808e-05], 0, 2.8175063133239746, 1579857819.651496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.813715405606548e-05], 0, 3.1920158863067627, 1579857822.4780169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003179121368836292], 0, 2.9319465160369873, 1579857825.3502681], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00025541510648074793], 0, 3.15456223487854, 1579857828.2241457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002967025847034916], 0, 3.227248191833496, 1579857831.083698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.842341426530125e-05], 0, 3.617305278778076, 1579857833.750841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 451, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003828880252486611], 0, 2.7563095092773438, 1579857835.0191116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012499976242817887], 0, 1.3578863143920898, 1579857836.2784173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.524336727399529e-05], 0, 2.7468061447143555, 1579857839.0527537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003245865815874295], 0, 3.327387571334839, 1579857841.9250214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 468, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00025249014493660977], 0, 3.0218818187713623, 1579857844.7979012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.46022908919916e-05], 0, 1.273533582687378, 1579857846.0849566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.236897060777999e-05], 0, 2.8945224285125732, 1579857848.9495833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 454, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002993330950104571], 0, 2.64166259765625, 1579857850.2169867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0004671404361733062], 0, 3.599257230758667, 1579857853.0878527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018756838988790285], 0, 3.03082013130188, 1579857855.9474397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.036605161105616e-05], 0, 2.753988265991211, 1579857858.715616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 484, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005265585147155004], 0, 4.121816873550415, 1579857861.589947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005198677854838709], 0, 3.88592267036438, 1579857864.4690359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00024141375187293978], 0, 3.8593873977661133, 1579857867.344273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 490, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026285459229155746], 0, 3.551767110824585, 1579857868.6134286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.319938316417911e-05], 0, 2.9030425548553467, 1579857871.4387643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015987429041616646], 0, 3.1416873931884766, 1579857874.2886252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002021074646892655], 0, 1.444148302078247, 1579857875.5491664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018789877691020637], 0, 4.8124589920043945, 1579857879.5696614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002606653354057592], 0, 3.3011837005615234, 1579857882.4106882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020762859896265558], 0, 1.4115400314331055, 1579857883.6715555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.577092397372742e-05], 0, 2.8708608150482178, 1579857886.5240002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.695236459481478e-05], 0, 2.8482754230499268, 1579857889.3815053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003018549831017649], 0, 3.5701956748962402, 1579857892.2472472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.000467419303282478], 0, 2.070549249649048, 1579857893.5264091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.544625764789063e-05], 0, 2.977931261062622, 1579857896.3766587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.046770457354759e-05], 0, 2.8686704635620117, 1579857899.2176878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.852541245219783e-05], 0, 2.9147064685821533, 1579857902.0550766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 501, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001622006835961499], 0, 4.390914678573608, 1579857904.882299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00063330382717989], 0, 3.513282060623169, 1579857907.7613916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001481104401119403], 0, 3.2207441329956055, 1579857910.5972142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 495, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030857035152636453], 0, 3.7785298824310303, 1579857911.8636444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4100367188497044e-05], 0, 2.911769390106201, 1579857914.7152157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.401821800111462e-05], 0, 2.8770203590393066, 1579857917.5582926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012344013215715102], 0, 3.8108069896698, 1579857921.0499861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00023005678703570914], 0, 3.006838798522949, 1579857923.9079943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.132979130037675e-05], 0, 2.8548622131347656, 1579857929.5740974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016868953582026283], 0, 2.9140701293945312, 1579857932.4165094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.240028043744612e-05], 0, 2.8832714557647705, 1579857935.2556787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002682123436662198], 0, 3.243945598602295, 1579857938.1068182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 460, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003033663981516409], 0, 4.086930751800537, 1579857940.9721782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00024834310896336713], 0, 3.1935536861419678, 1579857943.8102186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 494, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002758931564111378], 0, 5.3560497760772705, 1579857946.6713152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014032831226505813], 0, 3.2683863639831543, 1579857949.5331464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00014003941489454041], 0, 3.104408025741577, 1579857952.4065552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015792820693721134], 0, 3.463756799697876, 1579857955.2681189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012701793179853855], 0, 3.201019287109375, 1579857958.1477752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.83443624893071e-05], 0, 2.8570210933685303, 1579857960.9880016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.310328863426232e-05], 0, 2.9211504459381104, 1579857963.848522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6862754981409096e-05], 0, 2.745878219604492, 1579857966.6077058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011561381376518218], 0, 2.973602294921875, 1579857969.458426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.184690063842136e-05], 0, 2.9231808185577393, 1579857972.3034527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.725484673536209e-05], 0, 2.8904550075531006, 1579857975.1576202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 469, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.000252143315880232], 0, 3.3400371074676514, 1579857978.0237896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013062453821887892], 0, 3.0503528118133545, 1579857980.895478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005048536812185929], 0, 3.3370070457458496, 1579857983.7607696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.715375311480893e-05], 0, 2.852625846862793, 1579857986.6163008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.482115970950013e-05], 0, 2.8801445960998535, 1579857989.4562764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.620090608258469e-05], 0, 2.888702869415283, 1579857992.314985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.940043433339098e-05], 0, 2.886411666870117, 1579857995.172656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 481, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.000538030361481976], 0, 3.693991184234619, 1579857998.0492387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.159162671928278e-05], 0, 2.922881603240967, 1579858000.9071708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00013104623229089716], 0, 3.2201437950134277, 1579858003.7552626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.55894393199935e-05], 0, 2.91078782081604, 1579858006.625453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013971960814407382], 0, 2.878840208053589, 1579858009.440245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.670688979807009e-05], 0, 2.8838205337524414, 1579858012.2899585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006397938740564164], 0, 3.5950496196746826, 1579858015.158996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 485, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005194244137153896], 0, 4.110480546951294, 1579858018.0394664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013782240642265194], 0, 2.881446361541748, 1579858020.882079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 474, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030903387121502493], 0, 3.411323070526123, 1579858023.7540193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 455, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030384965234670706], 0, 3.9733211994171143, 1579858026.6206226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015771011286972006], 0, 3.236301898956299, 1579858029.4638386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00024787407567152724], 0, 3.145359516143799, 1579858032.3366568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003206305818218059], 0, 3.2483439445495605, 1579858035.2047987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.27615344767102e-05], 0, 2.9671547412872314, 1579858038.067123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016525566452145214], 0, 1.327805995941162, 1579858039.3282518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.930734164025529e-05], 0, 2.838777542114258, 1579858042.169261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.221204400428812e-05], 0, 2.8420491218566895, 1579858045.0314252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.995669323072909e-05], 0, 2.850001573562622, 1579858047.8947287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016227277234473207], 0, 2.8711636066436768, 1579858050.6320803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.520241954428536e-05], 0, 2.791301727294922, 1579858053.3910973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001932977243836672], 0, 1.5415468215942383, 1579858054.6602569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.339950339948547e-05], 0, 2.8382368087768555, 1579858057.5006776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.806349028151566e-05], 0, 2.8516733646392822, 1579858060.3473692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 458, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014610846251768034], 0, 4.089955806732178, 1579858065.671274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.624110694360052e-05], 0, 2.962742805480957, 1579858068.461528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006305599441842311], 0, 3.4317054748535156, 1579858071.3436437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002068574460588916], 0, 3.1253435611724854, 1579858074.2066958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 478, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005279113941868061], 0, 3.6387288570404053, 1579858077.086664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00024065713461825786], 0, 3.777745246887207, 1579858079.9548674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0002918258465713769], 0, 3.135432243347168, 1579858082.8306854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.856116725559481e-05], 0, 1.2317516803741455, 1579858084.0902317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.704591019888837e-05], 0, 1.3042845726013184, 1579858085.3471496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.064165269251008e-05], 0, 2.8567392826080322, 1579858088.2120507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001075907330565229], 0, 3.031411647796631, 1579858091.0753367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005231084699967565], 0, 3.2798330783843994, 1579858093.953871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013500873773552877], 0, 3.0563530921936035, 1579858096.7909057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.337769142465127e-05], 0, 2.9537343978881836, 1579858099.6449273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 482, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005263276786649215], 0, 3.5206410884857178, 1579858102.51552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.323485692482291e-05], 0, 2.9503049850463867, 1579858105.3875618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.645786659071831e-05], 0, 2.8872742652893066, 1579858108.248857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00023129818444219945], 0, 3.0351157188415527, 1579858111.1063893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.530822981077146e-05], 0, 3.6612679958343506, 1579858113.743122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00038352806744241277], 0, 3.495556592941284, 1579858116.6242394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029729199667159767], 0, 4.021939992904663, 1579858119.4912028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029781072543940795], 0, 4.009692430496216, 1579858122.3634007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001323852948106963], 0, 1.3202483654022217, 1579858123.622665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020046556816816818], 0, 1.3664743900299072, 1579858124.8807588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 483, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0004984376547085202], 0, 2.564401626586914, 1579858126.2590446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.486148221007893e-05], 0, 2.864762306213379, 1579858129.1111152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002669013228557098], 0, 3.2702417373657227, 1579858131.9562173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.97845357164869e-05], 0, 2.3541252613067627, 1579858134.3167458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.585419655655326e-05], 0, 2.954385995864868, 1579858137.1623483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.019403560713276e-05], 0, 2.824082136154175, 1579858139.9961572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.667384628872004e-05], 0, 2.9011638164520264, 1579858142.8392658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005193613018633541], 0, 2.418195962905884, 1579858144.7785897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00013370827901397966], 0, 2.941187620162964, 1579858147.6548882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.161984550313377e-05], 0, 2.963451385498047, 1579858150.5061507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002173894112276877], 0, 3.0566418170928955, 1579858153.3455522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015321618078827112], 0, 3.992968797683716, 1579858156.2154098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011708849438853087], 0, 3.2172536849975586, 1579858159.0915878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.493059446508002e-05], 0, 2.8854942321777344, 1579858161.815801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00084291702045097], 0, 3.8158764839172363, 1579858164.688812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.037782028191074e-05], 0, 2.9269208908081055, 1579858167.5622325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020257861521542244], 0, 3.270143747329712, 1579858170.3614671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.554324132784046e-05], 0, 2.8519725799560547, 1579858173.207643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.368244257012134e-05], 0, 2.8854076862335205, 1579858176.056535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 450, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0007044616688538933], 0, 4.38447642326355, 1579858178.9330337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018800622645951035], 0, 3.0441219806671143, 1579858181.7761152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001655399239904988], 0, 3.823460102081299, 1579858184.635257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006283948886726353], 0, 3.4787893295288086, 1579858187.5166314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006413760238948626], 0, 3.6595144271850586, 1579858190.386671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00024652083275862065], 0, 2.1955552101135254, 1579858194.4712694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.590384789729969e-05], 0, 2.748324155807495, 1579858197.2475772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 448, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003674210765321375], 0, 2.979146718978882, 1579858198.7433422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020896214988988212], 0, 3.050238609313965, 1579858201.6126328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00013280700153846156], 0, 1.264646291732788, 1579858202.9058652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.1159082766101695e-05], 0, 2.7121987342834473, 1579858205.6149302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9720243551587304e-05], 0, 2.830613374710083, 1579858208.4621828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001613220966242167], 0, 3.7505319118499756, 1579858211.3078454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.33715880959559e-05], 0, 2.786445379257202, 1579858214.0749488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 492, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005399856136205699], 0, 5.248878717422485, 1579858216.8609874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.332727567417806e-05], 0, 2.8162238597869873, 1579858219.6882946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.853896651669838e-05], 0, 2.843966007232666, 1579858222.5113673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003057989225218382], 0, 3.242584705352783, 1579858225.3793364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 453, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003852248681948424], 0, 2.941434621810913, 1579858226.8556178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 496, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003060891630990718], 0, 5.139482021331787, 1579858229.738074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.375031282879004e-05], 0, 3.4710750579833984, 1579858232.5376153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.099749813200497e-05], 0, 2.8778510093688965, 1579858235.396904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00023960580000000002], 0, 3.1435658931732178, 1579858238.2717562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.219249149573814e-05], 0, 2.9172401428222656, 1579858241.1163626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00026046927399030694], 0, 3.493544578552246, 1579858243.9906697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002400631795748476], 0, 3.5185739994049072, 1579858246.870527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.4467068933885976e-05], 0, 3.031883955001831, 1579858249.7243147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 456, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016272147035897435], 0, 4.072994947433472, 1579858252.555232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.444233252929015e-05], 0, 2.7545461654663086, 1579858255.3157635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001591245387225549], 0, 3.779313564300537, 1579858258.160746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.349865967901724e-05], 0, 2.949632406234741, 1579858261.0113585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019558514110503946], 0, 3.521099090576172, 1579858263.8831334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010834209374578784], 0, 2.918802261352539, 1579858266.7433722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010189344957793672], 0, 3.2297871112823486, 1579858269.5657644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002946557588795313], 0, 3.447377920150757, 1579858272.4385946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.47202487959203e-05], 0, 2.8094847202301025, 1579858275.2591093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.31295903249892e-05], 0, 2.8943703174591064, 1579858278.1181295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.080957743996475e-05], 0, 2.87522554397583, 1579858280.9730544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.233258946864176e-05], 0, 3.0021541118621826, 1579858283.9147618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020289709238249595], 0, 1.4968817234039307, 1579858285.1764102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003260180462719742], 0, 3.8580830097198486, 1579858288.0527797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.978423812720255e-05], 0, 2.998253345489502, 1579858290.9064288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016644713891768607], 0, 3.1048665046691895, 1579858293.7653692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.076004290777468e-05], 0, 3.007817029953003, 1579858296.6295137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002560099282075772], 0, 3.169323682785034, 1579858299.4954078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.572667413259488e-05], 0, 2.879533290863037, 1579858302.365348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001637034031328954], 0, 3.025310754776001, 1579858305.2423456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001585340818685669], 0, 1.3615469932556152, 1579858306.5087533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019175985558322163], 0, 1.5105295181274414, 1579858307.7679892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015422915586468542], 0, 2.7630081176757812, 1579858310.415546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006346927822485207], 0, 3.624830722808838, 1579858313.2845025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.275808653281672e-05], 0, 2.8997745513916016, 1579858316.138019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00026085494275056764], 0, 3.1523680686950684, 1579858319.0037396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.8034738835666916e-05], 0, 2.834733247756958, 1579858323.5202322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.673841145811616e-05], 0, 2.833427906036377, 1579858326.367645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.0646266287232026e-05], 0, 2.867356061935425, 1579858329.2123623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00018621725124291826], 0, 2.9247183799743652, 1579858332.0773823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7813178312458804e-05], 0, 2.804779052734375, 1579858334.9157186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003428464447748513], 0, 2.9409401416778564, 1579858337.7933502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008383038148725948], 0, 3.729003429412842, 1579858340.6723435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002731863612289934], 0, 2.9011926651000977, 1579858343.5409727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020339932282984347], 0, 1.3729987144470215, 1579858344.7996898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015756404047881557], 0, 1.3265793323516846, 1579858346.0590315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00025832128158148507], 0, 3.0863025188446045, 1579858348.9172347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002262852986738149], 0, 3.6962192058563232, 1579858351.7780726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 463, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013430607152921674], 0, 3.045738697052002, 1579858354.663614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.094815834320431e-05], 0, 2.8648667335510254, 1579858357.502023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.755093558782908e-05], 0, 2.8939321041107178, 1579858360.3680537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006050423456186536], 0, 3.5324547290802, 1579858363.2362995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.367375597322204e-05], 0, 2.756239652633667, 1579858366.0177753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002986285417132216], 0, 3.8340070247650146, 1579858368.8780365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00025947828309768635], 0, 3.1197469234466553, 1579858371.754035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 487, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.000517256450144277], 0, 4.050233840942383, 1579858374.63397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00048474621559771154], 0, 3.548689126968384, 1579858377.5046139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002558015575178998], 0, 3.0905330181121826, 1579858380.365998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018240487715126812], 0, 2.8987295627593994, 1579858383.2355518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0002213485676681367], 0, 3.054473876953125, 1579858386.1000097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003654242574660634], 0, 4.411788702011108, 1579858391.4769938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.143405609831345e-05], 0, 2.832289457321167, 1579858394.3400867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003212823969769292], 0, 3.423593759536743, 1579858397.2187982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.393548991701423e-05], 0, 2.867488384246826, 1579858400.0277984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.6088366508483887, 1579858388.6581311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010856070747751375], 0, 3.0280988216400146, 1579858402.9466772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3966514328639337e-05], 0, 2.697171211242676, 1579858405.654211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014068454516174205], 0, 2.215282440185547, 1579858406.9200356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010699464880444065], 0, 1.4344570636749268, 1579858408.184361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.039256845986258e-05], 0, 3.1314804553985596, 1579858411.0601668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.7551229820385194e-05], 0, 2.8891706466674805, 1579858413.8989162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014722632975040992], 0, 4.17731237411499, 1579858416.7785895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.012391746619217e-05], 0, 2.6397147178649902, 1579858419.326015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.247197330341889e-05], 0, 2.8528945446014404, 1579858422.1336286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4111995841593736e-05], 0, 2.5384225845336914, 1579858424.6765754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.426328424722423e-05], 0, 3.7920186519622803, 1579858427.2572603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00025352421935483874], 0, 2.629992723464966, 1579858429.0137436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026651094386588776], 0, 2.6180202960968018, 1579858430.327088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015581271154221097], 0, 3.532979965209961, 1579858433.1781123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.138682793701345e-05], 0, 3.2905383110046387, 1579858436.054652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.413971837250679e-05], 0, 2.6597421169281006, 1579858438.676383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.676299817065832e-05], 0, 2.746445417404175, 1579858441.4065526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.699229796273052e-05], 0, 1.630936861038208, 1579858442.6708584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.486083715728716e-05], 0, 2.6415395736694336, 1579858445.2782376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.891937911940698e-05], 0, 3.823157787322998, 1579858448.0388741], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.270182505166682e-05], 0, 3.3092026710510254, 1579858450.9203405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.81307150469424e-05], 0, 2.415780544281006, 1579858452.722178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0044176328081933e-05], 0, 2.535317897796631, 1579858455.2176719], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010376710747298529], 0, 3.3096649646759033, 1579858458.0542998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010671062039901845], 0, 1.7273755073547363, 1579858459.3195543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010176710664229129], 0, 1.330392599105835, 1579858460.5789165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.273124047325252e-05], 0, 1.7620210647583008, 1579858461.839999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.013626730545125e-05], 0, 2.7497687339782715, 1579858464.6027606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013529735772288955], 0, 3.8458690643310547, 1579858467.457116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.79972045354663e-05], 0, 1.7245903015136719, 1579858468.7202508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.8275412752901154e-05], 0, 2.814713954925537, 1579858471.5464847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021365043225944099], 0, 1.977116346359253, 1579858472.808881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.746311199570187e-05], 0, 2.8978803157806396, 1579858475.5479462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.136984024053308e-05], 0, 1.3325772285461426, 1579858476.8068194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.581409154672982e-05], 0, 1.5404043197631836, 1579858478.0721085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015300811744485822], 0, 3.470961093902588, 1579858480.930011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010754694799573846], 0, 2.9957315921783447, 1579858483.7997606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.182230558492899e-05], 0, 2.4812326431274414, 1579858486.2427623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.825780312442902e-05], 0, 2.8421318531036377, 1579858489.0621877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.5323586866633964e-05], 0, 2.8112404346466064, 1579858491.7676325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.624374481468888e-05], 0, 2.698770761489868, 1579858494.4400766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.910350417740299e-05], 0, 1.257422924041748, 1579858495.6985762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.519302054718775e-05], 0, 2.8674333095550537, 1579858498.5299034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019346995030830613], 0, 4.286479949951172, 1579858503.8019693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.5593345425172565e-05], 0, 2.676949977874756, 1579858506.426954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.77979713702055e-05], 0, 2.768336296081543, 1579858509.225176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.163623631819357e-05], 0, 2.6809353828430176, 1579858511.854933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.098199940684501e-05], 0, 2.5771334171295166, 1579858514.4069817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.439863433189606e-05], 0, 2.8173089027404785, 1579858517.1298428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.0606250808574656e-05], 0, 2.96520733833313, 1579858519.9941409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.45996663409762e-05], 0, 2.8184456825256348, 1579858522.8274016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001369050904866047], 0, 1.4815845489501953, 1579858524.0879912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017848672297071598], 0, 3.198505163192749, 1579858526.945743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2464011170679005e-05], 0, 2.915471315383911, 1579858529.7769134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8222439298346236e-05], 0, 2.8940067291259766, 1579858532.6219847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013488274362212678], 0, 3.1151978969573975, 1579858535.4758346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.745632270185249e-05], 0, 1.309706687927246, 1579858536.734502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013838330767104354], 0, 1.7847685813903809, 1579858537.9964657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004270811784957627], 0, 3.776848077774048, 1579858540.8725815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017206330260899417], 0, 1.645186185836792, 1579858542.1377478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.285358587043919e-05], 0, 2.7276687622070312, 1579858544.8395274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.927791885394692e-05], 0, 2.9381792545318604, 1579858547.7126074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.013745040768457e-05], 0, 2.9694294929504395, 1579858550.5815792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.219717494201529e-05], 0, 2.7466654777526855, 1579858553.2620432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001219203031960141], 0, 1.5022773742675781, 1579858554.5218158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014339802398639578], 0, 4.052567720413208, 1579858557.3777444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013630618277665318], 0, 3.101242780685425, 1579858560.2499487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.552086090120996e-05], 0, 2.7885725498199463, 1579858562.9870503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.261884339912057e-05], 0, 2.89213228225708, 1579858565.8275106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.059123775634155e-05], 0, 2.6065659523010254, 1579858568.4177024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2071695712964355e-05], 0, 2.7541816234588623, 1579858571.0846438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.207284186914664e-05], 0, 2.9704065322875977, 1579858573.9145827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.061781419375778e-05], 0, 2.6811270713806152, 1579858576.5995424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.74916795695853e-05], 0, 2.793360948562622, 1579858579.404422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.347057033642465e-05], 0, 2.790395498275757, 1579858582.1573246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.07726908811122e-05], 0, 2.72177791595459, 1579858584.9000237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013551652397724193], 0, 1.5011327266693115, 1579858586.1581218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7516735455517285e-05], 0, 2.867526054382324, 1579858588.9724739], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.513064229316855e-05], 0, 2.741063356399536, 1579858591.7132685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.428769398555059e-05], 0, 3.297419786453247, 1579858594.5859582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012845267264249537], 0, 4.122362375259399, 1579858597.4334636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.428462785681606e-05], 0, 2.822158098220825, 1579858600.2365382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.63039963391891e-05], 0, 2.8329272270202637, 1579858603.0457685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014358808006433742], 0, 3.777977705001831, 1579858605.9111822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.482988506122449e-05], 0, 4.2715065479278564, 1579858608.697331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.998995076867589e-05], 0, 3.6483101844787598, 1579858611.4705892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.474118213229102e-05], 0, 2.856149196624756, 1579858614.328872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00020112853652424508], 0, 3.394631862640381, 1579858617.1891348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.863453426987872e-05], 0, 3.1369593143463135, 1579858620.0642667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.359192018602591e-05], 0, 2.795146942138672, 1579858622.7751598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.571227851706588e-05], 0, 2.7348268032073975, 1579858625.5080097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.43146729080715e-05], 0, 3.581943988800049, 1579858631.367843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013830279930939228], 0, 1.6046030521392822, 1579858632.628212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011334363127179021], 0, 2.8133490085601807, 1579858635.3181813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.678728987578865e-05], 0, 3.6730148792266846, 1579858638.0983286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003262630347755762], 0, 3.6102209091186523, 1579858640.9677327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.316507561164156e-05], 0, 2.8532142639160156, 1579858643.8000515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.922642310753634e-05], 0, 1.4043433666229248, 1579858645.2321532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.646439476923792e-05], 0, 2.8370890617370605, 1579858648.0291474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.232596208293314e-05], 0, 2.7758705615997314, 1579858650.7894917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.839988595790034e-05], 0, 4.236366033554077, 1579858653.4325566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.623348137294989e-05], 0, 2.942131757736206, 1579858656.2730055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.445517184321917e-05], 0, 3.6062042713165283, 1579858659.0214627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00028132709508025123], 0, 5.241805076599121, 1579858661.895652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.971732129090094e-05], 0, 1.3761951923370361, 1579858663.1542811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013676329308931985], 0, 1.5172970294952393, 1579858664.4109762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001462713068274549], 0, 5.439380884170532, 1579858667.2867444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001582694969233823], 0, 4.242713212966919, 1579858670.1331208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00024687678002610966], 0, 2.3320670127868652, 1579858671.9087331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010898174362883903], 0, 1.598144769668579, 1579858673.1665645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012920472583762886], 0, 3.4019601345062256, 1579858676.0235856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014454677713771378], 0, 4.152100563049316, 1579858678.8870354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.39172790988736e-05], 0, 1.9948954582214355, 1579858680.1561897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.014332886050826e-05], 0, 2.526224374771118, 1579858682.6789746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016763573583923364], 0, 3.2294068336486816, 1579858685.549432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.54509184434968e-05], 0, 2.7837295532226562, 1579858688.2840717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00025709988569144683], 0, 3.386829376220703, 1579858691.1510472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015411753217656595], 0, 4.111133098602295, 1579858694.0329142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.712048274268104e-05], 0, 1.8611149787902832, 1579858695.2946084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015525288573091473], 0, 4.026469469070435, 1579858698.1499884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.115617245514302e-05], 0, 3.2029471397399902, 1579858701.0032344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00035822688316303864], 0, 4.313688039779663, 1579858703.8805308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.327355886581658e-05], 0, 2.6003239154815674, 1579858706.4286208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.378265164454215e-05], 0, 2.858586549758911, 1579858709.2719376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.873153093627237e-05], 0, 4.254155397415161, 1579858711.8713508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.609267831239631e-05], 0, 3.7760331630706787, 1579858714.7327094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.900363878129755e-05], 0, 2.631411075592041, 1579858717.2870488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010146835945261025], 0, 2.2631828784942627, 1579858718.5477006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.932412986320839e-05], 0, 3.4039077758789062, 1579858721.3365924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001046278144081974], 0, 1.6683218479156494, 1579858722.5985103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.877314935286104e-05], 0, 3.152900457382202, 1579858725.4682343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013528549288107205], 0, 3.3029208183288574, 1579858728.3404818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2448884529675136e-05], 0, 2.970726490020752, 1579858731.166097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.414066503423671e-05], 0, 2.981058120727539, 1579858733.914667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002458335076359194], 0, 3.648045063018799, 1579858736.7819283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010445283082585394], 0, 3.4002041816711426, 1579858739.6602361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.414698788816444e-05], 0, 2.8025853633880615, 1579858742.4191463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012159814889290556], 0, 3.1352038383483887, 1579858745.2954478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010819647259387139], 0, 1.4783222675323486, 1579858746.560229], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013529937674104124], 0, 1.501584768295288, 1579858749.5555348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011082245906472847], 0, 3.044966697692871, 1579858752.4337828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.539830027533622e-05], 0, 2.953721761703491, 1579858755.2991943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00022238975477565525], 0, 2.4464495182037354, 1579858756.5607212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.09503446956075e-05], 0, 2.8672502040863037, 1579858759.401409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.565456281239587e-05], 0, 4.05016303062439, 1579858762.1591158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.399921314308008e-05], 0, 1.7281138896942139, 1579858763.7503946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.206051986622073e-05], 0, 3.2665603160858154, 1579858766.629576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.019918585550377e-05], 0, 2.6176998615264893, 1579858769.2212358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2249645642155064e-05], 0, 2.897306442260742, 1579858772.0362198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.486936286760745e-05], 0, 3.722090482711792, 1579858774.8492131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011104512015976922], 0, 1.4595773220062256, 1579858776.1116893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010737515653854414], 0, 1.5072050094604492, 1579858777.3704247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.753671524564626e-05], 0, 2.862164258956909, 1579858780.236221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.417319711564047e-05], 0, 3.227221965789795, 1579858783.0587316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011845734879800646], 0, 3.1482465267181396, 1579858785.9379919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.308494529094691e-05], 0, 2.75838565826416, 1579858788.71637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.99808793334776e-05], 0, 3.098529815673828, 1579858791.5937703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.900164277307627e-05], 0, 3.1115639209747314, 1579858794.429618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3786364877055814e-05], 0, 2.7480947971343994, 1579858797.052062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.358719162575306e-05], 0, 2.8019936084747314, 1579858799.8427174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.038068134805346e-05], 0, 2.8323795795440674, 1579858802.6500583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.495960093961586e-05], 0, 2.7433600425720215, 1579858805.359673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9685419648915768e-05], 0, 2.4296371936798096, 1579858807.7783988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.587110121212121e-05], 0, 1.3161375522613525, 1579858809.0342824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6619761328531997e-05], 0, 2.5805304050445557, 1579858811.6450245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.21710362551843e-05], 0, 2.9103355407714844, 1579858814.4128766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001216629808338424], 0, 3.589144706726074, 1579858817.254171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.547005659494856e-05], 0, 3.66792631149292, 1579858820.1285932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003152347162109375], 0, 3.681081533432007, 1579858823.0005355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.714205526558892e-05], 0, 2.8649353981018066, 1579858825.8612056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.686894780957944e-05], 0, 3.39262056350708, 1579858828.7196352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.6431899945641097e-05], 0, 3.4127614498138428, 1579858831.195075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010999862665123246], 0, 3.0689051151275635, 1579858834.0733163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003221982077169132], 0, 3.475620746612549, 1579858836.9455528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.465185736003355e-05], 0, 3.403254270553589, 1579858839.8201375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.904368464614526e-05], 0, 3.530717611312866, 1579858842.6427596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0063494175979854e-05], 0, 2.809661865234375, 1579858845.3719332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.1136469450181705e-05], 0, 2.785764694213867, 1579858848.1745539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.053754801867835e-05], 0, 2.569387197494507, 1579858850.7316792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.641567013330269e-05], 0, 2.928365468978882, 1579858853.6038637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.372489133449255e-05], 0, 2.8037822246551514, 1579858856.3448358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.762347712763405e-05], 0, 3.3248469829559326, 1579858859.2222197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026283856030683857], 0, 3.358084201812744, 1579858862.0949068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.8337476928940665e-05], 0, 2.8781497478485107, 1579858864.9554713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010942765941587044], 0, 2.93711519241333, 1579858867.832363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0428618214534125e-05], 0, 2.4697341918945312, 1579858870.2768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011145633214981899], 0, 2.937617301940918, 1579858873.1300464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00036766565052535405], 0, 4.296290636062622, 1579858879.2994616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.55164770574226e-05], 0, 2.9171059131622314, 1579858882.1721063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.2286367416381836, 1579858874.8816617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031197532366697845], 0, 1.9255006313323975, 1579858883.4761744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001731124040823387], 0, 1.6063232421875, 1579858884.7398396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00027960203131524006], 0, 3.594008207321167, 1579858887.604552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2182874756966946e-05], 0, 2.750469446182251, 1579858890.3889954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00043036483337790854], 0, 3.7375998497009277, 1579858893.2584028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.342635991439874e-05], 0, 2.85805606842041, 1579858896.0234644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001055343372169132], 0, 3.0192527770996094, 1579858898.891417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.466376935284015e-05], 0, 2.8327836990356445, 1579858901.729464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017195098479657388], 0, 3.237368583679199, 1579858904.5878937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00014522594510825622], 0, 3.18636155128479, 1579858907.465703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.3757862958537984e-05], 0, 2.8279383182525635, 1579858910.189202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016032294004488619], 0, 1.6531295776367188, 1579858911.4467447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002673675613278008], 0, 3.8797249794006348, 1579858914.3209212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.015811221630709e-05], 0, 1.6761839389801025, 1579858915.5837362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.983994823085041e-05], 0, 3.0969161987304688, 1579858918.4627287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.9598363586068814e-05], 0, 2.6569700241088867, 1579858921.1541567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.512448960970825e-05], 0, 2.7673988342285156, 1579858923.8985398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.391971571033259e-05], 0, 3.5392634868621826, 1579858926.7592947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015824090890309886], 0, 4.211993455886841, 1579858929.6276205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.1480880361592703e-05], 0, 2.7757375240325928, 1579858932.4172182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4806054798888536e-05], 0, 2.7826855182647705, 1579858935.145638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4303581807855304e-05], 0, 2.804232358932495, 1579858937.9421353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.363718169618895e-05], 0, 1.307877540588379, 1579858939.1997542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.5717756587813616e-05], 0, 3.01764178276062, 1579858942.0421886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002558959627921768], 0, 3.5277903079986572, 1579858944.9087625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.485664897566942e-05], 0, 2.8490309715270996, 1579858947.7519665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026714928523991367], 0, 3.8239657878875732, 1579858950.6207283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018421984603047314], 0, 2.9900405406951904, 1579858953.4859657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.943439304965438e-05], 0, 2.815610408782959, 1579858956.2699323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001585268769215609], 0, 5.056256532669067, 1579858959.1354768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.805282367640934e-05], 0, 2.7846877574920654, 1579858961.906299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014486146996823564], 0, 2.119370937347412, 1579858963.1744938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.827695473379721e-05], 0, 1.3095107078552246, 1579858964.434601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.070570269311846e-05], 0, 2.9372758865356445, 1579858967.2110229], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016244601621796952], 0, 3.6924211978912354, 1579858968.4750388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4327610303317945e-05], 0, 2.883685827255249, 1579858971.309049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013994517818181817], 0, 1.5235681533813477, 1579858972.5708485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.439871899957063e-05], 0, 2.8718814849853516, 1579858975.4214792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3691339859869325e-05], 0, 2.7983908653259277, 1579858978.2130718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4380920194702287e-05], 0, 2.7257003784179688, 1579858980.909535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.650975995871065e-05], 0, 2.792560338973999, 1579858983.6821454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.899809773528866e-05], 0, 2.3349056243896484, 1579858986.0032153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00013454801691696873], 0, 3.0608599185943604, 1579858988.796354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9960357572106966e-05], 0, 2.5642921924591064, 1579858991.3566191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016274174847746652], 0, 4.257375955581665, 1579858994.2167003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00041528901992528023], 0, 2.090728998184204, 1579858998.1963787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012232092760180996], 0, 1.5225207805633545, 1579858999.4545913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016102711521891595], 0, 5.3352437019348145, 1579859002.3173342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.251019633875664e-05], 0, 2.835665464401245, 1579859005.155118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5181489793545986e-05], 0, 2.741176128387451, 1579859007.8656065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4102668135470554e-05], 0, 2.864682674407959, 1579859010.7166958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013140776367524882], 0, 3.391523838043213, 1579859013.5641706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00024484691412532243], 0, 3.5758039951324463, 1579859016.4401805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011224123794257039], 0, 3.0678889751434326, 1579859019.3076968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.313121861749335e-05], 0, 3.0741939544677734, 1579859022.186428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2670990523702133e-05], 0, 2.5918242931365967, 1579859024.7685857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.56369596553773e-05], 0, 3.1986608505249023, 1579859027.6337707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.769782594668025e-05], 0, 2.800719976425171, 1579859030.408235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.259191621051507e-05], 0, 2.891984224319458, 1579859033.2471392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012085001917149088], 0, 3.027116298675537, 1579859036.1032803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.416756142524837e-05], 0, 2.9140894412994385, 1579859038.9048889], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.387704753552398e-05], 0, 2.748622417449951, 1579859041.6290188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.72338114390745e-05], 0, 2.9262638092041016, 1579859044.4971352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.83829803468208e-05], 0, 2.9835364818573, 1579859047.370566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.381813333333334e-05], 0, 1.3348660469055176, 1579859048.6309817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010637536458127755], 0, 3.0367743968963623, 1579859051.506401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.478109755138718e-05], 0, 4.2450292110443115, 1579859054.2129128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.443975703727001e-05], 0, 3.0024049282073975, 1579859057.0761566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.172314820872685e-05], 0, 2.8790066242218018, 1579859059.8927038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.816012531938773e-05], 0, 3.0652573108673096, 1579859062.7368999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012919193921805724], 0, 3.4244437217712402, 1579859065.5933356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001017169784330986], 0, 3.0316643714904785, 1579859068.4719326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7214869042045134e-05], 0, 2.847266912460327, 1579859071.3013465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.8068220669779656e-05], 0, 2.7666590213775635, 1579859074.0490162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010294133318459969], 0, 3.6562514305114746, 1579859076.9201894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.362274822494083e-05], 0, 3.2062532901763916, 1579859079.7861464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.049909435024274e-05], 0, 1.7314517498016357, 1579859081.0486577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.26033639907836914, 1579858997.047931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001566202884296715], 0, 3.8529200553894043, 1579859083.9559553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014032965932987522], 0, 1.567091464996338, 1579859085.214544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.863680305862362e-05], 0, 3.629251480102539, 1579859088.0087893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.382041247982561e-05], 0, 3.0817813873291016, 1579859090.8763204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010855630869419268], 0, 3.2698965072631836, 1579859093.7502346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017630777151335313], 0, 2.9264941215515137, 1579859096.611901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.456764600946905e-05], 0, 1.6245784759521484, 1579859097.879504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.725849170422941e-05], 0, 3.138399839401245, 1579859100.7449744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010757947892232425], 0, 2.9853081703186035, 1579859103.5992355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.783819844205841e-05], 0, 2.812709093093872, 1579859106.4334707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013630884941560206], 0, 1.8071503639221191, 1579859107.7011843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013827529751499573], 0, 3.1149890422821045, 1579859110.5689273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011382507074613286], 0, 1.448859691619873, 1579859111.8308225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00025778070599062917], 0, 2.2650468349456787, 1579859113.635774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026617728465468934], 0, 3.343390703201294, 1579859116.5131567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.684085072824328e-05], 0, 2.7361197471618652, 1579859121.393831], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.386773998854872e-05], 0, 3.1724915504455566, 1579859124.2457862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.1253753236463658e-05], 0, 2.5642738342285156, 1579859126.7999234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.459860440310218e-05], 0, 2.749297857284546, 1579859129.5169988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.800049106948377e-05], 0, 2.9178857803344727, 1579859132.3880854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.511790111940298e-05], 0, 2.9359421730041504, 1579859134.9662046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010919093699673558], 0, 1.431002140045166, 1579859136.2242882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019552952188715955], 0, 3.4247398376464844, 1579859139.090393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.900262859083851e-05], 0, 2.863542079925537, 1579859141.951023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001118019068911686], 0, 1.3328230381011963, 1579859143.2160242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014686029518513096], 0, 1.9590563774108887, 1579859144.4815228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.40584104844226e-05], 0, 1.4775922298431396, 1579859145.7719598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.38515783045977e-05], 0, 2.82647442817688, 1579859148.5432067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.97182249708587e-05], 0, 3.290947437286377, 1579859151.4161239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.946728855665886e-05], 0, 2.99188232421875, 1579859154.2659323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.7577327809640025e-05], 0, 2.8777856826782227, 1579859157.0111094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.180982382796848e-05], 0, 3.282071590423584, 1579859159.8804784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9013668804848293e-05], 0, 2.6234378814697266, 1579859162.52162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.165825312476038e-05], 0, 2.975942850112915, 1579859165.380839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.627173458080889e-05], 0, 2.602454900741577, 1579859168.0158956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010767831224445879], 0, 1.3605201244354248, 1579859169.2741697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00024290024197195842], 0, 3.603020668029785, 1579859172.1432052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013438209773549963], 0, 3.4070112705230713, 1579859174.9903834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015864574247424743], 0, 3.9899351596832275, 1579859177.8237522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.491462946745562e-05], 0, 3.2240195274353027, 1579859180.6821434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002685654775721194], 0, 3.841815233230591, 1579859183.5547132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001457746479978355], 0, 3.3546831607818604, 1579859186.4346867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.8386687577462104e-05], 0, 2.9276282787323, 1579859189.2984567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.022737226393992e-05], 0, 1.8164355754852295, 1579859190.5624382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002704530240670633], 0, 2.0246455669403076, 1579859191.82434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.364695476811501e-05], 0, 1.4217784404754639, 1579859193.0812304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011830982907488987], 0, 2.9515573978424072, 1579859195.949535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.475286690695206e-05], 0, 2.808720350265503, 1579859198.7481117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010112814422592032], 0, 1.5678701400756836, 1579859200.0090628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.99983030959536e-05], 0, 1.6915438175201416, 1579859201.2715175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.128001070457139e-05], 0, 1.399616003036499, 1579859202.5694788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.169739417629732e-05], 0, 3.1491284370422363, 1579859205.4426868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.588895302713989e-05], 0, 4.07426381111145, 1579859208.2360466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.090106086726399e-05], 0, 3.074016809463501, 1579859211.100225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.463051776946205e-05], 0, 2.9032657146453857, 1579859213.9466608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013208455408796724], 0, 1.5510571002960205, 1579859215.202625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010604345953085377], 0, 1.4708771705627441, 1579859216.461351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3003361153576662e-05], 0, 2.6036736965179443, 1579859219.0533698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001318074834166886], 0, 1.5133910179138184, 1579859220.315628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3583553889958964e-05], 0, 2.8869218826293945, 1579859223.168485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7958983847672234e-05], 0, 2.8083038330078125, 1579859225.977512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019648898472256172], 0, 3.4044954776763916, 1579859228.8417308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.340012869036999e-05], 0, 2.886237621307373, 1579859231.641811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.718911258413814e-05], 0, 2.8732802867889404, 1579859237.4631097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.781098637161925e-05], 0, 2.8754847049713135, 1579859240.333204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016003190799127504], 0, 4.459148168563843, 1579859243.206776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.373479748497752e-05], 0, 3.0059380531311035, 1579859246.0574863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1667560688463754e-05], 0, 2.4319703578948975, 1579859248.5066183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013747499608777002], 0, 3.1226847171783447, 1579859251.3781404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011782272221412964], 0, 3.0502471923828125, 1579859254.2514806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4054305896153334e-05], 0, 2.7559654712677, 1579859256.9987757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.49295507750562e-05], 0, 2.7159411907196045, 1579859259.6407576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.908265740967096e-05], 0, 3.396162748336792, 1579859262.5194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010145075131685575], 0, 1.6196701526641846, 1579859263.7798145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.934613838216327e-05], 0, 3.7512786388397217, 1579859266.4800222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001604841454981513], 0, 5.414597272872925, 1579859269.34251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.1168181235189573e-05], 0, 2.5838685035705566, 1579859271.9180355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015778512501230438], 0, 4.150790452957153, 1579859274.778916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.3335810937983694e-05], 0, 3.0350239276885986, 1579859277.6503012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1179318227538396e-05], 0, 2.6977813243865967, 1579859280.3565161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.343459640668813e-05], 0, 2.8495419025421143, 1579859283.2185853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.024185218181818e-05], 0, 2.738264799118042, 1579859285.9833531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015121079133323268], 0, 1.5469772815704346, 1579859287.248551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.411284274369491e-05], 0, 2.7948663234710693, 1579859290.0337358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.84341087523634e-05], 0, 2.848642587661743, 1579859292.8866608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026170759591704473], 0, 3.7326083183288574, 1579859295.7631037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015236637889207258], 0, 3.368074655532837, 1579859298.6104157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016887168155074595], 0, 3.194936752319336, 1579859301.4772058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.670338649491264e-05], 0, 2.7048466205596924, 1579859304.1916306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012460195045957314], 0, 3.929070234298706, 1579859307.0453997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.912231115100227e-05], 0, 3.3237030506134033, 1579859309.9219275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.825923340033611e-05], 0, 2.8467609882354736, 1579859312.552422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.958349396039604e-05], 0, 2.959371328353882, 1579859315.4088874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.440560351959776e-05], 0, 2.764213800430298, 1579859318.1002727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.370894427244582e-05], 0, 2.028141736984253, 1579859319.3636482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.72872251307123e-05], 0, 3.5881853103637695, 1579859321.8817573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.377355273823132e-05], 0, 3.3262622356414795, 1579859324.7521815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.683688299439324e-05], 0, 2.7623541355133057, 1579859327.5178497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.465587419064748e-05], 0, 2.8028857707977295, 1579859330.2715125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010633613605576379], 0, 3.08809757232666, 1579859333.1471508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000105011453779765], 0, 1.8658714294433594, 1579859334.4231124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011196164464436322], 0, 3.149693012237549, 1579859337.2651114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001975092675742574], 0, 3.498225212097168, 1579859340.1108959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010742341242089456], 0, 1.4496726989746094, 1579859341.3758233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.8658485305126904e-05], 0, 2.8367462158203125, 1579859344.223678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003207438046890523], 0, 3.48445725440979, 1579859347.1022875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.98806216123204e-05], 0, 1.6425681114196777, 1579859348.4057775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.209970808283233e-05], 0, 2.7286217212677, 1579859351.0735795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.728254175449975e-05], 0, 2.9603984355926514, 1579859353.9434364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.331151643580733e-05], 0, 3.018364906311035, 1579859356.8104792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012162509544223828], 0, 3.01352596282959, 1579859359.6836696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.651605799260607e-05], 0, 4.0870020389556885, 1579859364.8847792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014612837505494504], 0, 2.6773176193237305, 1579859366.4804387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.94937702355853e-05], 0, 3.669260025024414, 1579859369.1974015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.135945559095253e-05], 0, 2.844325304031372, 1579859372.0599937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.6586267723180795e-05], 0, 2.7887210845947266, 1579859374.8405428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.977583567686793e-05], 0, 3.741802453994751, 1579859377.5593972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.014488797733893e-05], 0, 2.6713247299194336, 1579859380.248283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.9666089795701497e-05], 0, 2.6575117111206055, 1579859382.9228435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.049968233330123e-05], 0, 2.831704616546631, 1579859385.7231498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.385597686134252e-05], 0, 2.8016531467437744, 1579859388.4944258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.460103119273966e-05], 0, 2.871229887008667, 1579859391.3458636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8114749969496575e-05], 0, 2.7743735313415527, 1579859394.132661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002704356352782916], 0, 3.33609676361084, 1579859396.9999776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001114121491989319], 0, 1.4230871200561523, 1579859398.258792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00024745643488943486], 0, 3.581002950668335, 1579859401.1316988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011469899793719918], 0, 1.6307895183563232, 1579859402.3912814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001456722812471676], 0, 3.1424720287323, 1579859405.25516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.931247655135521e-05], 0, 1.3074955940246582, 1579859406.514667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.724430751914597e-05], 0, 2.893779754638672, 1579859409.3707707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013287358249794575], 0, 3.1068873405456543, 1579859412.251644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.5601988951064926e-05], 0, 2.8942952156066895, 1579859415.0945354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010971074435183153], 0, 1.3943238258361816, 1579859416.3503983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001428241269799133], 0, 3.3169400691986084, 1579859419.2223704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010149632610897307], 0, 1.6820874214172363, 1579859420.4802096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012141251954385176], 0, 3.092658042907715, 1579859423.3565826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.925659155279503e-05], 0, 3.413703680038452, 1579859426.2063282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.348030195756392e-05], 0, 2.7152137756347656, 1579859428.90727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.55637723776796e-05], 0, 4.533121585845947, 1579859431.7090662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.8538781811740137e-05], 0, 2.7684245109558105, 1579859434.4463596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.45099902153015137, 1579859362.2049465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9920364768227016e-05], 0, 2.521672248840332, 1579859437.0074553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00016466183667324265], 0, 3.150682210922241, 1579859439.838336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013626436285597493], 0, 1.705549716949463, 1579859441.0978727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00042421678974141586], 0, 2.136991024017334, 1579859442.3680322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015447618474903474], 0, 3.888209819793701, 1579859445.222271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001541727639888665], 0, 3.4247100353240967, 1579859448.087085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.710502833187451e-05], 0, 2.997081756591797, 1579859450.9530323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.949562325701498e-05], 0, 3.0651206970214844, 1579859453.8228421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.229213016702978e-05], 0, 1.5321073532104492, 1579859455.1917386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.8601841453372676e-05], 0, 2.6798479557037354, 1579859457.7469435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3007330894470215, 1579859362.2055962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004283860493499602], 0, 3.78182053565979, 1579859460.6724656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.602847935790291e-05], 0, 2.8371493816375732, 1579859463.4828434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.340730127275656e-05], 0, 3.0117669105529785, 1579859466.2899168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.4416952935845146e-05], 0, 2.8743488788604736, 1579859469.130664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010736858652760248], 0, 3.0724189281463623, 1579859472.0057864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00025596164936102234], 0, 3.632692337036133, 1579859474.8607032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012036890250986817], 0, 3.0387303829193115, 1579859477.7332344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5484325231612564e-05], 0, 2.876465320587158, 1579859483.2152488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7326252223847155e-05], 0, 2.362679958343506, 1579859485.5624828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.82117336017282e-05], 0, 1.2937934398651123, 1579859486.8172245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.209791674060929e-05], 0, 2.7922589778900146, 1579859489.529101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.240160790805172e-05], 0, 2.757758378982544, 1579859492.3023233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3554799450673146e-05], 0, 2.669659376144409, 1579859494.9740686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.1224582450677103e-05], 0, 2.7295122146606445, 1579859497.6930497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.757336013934547e-05], 0, 2.742563247680664, 1579859500.431102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.2928531108278125e-05], 0, 2.9183712005615234, 1579859503.2375052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.778781542666984e-05], 0, 2.8921093940734863, 1579859506.0976815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015656332952768219], 0, 1.784984827041626, 1579859507.3585474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.674266736905479e-05], 0, 2.845787525177002, 1579859510.180456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.324361003690037e-05], 0, 2.8564867973327637, 1579859512.988506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012725044091016456], 0, 2.9993531703948975, 1579859515.86094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.984612351409978e-05], 0, 3.014254331588745, 1579859518.7221131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.6055581064480826e-05], 0, 2.942570209503174, 1579859521.5886252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001221026816685802], 0, 3.1036124229431152, 1579859524.4266534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.493540243515088e-05], 0, 2.9137496948242188, 1579859527.277483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.440830783362061e-05], 0, 2.6970908641815186, 1579859529.9873703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012651388161603509], 0, 3.2726128101348877, 1579859532.860932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.838236108757414e-05], 0, 2.731433629989624, 1579859535.607928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.661745327021376e-05], 0, 2.8486316204071045, 1579859538.4603155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.190557364741893e-05], 0, 2.7656068801879883, 1579859541.2114654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.8647579867028748e-05], 0, 2.8281893730163574, 1579859543.9432108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.186843601384456e-05], 0, 3.112039089202881, 1579859546.7875626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.931687160064572e-05], 0, 2.7997591495513916, 1579859549.606253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.167832366015265e-05], 0, 2.6963963508605957, 1579859552.2752795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.2988104309819954e-05], 0, 2.7284278869628906, 1579859554.9846532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013873003600654664], 0, 3.062439441680908, 1579859557.8477716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.9503113556686086e-05], 0, 2.646801233291626, 1579859560.5293653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00018108109553910062], 0, 1.7037031650543213, 1579859561.7925453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003404486765140325], 0, 4.01458740234375, 1579859564.667194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4598152226246504e-05], 0, 2.857147455215454, 1579859567.5070727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.27734296460177e-05], 0, 2.775344133377075, 1579859570.2826302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4172648251166956e-05], 0, 2.8486759662628174, 1579859573.129691], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001441641324312653], 0, 2.411755323410034, 1579859574.3964183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.840996612860545e-05], 0, 1.5680642127990723, 1579859575.6555047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012463559354758348], 0, 1.5880894660949707, 1579859576.914593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.2877519395165e-05], 0, 2.9832351207733154, 1579859579.738642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.051612338236476e-05], 0, 1.772165060043335, 1579859581.0044162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.7372381853589678e-05], 0, 2.414909601211548, 1579859583.4183424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019749350553505536], 0, 3.29118275642395, 1579859586.272627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.854052115541091e-05], 0, 2.856210470199585, 1579859589.1346836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.487867123008597e-05], 0, 2.8782105445861816, 1579859591.96419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012168205578293164], 0, 2.9104702472686768, 1579859594.8196938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010689456955268495], 0, 1.4295146465301514, 1579859596.0819767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.6167500719825386e-05], 0, 2.800347328186035, 1579859598.8614438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3049286157692805e-05], 0, 2.754772186279297, 1579859601.5942554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.986613447888229e-05], 0, 2.733616590499878, 1579859606.3477278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.3235518480492815e-05], 0, 2.793264865875244, 1579859609.1312869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3549161178437106e-05], 0, 2.886549711227417, 1579859611.9859273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012224358781280715], 0, 3.318053722381592, 1579859614.863463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1204230614137076e-05], 0, 2.605572462081909, 1579859617.4511175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010222955230258962], 0, 3.0197722911834717, 1579859620.3019652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.393973415869443e-05], 0, 2.7665627002716064, 1579859623.084327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014481057572689136], 0, 2.29400634765625, 1579859624.347544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.1401454626159005e-05], 0, 2.8365495204925537, 1579859627.1802638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.261403866408361e-05], 0, 2.7899863719940186, 1579859629.9637165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011889557848063848], 0, 2.9461441040039062, 1579859632.8248138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.832089630349083e-05], 0, 1.2393267154693604, 1579859634.1002734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00014079967003934797], 0, 1.351090908050537, 1579859635.3591118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.28074413527131e-05], 0, 2.840733289718628, 1579859638.1767979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5323024369999766e-05], 0, 2.7539241313934326, 1579859640.9118567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019106295239228755], 0, 3.276726484298706, 1579859643.7684088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019972032744783308], 0, 3.260645866394043, 1579859646.644359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001600817717941089], 0, 3.32580304145813, 1579859649.5199022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.981453678330125e-05], 0, 2.7866997718811035, 1579859652.3412948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.144206442440491e-05], 0, 1.2968711853027344, 1579859653.5997257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.468263017237438e-05], 0, 2.7234292030334473, 1579859656.3123362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.792249744802689e-05], 0, 2.716116189956665, 1579859659.033614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.265003339969502e-05], 0, 2.842133045196533, 1579859661.7840827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.25359002496071e-05], 0, 1.7810964584350586, 1579859663.0472264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.35488104820251465, 1579859603.0589356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.311717162461067e-05], 0, 3.0618209838867188, 1579859665.9739828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.131367496867168e-05], 0, 2.839125633239746, 1579859668.792145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9339872557230597e-05], 0, 2.488198757171631, 1579859671.2879229], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.705995601090328e-05], 0, 2.8023645877838135, 1579859674.0977004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.5971633203765705e-05], 0, 2.9649665355682373, 1579859676.9423704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.065403825577874e-05], 0, 2.9823334217071533, 1579859679.809319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000114956696], 0, 3.2462830543518066, 1579859682.6697793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.390294385422039e-05], 0, 2.8019800186157227, 1579859685.4612753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00041359497899590164], 0, 3.5431149005889893, 1579859688.3335671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00014506751028985507], 0, 1.3423447608947754, 1579859689.5907466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.260366902631666e-05], 0, 2.8461878299713135, 1579859692.4429686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014174228628003168], 0, 3.0417592525482178, 1579859695.3085573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.296003185703186e-05], 0, 2.8720550537109375, 1579859698.104399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010963521001968935], 0, 1.3682503700256348, 1579859699.3638766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001801697956063866], 0, 3.9665441513061523, 1579859702.2017286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.278533663857214e-05], 0, 1.3457820415496826, 1579859703.4586258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3000614643096924, 1579859603.6986322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016547245154366845], 0, 2.002743721008301, 1579859704.7607477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.0031991542971187e-05], 0, 2.842791795730591, 1579859707.6130066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.250491731920167e-05], 0, 2.910519599914551, 1579859710.4770908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016218228834059023], 0, 1.6361069679260254, 1579859711.7438312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.0283497781242503e-05], 0, 2.6913766860961914, 1579859714.4536347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.4451315079824636e-05], 0, 2.885518789291382, 1579859717.3166327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.062554375569735e-05], 0, 3.0046546459198, 1579859721.959423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00039767833646245056], 0, 3.249756097793579, 1579859724.8302102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0224963392727797e-05], 0, 2.494713306427002, 1579859727.3431222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9796066970326465e-05], 0, 2.860652208328247, 1579859730.13129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015219822109564164], 0, 1.509671926498413, 1579859731.400769], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.093597368003302e-05], 0, 2.876028060913086, 1579859734.2530348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001327848193762442], 0, 1.4321746826171875, 1579859735.510232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.888402465658036e-05], 0, 2.7235336303710938, 1579859738.2585342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.28186933954055e-05], 0, 2.7040531635284424, 1579859740.9570782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.487293144905181e-05], 0, 2.7675158977508545, 1579859743.70125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.042529897710162e-05], 0, 2.7691426277160645, 1579859746.4760396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.834699406911395e-05], 0, 2.8803930282592773, 1579859749.329567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017421049869678542], 0, 1.8835372924804688, 1579859750.5937176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.150529913888889e-05], 0, 2.649433135986328, 1579859753.269621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.196991718631774e-05], 0, 2.9018237590789795, 1579859756.1289763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.773858739689471e-05], 0, 2.85868239402771, 1579859758.9310725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1957603798828325e-05], 0, 2.831878185272217, 1579859761.7351131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.544600754625121e-05], 0, 2.805178165435791, 1579859764.5727332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.967378232160692e-05], 0, 3.1539041996002197, 1579859767.44894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.196009475303094e-05], 0, 2.93294095993042, 1579859770.2947876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.273835524956971e-05], 0, 2.6920456886291504, 1579859773.008871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.696252767343742e-05], 0, 2.757765293121338, 1579859775.7149136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1030320350774808e-05], 0, 2.4740614891052246, 1579859778.1874187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019723427105327769], 0, 3.2554666996002197, 1579859781.0469947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.512616755145758e-05], 0, 2.668546199798584, 1579859783.7436187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.4299046394199644e-05], 0, 2.826303720474243, 1579859786.5759468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017052068387866394], 0, 1.5378127098083496, 1579859787.83527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.466323430953307e-05], 0, 2.9063236713409424, 1579859790.6882877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00034211982635494156], 0, 4.008960247039795, 1579859793.5589044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.486008323260231e-05], 0, 2.8689982891082764, 1579859796.4294977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001914651103685316], 0, 1.4762232303619385, 1579859797.688615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.699870901542671e-05], 0, 2.8514318466186523, 1579859800.4818673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.071793626249293e-05], 0, 2.874946117401123, 1579859803.3416202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001577641286209068], 0, 1.3603644371032715, 1579859804.6002529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012041680089988751], 0, 2.950582981109619, 1579859807.4550662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019138186725325173], 0, 1.5875520706176758, 1579859808.715372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.648733865909007e-05], 0, 2.7956418991088867, 1579859811.4490705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.24365217536219e-05], 0, 2.704754114151001, 1579859814.0707436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011198537136139722], 0, 1.39882493019104, 1579859815.3250709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012752910010175529], 0, 1.5216107368469238, 1579859816.583533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.6227591981979825e-05], 0, 2.7512993812561035, 1579859819.286084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010794252442575219], 0, 1.4319231510162354, 1579859820.5424967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.250551698942312e-05], 0, 2.912989377975464, 1579859823.4144409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.6078968317016755e-05], 0, 2.7527377605438232, 1579859826.1684055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.413783044233416e-05], 0, 2.7619173526763916, 1579859828.8738878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001540335991121996], 0, 1.9182322025299072, 1579859830.1364632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.122915353827172e-05], 0, 2.5531609058380127, 1579859832.6743665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012069406031363089], 0, 1.4787342548370361, 1579859833.9300902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.427599630647268e-05], 0, 2.759448766708374, 1579859838.2941773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1591810539393316e-05], 0, 2.8422799110412598, 1579859841.1494894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001509408729469511], 0, 3.3783953189849854, 1579859843.9978235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013389054149343089], 0, 2.9738588333129883, 1579859846.8588161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001230939742769231], 0, 1.3197433948516846, 1579859848.1136968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0369964933281004e-05], 0, 2.772312641143799, 1579859850.8742895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.957379867168914e-05], 0, 1.222628116607666, 1579859852.1279387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.18911912220961e-05], 0, 2.591947078704834, 1579859854.7175314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017953208761799], 0, 4.047940015792847, 1579859857.5961761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8233850711922914e-05], 0, 1.2310152053833008, 1579859858.8588133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.505200215365888e-05], 0, 2.707890272140503, 1579859861.5345953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0134459730228916e-05], 0, 2.5992443561553955, 1579859864.120372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.347324582627631e-05], 0, 2.9284627437591553, 1579859866.9928436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010836499409910815], 0, 3.0222713947296143, 1579859869.8645942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.23524689674377441, 1579859835.5501287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.509717351015896e-05], 0, 1.4809648990631104, 1579859871.1618898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8859949504681776e-05], 0, 2.5485150814056396, 1579859873.6653948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.356003297857637e-05], 0, 2.778690814971924, 1579859876.4705448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.65314089894804e-05], 0, 2.857893705368042, 1579859879.3203597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.445952808657447e-05], 0, 2.6871347427368164, 1579859882.0157917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.5714984795766205e-05], 0, 2.7744295597076416, 1579859884.8028905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020270503372225382], 0, 2.8222882747650146, 1579859887.3684726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.9662848128901324e-05], 0, 2.895850896835327, 1579859890.2383833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9113119988603524e-05], 0, 2.5876991748809814, 1579859892.7741578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.760450627218935e-05], 0, 2.8330540657043457, 1579859895.6323667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010975768654919559], 0, 1.4289655685424805, 1579859896.891879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012311391236759887], 0, 3.2238411903381348, 1579859899.7641797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.391761770993672e-05], 0, 2.8355600833892822, 1579859902.5864964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.434855720250522e-05], 0, 3.134091377258301, 1579859905.4585457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.474622989859339e-05], 0, 2.833883047103882, 1579859908.2881217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.722139224958949e-05], 0, 2.4054720401763916, 1579859910.6686466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011768871413440038], 0, 1.382798671722412, 1579859911.9256241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.791060406226548e-05], 0, 2.780846357345581, 1579859914.7131238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.217032711602499e-05], 0, 2.7465574741363525, 1579859917.3595147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011917798764053309], 0, 2.9656569957733154, 1579859920.2023685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015573483143968873], 0, 1.4299490451812744, 1579859921.4587262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00042175412352445194], 0, 1.7396752834320068, 1579859922.7223184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011949875076715816], 0, 3.085810661315918, 1579859925.5653915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.1338848725731803e-05], 0, 2.5857186317443848, 1579859928.1229897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010113447402991108], 0, 1.3931081295013428, 1579859929.386919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.301413542719919e-05], 0, 2.8203635215759277, 1579859932.1856575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012413272417251755], 0, 3.2356956005096436, 1579859935.0461833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016721956165514394], 0, 3.6179118156433105, 1579859937.921896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.895951565007004e-05], 0, 2.7246956825256348, 1579859940.651611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8525022258427775e-05], 0, 2.90331768989563, 1579859943.5099177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1742982070938748e-05], 0, 2.500237226486206, 1579859946.0263374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.6602863529832723e-05], 0, 2.741469383239746, 1579859948.6869836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.657704587155964e-05], 0, 1.5063354969024658, 1579859949.946827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.958055114020912e-05], 0, 2.5383048057556152, 1579859954.237539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7771423052415454e-05], 0, 2.822260856628418, 1579859957.0870461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.433103602354599e-05], 0, 2.796478271484375, 1579859959.7891529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.0328275423666962e-05], 0, 2.6200597286224365, 1579859962.2992892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010460344355091384], 0, 1.4246234893798828, 1579859963.5582209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.027354293558067e-05], 0, 2.838649272918701, 1579859966.3605204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.367466438268443e-05], 0, 1.6638286113739014, 1579859967.9796937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016543943436365914], 0, 2.298306465148926, 1579859969.5645843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.884108132780083e-05], 0, 2.971648931503296, 1579859972.434297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014973280965297915], 0, 3.124696731567383, 1579859975.2849338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.388688486045051e-05], 0, 2.737842082977295, 1579859977.9890018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001244662203128612], 0, 3.2506706714630127, 1579859980.8592696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.387539262912017e-05], 0, 2.907763719558716, 1579859983.7326512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011513073823731925], 0, 1.4439213275909424, 1579859984.9921947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.576662506205648e-05], 0, 2.7719340324401855, 1579859987.7848694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.9651378271558834e-05], 0, 2.880873680114746, 1579859990.6225815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.668738271061592e-05], 0, 2.8142828941345215, 1579859993.4441588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.042019609110416e-05], 0, 2.7519593238830566, 1579859996.230227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.729418567605912e-05], 0, 2.7311954498291016, 1579859998.9524245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7686067132666077e-05], 0, 2.809915542602539, 1579860001.7019732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017052895572207082], 0, 1.3892762660980225, 1579860002.9589436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6952227722082015e-05], 0, 2.301398992538452, 1579860005.1787345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.999858808436072e-05], 0, 2.881152868270874, 1579860008.0222805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00042291373622047247], 0, 3.6058382987976074, 1579860010.8936076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.269496412390199e-05], 0, 1.3928992748260498, 1579860012.1513577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.857617654658385e-05], 0, 2.8374128341674805, 1579860014.9205344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.121635656734112e-05], 0, 2.7841408252716064, 1579860017.6899385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0004003073135221381], 0, 1.699723482131958, 1579860018.9578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016030187865982492], 0, 3.281726121902466, 1579860021.7974708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.75653555264021e-05], 0, 2.8903746604919434, 1579860024.6337903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.252534231011992e-05], 0, 2.9516634941101074, 1579860027.5047014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012024927405685142], 0, 2.9821412563323975, 1579860030.355084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.0915884368653493e-05], 0, 2.831700563430786, 1579860033.1691072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.199055272234937e-05], 0, 2.8660218715667725, 1579860036.034603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4559123561737935e-05], 0, 2.544954538345337, 1579860038.6062014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016697345442317642], 0, 3.5699102878570557, 1579860041.4788134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001259290257788162], 0, 3.177177906036377, 1579860044.3538644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1276446821548466e-05], 0, 2.806216239929199, 1579860047.1152825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0353110197240197e-05], 0, 2.93493914604187, 1579860049.8913805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2435220903753505e-05], 0, 2.5925683975219727, 1579860052.489607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7699458750824985e-05], 0, 2.8165011405944824, 1579860055.314511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4542765382329794e-05], 0, 2.7246649265289307, 1579860058.0402226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001133960402257271], 0, 2.9553332328796387, 1579860060.8391573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.644710184133295e-05], 0, 2.857707977294922, 1579860063.588243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019720698022841703], 0, 3.2620487213134766, 1579860066.4460082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.0344660287441373e-05], 0, 2.861956834793091, 1579860069.3029263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016657951515526413], 0, 2.3440160751342773, 1579860070.904406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012502480522565322], 0, 1.5144798755645752, 1579860072.1616838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.688445492222401e-05], 0, 3.03558087348938, 1579860076.942407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.888240281745159e-05], 0, 2.835946798324585, 1579860079.7776296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.885660434455048e-05], 0, 2.7802624702453613, 1579860082.5295208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.6979285893664345e-05], 0, 2.7982289791107178, 1579860085.3549821], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.0826948562470423e-05], 0, 2.5457425117492676, 1579860087.8867233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012263451452905813], 0, 2.7772579193115234, 1579860090.5359797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.898715460701514e-05], 0, 2.7833807468414307, 1579860093.2593834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8645817616071186e-05], 0, 2.5083913803100586, 1579860095.7272654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010749302952716632], 0, 3.255005359649658, 1579860098.601469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.428493056803883e-05], 0, 2.70957612991333, 1579860101.325309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0977544575054612e-05], 0, 2.5296804904937744, 1579860103.8634455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001421420540413534], 0, 1.8586604595184326, 1579860105.3313367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.537024243069228e-05], 0, 2.898749589920044, 1579860108.1845243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.221586210287113e-05], 0, 2.6744937896728516, 1579860110.825409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.774492347656672e-05], 0, 2.8407654762268066, 1579860113.67114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8258521668874172e-05], 0, 2.625272035598755, 1579860116.160448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.2722184061035784e-05], 0, 2.8378827571868896, 1579860118.975539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.233947481903588e-05], 0, 2.9210433959960938, 1579860121.827918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012754988367061218], 0, 1.6581661701202393, 1579860123.0880227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.410176291485105e-05], 0, 2.887021780014038, 1579860125.9483578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.162801793079743e-05], 0, 2.9230592250823975, 1579860128.79267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.423850042094629e-05], 0, 1.5211350917816162, 1579860130.0492427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9627176850571107e-05], 0, 2.4728732109069824, 1579860132.5317802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5247474445292796e-05], 0, 2.707509756088257, 1579860135.2539973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011257858462682405], 0, 1.7448854446411133, 1579860136.7208138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.9878293288428474e-05], 0, 2.548316478729248, 1579860139.2486014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6593155713192855e-05], 0, 2.8066821098327637, 1579860142.0606928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001392895022277917], 0, 1.5253400802612305, 1579860143.3185434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.000123782273600861], 0, 2.9562904834747314, 1579860146.1790726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00041713949532467534], 0, 3.5908501148223877, 1579860149.0452902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.69730273156314e-05], 0, 2.964358329772949, 1579860151.9186056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001093684391208457], 0, 2.763766050338745, 1579860154.5079646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.153276279335072e-05], 0, 1.806788444519043, 1579860155.770826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015892037105721984], 0, 2.0236291885375977, 1579860157.0328426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011784743315820199], 0, 2.995325803756714, 1579860159.9026296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.447617512643134e-05], 0, 2.5960378646850586, 1579860162.499657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.371737739714155e-05], 0, 2.76407527923584, 1579860165.1906555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.82256754756871e-05], 0, 1.4633188247680664, 1579860166.4460437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00018038607431376924], 0, 3.9280104637145996, 1579860169.324163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.15948777116964e-05], 0, 3.121213436126709, 1579860172.2031405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.943774048593033e-05], 0, 3.0332324504852295, 1579860175.0564134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012625755110270954], 0, 1.6317882537841797, 1579860176.3155959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.940461784207354e-05], 0, 3.008223056793213, 1579860179.1842265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.704002405102198e-05], 0, 1.4349169731140137, 1579860180.4472558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.7862915253174475e-05], 0, 2.7720110416412354, 1579860183.170309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.940410657885072e-05], 0, 2.8721935749053955, 1579860186.0293698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016843474903214948], 0, 1.502145767211914, 1579860187.2868116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3890688753581663e-05], 0, 2.7237672805786133, 1579860189.9888246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.1720984349749085e-05], 0, 2.6600890159606934, 1579860194.2568693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016929228888136743], 0, 1.4976041316986084, 1579860195.5149162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0004062051347320526], 0, 3.3044936656951904, 1579860198.377604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.716234018529242e-05], 0, 2.879838228225708, 1579860201.220985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003408889688898359], 0, 4.013142824172974, 1579860204.0740461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.627539981042654e-05], 0, 2.8051161766052246, 1579860206.803933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2825510618932037e-05], 0, 2.5504841804504395, 1579860209.3737264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015942973440860215], 0, 2.7833385467529297, 1579860212.032622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.888320676523298e-05], 0, 1.5677690505981445, 1579860213.5976543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.25856876373291016, 1579860191.5353868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8071786166420843e-05], 0, 2.7642314434051514, 1579860216.4271164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012968553071539659], 0, 1.3587522506713867, 1579860217.6820467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002154158772609819], 0, 1.5984604358673096, 1579860218.9392307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.736481101288139e-05], 0, 2.4785804748535156, 1579860221.3774383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012176945148346303], 0, 1.4250037670135498, 1579860222.6401987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.509400101910828e-05], 0, 1.5012543201446533, 1579860223.898448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011096026919365955], 0, 3.134321451187134, 1579860226.7584102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.069582492872037e-05], 0, 2.6797237396240234, 1579860229.3462782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.483121768488005e-05], 0, 2.760251045227051, 1579860232.0476794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.761789795526543e-05], 0, 2.8196537494659424, 1579860234.841737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.564479323044546e-05], 0, 2.8717567920684814, 1579860237.665847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014554754103608846], 0, 1.5367164611816406, 1579860238.9271572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8234028584792196e-05], 0, 2.479456901550293, 1579860241.3929443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1310092390039562e-05], 0, 2.6153042316436768, 1579860244.0186107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.740930375153172e-05], 0, 2.839151382446289, 1579860246.841679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.14363230432253e-05], 0, 2.6634881496429443, 1579860249.5274746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013567401761040368], 0, 1.3956215381622314, 1579860250.7874866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010018737617098051], 0, 2.739686965942383, 1579860253.390818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016321976372820596], 0, 1.4646508693695068, 1579860254.6474588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.765147156657115e-05], 0, 2.8981361389160156, 1579860257.51428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.620926163181176e-05], 0, 2.8073716163635254, 1579860260.297942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.061838350358046e-05], 0, 2.743603229522705, 1579860263.052822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.313776310648646e-05], 0, 2.7925162315368652, 1579860265.8719158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.789048160717533e-05], 0, 2.848762035369873, 1579860268.6848829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010971003540502027], 0, 1.402653694152832, 1579860269.9425597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012464945644599304], 0, 1.4815640449523926, 1579860271.2033696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011229466863207547], 0, 3.2167484760284424, 1579860274.0807707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.4308848000893453e-05], 0, 2.9061057567596436, 1579860276.9030983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012582805737292401], 0, 1.5158421993255615, 1579860278.162464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012072904731442365], 0, 1.9731621742248535, 1579860279.4271915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016359345390933982], 0, 3.574218988418579, 1579860282.3023553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.250891895459346e-05], 0, 2.8884177207946777, 1579860285.162912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.2093660251979392e-05], 0, 2.5280261039733887, 1579860287.6969469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.8462223021582734e-05], 0, 2.8482279777526855, 1579860290.4363823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.134604305427783e-05], 0, 1.4256672859191895, 1579860291.6983297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7761441945070026e-05], 0, 2.4416847229003906, 1579860294.1098645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5846450524355366e-05], 0, 2.8829803466796875, 1579860296.9798791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.557296178100515e-05], 0, 1.3115594387054443, 1579860298.2373362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.3755472859774166e-05], 0, 2.6467812061309814, 1579860302.545057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010747736201525405], 0, 1.393606185913086, 1579860303.8053885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.481269391238385e-05], 0, 2.8215479850769043, 1579860306.5057926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2106324116743472e-05], 0, 2.580394983291626, 1579860309.0895638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2672838562501354e-05], 0, 2.7218096256256104, 1579860311.7911723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.4114534979356174e-05], 0, 2.5983619689941406, 1579860314.4217393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.102957105397149e-05], 0, 2.8672516345977783, 1579860317.2837305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.6754198296487704e-05], 0, 2.7293906211853027, 1579860320.0254872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010328503519455053], 0, 1.3133747577667236, 1579860321.2820618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001984085780940594], 0, 3.1539618968963623, 1579860324.1326387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00039047400314541495], 0, 3.5049757957458496, 1579860327.0093267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016432229679319373], 0, 1.9877724647521973, 1579860328.2712538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016210453882087628], 0, 1.7944586277008057, 1579860329.5414476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4396907346052785e-05], 0, 2.7047481536865234, 1579860332.2321959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.893254020811234e-05], 0, 2.7679662704467773, 1579860334.980712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.460767030087897e-05], 0, 1.4385151863098145, 1579860336.238643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011515608059422995], 0, 3.0226542949676514, 1579860339.0988264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.384633654295181e-05], 0, 2.761406660079956, 1579860341.8154728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.135247733018246e-05], 0, 2.6627144813537598, 1579860344.502832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.985147433293979e-05], 0, 1.3344769477844238, 1579860345.8123138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.4771421639597576e-05], 0, 2.7263615131378174, 1579860348.4541829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010229366431492842], 0, 1.3826203346252441, 1579860349.7105973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014193325800963992], 0, 1.4800903797149658, 1579860350.9718282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012601799811154475], 0, 1.3359651565551758, 1579860352.2306206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.5401629672250866e-05], 0, 2.962895154953003, 1579860355.0740347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017645730412200244], 0, 3.11574649810791, 1579860357.9146411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.642796548210419e-05], 0, 2.604647397994995, 1579860360.5151622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8357296113463806e-05], 0, 2.7069458961486816, 1579860363.2499874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.712830360268378e-05], 0, 1.2908060550689697, 1579860364.5222712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010657830676216883], 0, 2.703094005584717, 1579860367.0570865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.945247745788908e-05], 0, 2.7108519077301025, 1579860369.7520814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.135719865349692e-05], 0, 3.0914955139160156, 1579860372.616715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014574137194412108], 0, 1.7077734470367432, 1579860373.8798451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.658916426382109e-05], 0, 2.9231486320495605, 1579860376.74353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.052234032421479e-05], 0, 2.8309028148651123, 1579860379.5898614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.384643240877159e-05], 0, 2.852940797805786, 1579860382.41604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2951232585916715e-05], 0, 2.877610921859741, 1579860385.2326593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001598960953821656], 0, 2.072998285293579, 1579860386.4948177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.415233090276994e-05], 0, 2.7099926471710205, 1579860389.1959867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.449324985835695e-05], 0, 1.460503339767456, 1579860390.4582417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.617610848611389e-05], 0, 2.904226303100586, 1579860393.325112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.154813230691571e-05], 0, 2.976381540298462, 1579860396.1956506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.600100096117438e-05], 0, 2.800654649734497, 1579860399.0071197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.917768458186347e-05], 0, 1.3464229106903076, 1579860400.265667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.841795564345673e-05], 0, 2.849935531616211, 1579860403.1155062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.9992223138765597e-05], 0, 2.5905840396881104, 1579860405.6880105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1868827186136286e-05], 0, 2.734100341796875, 1579860408.4005547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.1457184445992286e-05], 0, 2.755568027496338, 1579860411.1608372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010440041783556875], 0, 1.3241500854492188, 1579860414.8573506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011571866503363557], 0, 2.7785556316375732, 1579860417.6730163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012175877885867484], 0, 2.830378770828247, 1579860420.5016317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00017094428725038404], 0, 1.5619559288024902, 1579860421.7639668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00013112740424139283], 0, 1.3760411739349365, 1579860423.026711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.41679933232946e-05], 0, 2.820906639099121, 1579860425.8049142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002984300953232052], 0, 1.4829761981964111, 1579860427.0684867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.727973603867192e-05], 0, 2.819666862487793, 1579860429.8956404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.67727277644727e-05], 0, 2.870793581008911, 1579860432.7736082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0005865558865454546], 0, 3.7001237869262695, 1579860435.6504464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.475477513758499e-05], 0, 1.286708116531372, 1579860436.9095109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.232312969099865e-05], 0, 2.843602418899536, 1579860439.7782693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.376086369174104e-05], 0, 2.7373757362365723, 1579860442.536097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013475896208291202], 0, 2.8992230892181396, 1579860445.3818238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.990610387984981e-05], 0, 2.8318190574645996, 1579860448.2183328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.76581378957598e-05], 0, 2.8588387966156006, 1579860450.929225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.35640529407127e-05], 0, 2.8700363636016846, 1579860453.7934768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.468478479031062e-05], 0, 2.8120853900909424, 1579860456.596849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.481275563439906e-05], 0, 2.8938913345336914, 1579860459.457787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00012673349892336925], 0, 1.2863736152648926, 1579860460.7229474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00018551769150908416], 0, 1.4197285175323486, 1579860461.9874525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020702511139762764], 0, 3.2960093021392822, 1579860464.8495624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00018124377882564274], 0, 3.0009067058563232, 1579860467.7263908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.522013428120063e-05], 0, 2.8835902214050293, 1579860470.6037712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.514411850123168e-05], 0, 1.2672796249389648, 1579860471.8703866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00020864390340108674], 0, 1.410433292388916, 1579860473.1674004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00017177238634414138], 0, 1.6013660430908203, 1579860474.4315634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00010056989665729459], 0, 3.0228898525238037, 1579860477.2976077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[9.500331385942835e-05], 0, 2.9368975162506104, 1579860480.1238902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0008534611258629846], 0, 3.9007270336151123, 1579860482.9961393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.733099053892216e-05], 0, 2.875519275665283, 1579860485.875997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.251218220624579e-05], 0, 2.924400806427002, 1579860488.749408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010243221858412739], 0, 2.8227555751800537, 1579860491.595711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.869396007889886e-05], 0, 2.897538185119629, 1579860494.4492424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002727029921808601], 0, 2.9495527744293213, 1579860497.3080506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014005432974309174], 0, 2.882601261138916, 1579860500.1286125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014056444447533008], 0, 1.3709697723388672, 1579860501.396368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.692814912538279e-05], 0, 2.8833093643188477, 1579860504.2355506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00014829686103703704], 0, 1.3465793132781982, 1579860505.4992933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.384595665476797e-05], 0, 1.2791547775268555, 1579860506.76282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015526037986158495], 0, 3.1547765731811523, 1579860509.604952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020681408749040675], 0, 3.1681392192840576, 1579860512.4838858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[7.243015329047172e-05], 0, 1.3213920593261719, 1579860513.7470775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[8.788655575065847e-05], 0, 1.3313617706298828, 1579860515.0067508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002049872875383044], 0, 3.037402629852295, 1579860517.869167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.48307156562805176, 1579860413.7045386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[8.6273433666115e-05], 0, 2.8691320419311523, 1579860520.7887282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0001593873491557821], 0, 1.383005142211914, 1579860522.0504029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00017023242943356274], 0, 3.482184648513794, 1579860527.0136845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0002675255951907131], 0, 3.0512521266937256, 1579860529.8863156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.746836851327672e-05], 0, 1.2404987812042236, 1579860531.1413949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013279803495177644], 0, 2.8342106342315674, 1579860534.0043266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.530548063885739e-05], 0, 2.6236777305603027, 1579860536.635039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001759670588235294], 0, 3.0101230144500732, 1579860539.4894633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0006342961992125985], 0, 3.6083552837371826, 1579860542.3632886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.538193372958111e-05], 0, 2.8933818340301514, 1579860545.2409432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00014789134475731754], 0, 2.9035279750823975, 1579860548.0864089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.070322156068905e-05], 0, 2.72670316696167, 1579860550.828731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.727428895752894e-05], 0, 1.2637262344360352, 1579860552.0902207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.207470297670404e-05], 0, 1.2976951599121094, 1579860553.3509376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.926551953558809e-05], 0, 2.8202991485595703, 1579860556.1544702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00015917469745627981], 0, 1.413339614868164, 1579860557.419467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.705833142857144e-05], 0, 1.2874748706817627, 1579860558.6829665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010336623451901856], 0, 2.9014663696289062, 1579860561.5168967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.199329031088552e-05], 0, 2.807286024093628, 1579860564.3427439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[4.0442137205496534e-05], 0, 2.808966636657715, 1579860567.120959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.525080234623294e-05], 0, 2.6989662647247314, 1579860569.8225982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00019366030375096675], 0, 1.3660686016082764, 1579860571.0878894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.525347035239502e-05], 0, 2.8917524814605713, 1579860573.9653368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.517073611564849e-05], 0, 2.8612608909606934, 1579860576.811275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00013635502068383283], 0, 3.247304677963257, 1579860579.6885877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003270717822646104], 0, 3.0666027069091797, 1579860582.5609055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00020532521482986287], 0, 2.9078245162963867, 1579860585.438953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00026625850816158287], 0, 3.180910348892212, 1579860588.3163996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.386016633052557e-05], 0, 2.9466638565063477, 1579860591.1895206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.31766098001989e-05], 0, 2.8705177307128906, 1579860594.068258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010006292609216037], 0, 1.2845726013183594, 1579860595.328131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020107382132101987], 0, 1.5360746383666992, 1579860596.591655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010385710437356133], 0, 2.800048828125, 1579860599.4035258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.938501997568178e-05], 0, 2.8328590393066406, 1579860602.24637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00016562682267892183], 0, 3.0583577156066895, 1579860605.1003175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[8.005001304208673e-05], 0, 1.3182947635650635, 1579860606.3624542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025362169297280304], 0, 3.684588670730591, 1579860609.239621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002039462393129771], 0, 3.286001682281494, 1579860612.097535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.320548663059048e-05], 0, 2.8866519927978516, 1579860614.922054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.84349219203605e-05], 0, 2.8556625843048096, 1579860617.734717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.733830276725336e-05], 0, 2.8660664558410645, 1579860620.5983753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00026833532989862055], 0, 3.0297369956970215, 1579860623.472429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0007617638156899811], 0, 4.092971086502075, 1579860626.350447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.452477498182406e-05], 0, 2.8301703929901123, 1579860629.1975665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016999109339446423], 0, 1.3811168670654297, 1579860630.4636328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.63764371830289e-05], 0, 2.8721508979797363, 1579860633.3302276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00028476269869243885], 0, 1.500699758529663, 1579860634.5929506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00027617339790239723], 0, 2.9952480792999268, 1579860637.143285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.400399584531798e-05], 0, 1.2731249332427979, 1579860638.406996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.000250877707108415], 0, 3.29645037651062, 1579860641.2775047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.728778358455275e-05], 0, 2.8473987579345703, 1579860646.1141067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.179810800502557e-05], 0, 2.8972456455230713, 1579860648.963674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.370218460804579e-05], 0, 2.8421008586883545, 1579860651.8138494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.7589765522203945e-05], 0, 2.6159896850585938, 1579860654.4338422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.340618861726991e-05], 0, 1.2372417449951172, 1579860655.691181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020552992883511077], 0, 1.5685153007507324, 1579860656.9529333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010966943600466169], 0, 2.8223965167999268, 1579860659.7964504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.874903654230655e-05], 0, 2.9199206829071045, 1579860662.6717405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.81665368274151e-05], 0, 2.649158239364624, 1579860665.319529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.651603886955427e-05], 0, 2.817552328109741, 1579860668.1388493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005109992933060807], 0, 1.8103928565979004, 1579860669.4030936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001320692668936616], 0, 1.2256872653961182, 1579860670.669991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00010960970292064782], 0, 2.9261820316314697, 1579860673.5461879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.427990942404205e-05], 0, 2.9169392585754395, 1579860676.4153981], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.439396732426582e-05], 0, 2.840024471282959, 1579860679.227631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0004006110954037267], 0, 3.6195871829986572, 1579860682.103462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002385399104993983], 0, 3.1339709758758545, 1579860684.934005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[9.922905050104177e-05], 0, 1.3012118339538574, 1579860686.1984694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0001777455942322857], 0, 2.9772071838378906, 1579860689.0300694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002546210685627222], 0, 1.9223008155822754, 1579860690.293777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0001636158004249755], 0, 1.39314603805542, 1579860691.5584462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.880138984390437e-05], 0, 1.296724557876587, 1579860692.815946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010181998857972112], 0, 2.8520567417144775, 1579860695.6840048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021218639098339047], 0, 3.308283567428589, 1579860698.5522783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[8.146457316326531e-05], 0, 2.806842088699341, 1579860701.3921728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.448603352343169e-05], 0, 2.0234110355377197, 1579860703.4259648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.000360833854054054], 0, 1.6301441192626953, 1579860704.689243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.346095307043359e-05], 0, 2.9027011394500732, 1579860707.5668452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.693081380696322e-05], 0, 2.862940549850464, 1579860710.4204054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00039733378900665513], 0, 3.5729565620422363, 1579860713.2933197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.246667157242447e-05], 0, 2.8508617877960205, 1579860716.143378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00018978992676003028], 0, 1.410146951675415, 1579860717.4100587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0006338838192865543], 0, 3.5981738567352295, 1579860720.2918737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00023775277790903722], 0, 3.225095748901367, 1579860723.1613178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0007611954290429043], 0, 4.116406202316284, 1579860726.0421598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010268173121184829], 0, 1.2489361763000488, 1579860727.326947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002724687478451918], 0, 3.2689008712768555, 1579860730.200838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00018759767975757576], 0, 2.967845916748047, 1579860732.9725418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.321012020111084, 1579860643.4077723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011074441613913043], 0, 2.8121469020843506, 1579860735.8497388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017945395001791472], 0, 1.4573302268981934, 1579860737.1119237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002617734575885603], 0, 3.584158420562744, 1579860739.983163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.797821494206952e-05], 0, 2.7689709663391113, 1579860742.7746847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.931375060075523e-05], 0, 2.895540237426758, 1579860745.642871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00015187593287762272], 0, 2.9289052486419678, 1579860748.4954455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.231544806882337e-05], 0, 2.8938446044921875, 1579860751.3692408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.265338672614221e-05], 0, 2.843773126602173, 1579860754.234088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[9.045157344300823e-05], 0, 1.4058246612548828, 1579860755.4973514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010020661937244202], 0, 2.9170336723327637, 1579860760.1527658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.418040932886609e-05], 0, 2.8307383060455322, 1579860763.0022933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.40995704142509e-05], 0, 2.1651852130889893, 1579860765.1738315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025392140047206924], 0, 3.7451696395874023, 1579860768.0470426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015564640743944637], 0, 1.483058214187622, 1579860769.389705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.819566841239876e-05], 0, 2.8556947708129883, 1579860772.2539723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010683168717330117], 0, 2.8320040702819824, 1579860775.0872471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017817377395359165], 0, 2.924546003341675, 1579860777.943524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.085325267739534e-05], 0, 2.8167788982391357, 1579860780.7663043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00013798177551903115], 0, 2.8721535205841064, 1579860783.6078048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016117226842613452], 0, 1.4247050285339355, 1579860784.8723109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00016999035075813805], 0, 2.9998552799224854, 1579860787.728953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002227824747992246], 0, 3.149472236633301, 1579860790.5950787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00021032356528558359], 0, 3.2088699340820312, 1579860793.463682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.446724155874874e-05], 0, 2.881216049194336, 1579860796.3083339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.569319783583899e-05], 0, 2.7804861068725586, 1579860799.0089746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.000265860799734528], 0, 3.036705493927002, 1579860801.8651478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0001487008175074184], 0, 1.3773365020751953, 1579860803.1281226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.018969542619542e-05], 0, 1.2838530540466309, 1579860804.3922474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00011868573808959467], 0, 1.306464672088623, 1579860805.6544306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015258440676932462], 0, 1.3942852020263672, 1579860806.9157505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00043282137971635], 0, 4.106775522232056, 1579860809.7999372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002070364756198347], 0, 1.4130477905273438, 1579860811.0644486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.58025116883117e-05], 0, 2.8706626892089844, 1579860813.907389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[5.708863559576169e-05], 0, 2.372647285461426, 1579860816.290471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000113917474784189], 0, 1.2944715023040771, 1579860817.5483725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00011550082920078422], 0, 1.4105563163757324, 1579860818.8118687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.638595722923042e-05], 0, 2.6023738384246826, 1579860821.4340725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0005778540946575834], 0, 3.4845693111419678, 1579860824.3078744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.693865179060344e-05], 0, 2.831911325454712, 1579860827.138309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00014432397752808988], 0, 1.411327838897705, 1579860828.4044325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00016359318965168082], 0, 2.984467029571533, 1579860831.281407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00010637645473319565], 0, 2.9297568798065186, 1579860834.1238031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00014285087608850822], 0, 1.322758674621582, 1579860835.387127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.241066802873821e-05], 0, 2.9220361709594727, 1579860838.2585351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.396708947835083e-05], 0, 1.2446205615997314, 1579860839.5216389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.687200816852967e-05], 0, 2.9371047019958496, 1579860842.3964021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.656289809440897e-05], 0, 2.9365768432617188, 1579860845.2176726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.445407525673941e-05], 0, 2.858100652694702, 1579860848.077091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.733777406759123e-05], 0, 1.2300758361816406, 1579860849.332732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00042351703593913957], 0, 3.4631481170654297, 1579860852.210201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001140267708788498], 0, 2.856368064880371, 1579860855.0822825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018292905318954486], 0, 1.6087195873260498, 1579860856.3425908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.009875864811134e-05], 0, 2.8865609169006348, 1579860859.1682754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00017275796893874028], 0, 1.4287619590759277, 1579860860.4316282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.845941013542496e-05], 0, 2.896982192993164, 1579860863.2938344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.583494108976797e-05], 0, 2.8148813247680664, 1579860866.1288314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[6.227445147496281e-05], 0, 1.313272476196289, 1579860867.394432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.760569156041287e-05], 0, 1.262113332748413, 1579860870.43921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0004065613109817814], 0, 3.566993236541748, 1579860873.3043826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[6.806091819333051e-05], 0, 2.9344844818115234, 1579860876.1748176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.424593048295581e-05], 0, 2.788679599761963, 1579860878.9182448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00011655820423847229], 0, 1.3251926898956299, 1579860880.1791806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.84093213550348e-05], 0, 2.823108196258545, 1579860883.021087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010439414501725189], 0, 1.2718567848205566, 1579860884.3053157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.7801259291521486e-05], 0, 2.8156561851501465, 1579860887.1377902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00020152122575452718], 0, 1.3540425300598145, 1579860888.3998563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.104637717065189e-05], 0, 2.791757345199585, 1579860891.1902475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.4857189942528735e-05], 0, 2.606937885284424, 1579860893.7999341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020234258324903904], 0, 1.6021347045898438, 1579860895.063114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.657126352986737e-05], 0, 2.858039617538452, 1579860897.8806274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0007592944223163842], 0, 4.1247899532318115, 1579860900.7601807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00010802785802337938], 0, 1.4337286949157715, 1579860902.0383427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.950184789884716e-05], 0, 2.903451442718506, 1579860904.8922873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002036842500632751], 0, 3.2830443382263184, 1579860907.7595696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015915197266804385], 0, 1.6733448505401611, 1579860909.024107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.599942639627223e-05], 0, 1.2528104782104492, 1579860910.2904978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.549974568106313e-05], 0, 2.7890548706054688, 1579860913.1011546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.342940508716251e-05], 0, 2.7965526580810547, 1579860915.9389274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[5.4143294717236706e-05], 0, 2.886953353881836, 1579860918.7901561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020212192597821702], 0, 1.6317203044891357, 1579860920.0529423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.914896229318968e-05], 0, 2.8913469314575195, 1579860922.9208155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010355023727786752], 0, 2.7245590686798096, 1579860925.6703708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025706530181760206], 0, 3.221012830734253, 1579860928.5410547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00019211678752399232], 0, 1.320296049118042, 1579860929.8029678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00012345267134935306], 0, 1.4110450744628906, 1579860931.063133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001792687295845272], 0, 1.397092342376709, 1579860932.3279886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.798457045540557e-05], 0, 2.8763086795806885, 1579860935.2005603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0003338794771174156], 0, 3.9417715072631836, 1579860938.074228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00020599485504844465], 0, 3.011101484298706, 1579860940.9486542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[4.050197116599958e-05], 0, 2.7370128631591797, 1579860943.693279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001057599488797728], 0, 1.2770564556121826, 1579860944.954411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.492796025474702e-05], 0, 2.921233654022217, 1579860947.8166492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.6382046155781e-05], 0, 2.8254942893981934, 1579860950.6346922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.39451628277383e-05], 0, 2.875692367553711, 1579860953.4275804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.761681626179794e-05], 0, 1.3626725673675537, 1579860954.691696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.545742686579246e-05], 0, 2.9079723358154297, 1579860957.5690696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00015308478289599695], 0, 2.947716474533081, 1579860960.4172418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00014843994376913797], 0, 2.9747138023376465, 1579860963.2677898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.305857634112792e-05], 0, 1.2845654487609863, 1579860964.5509942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00014035604657034647], 0, 1.396852970123291, 1579860965.8115504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.397659677118328e-05], 0, 2.7934510707855225, 1579860968.6337373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.707294733671801e-05], 0, 2.7797651290893555, 1579860971.4164631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.682419305002963e-05], 0, 2.826282262802124, 1579860974.2319179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.803286719444562e-05], 0, 2.8459980487823486, 1579860977.0944884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001022634581208567], 0, 2.8315508365631104, 1579860979.9442492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.448521419561012e-05], 0, 2.7791287899017334, 1579860984.4357357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010020989696020056], 0, 2.837524652481079, 1579860987.2794745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016610993619489556], 0, 1.40147066116333, 1579860988.539616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.874884738127958e-05], 0, 2.680389165878296, 1579860991.2583773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011388271250848223], 0, 1.242875337600708, 1579860992.5187278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016532240325236724], 0, 3.586484670639038, 1579860995.3766456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00011609934885070817], 0, 1.3252630233764648, 1579860996.6368468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.892649672619048e-05], 0, 2.8129730224609375, 1579860999.4668941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002309584192524174], 0, 3.355194091796875, 1579861002.317228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00012935742384704817], 0, 1.3374192714691162, 1579861003.5837564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010977167030091582], 0, 1.2536959648132324, 1579861004.8472798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.284868232693104e-05], 0, 2.8120462894439697, 1579861007.668588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.7265772819519043, 1579860981.0834053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[6.928604901622368e-05], 0, 2.910172939300537, 1579861010.5698647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.386857626414223e-05], 0, 2.8438358306884766, 1579861013.413777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.976232354697452e-05], 0, 1.3549916744232178, 1579861014.6713717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0006352246970530453], 0, 3.6051433086395264, 1579861017.5561187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.64865690301162e-05], 0, 2.8815581798553467, 1579861020.4264395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00013858620833695937], 0, 2.8417603969573975, 1579861023.256999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002617132697712418], 0, 3.2059364318847656, 1579861026.1124234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00024190796481826654], 0, 1.6570534706115723, 1579861027.414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[6.798308051048808e-05], 0, 1.303680658340454, 1579861028.6794636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.582487261988352e-05], 0, 2.851487874984741, 1579861031.5205317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.384328894253601e-05], 0, 2.8952693939208984, 1579861034.3918219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00014721390503948852], 0, 1.8980224132537842, 1579861036.2195344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.743149743898765e-05], 0, 2.8683648109436035, 1579861039.092916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.798858770403725e-05], 0, 2.7079520225524902, 1579861041.756841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001725845980486759], 0, 3.0171713829040527, 1579861044.6239917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.7250220441947e-05], 0, 1.2807326316833496, 1579861045.8970609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00016664161075054086], 0, 1.3663620948791504, 1579861047.1591325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0001364645244068721], 0, 1.3751487731933594, 1579861048.42203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.240934915306555e-05], 0, 2.894531488418579, 1579861051.2979069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.73806133524042e-05], 0, 2.8777594566345215, 1579861054.153727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[6.123918426193308e-05], 0, 2.56734037399292, 1579861056.7440455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.312755323054332e-05], 0, 2.845592737197876, 1579861059.5787039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011446098051400884], 0, 2.4623260498046875, 1579861061.9226756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.000568370887060159], 0, 2.2089226245880127, 1579861063.1928768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001435547918367347], 0, 2.925851821899414, 1579861066.012668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00015230252282392968], 0, 2.9975836277008057, 1579861068.882247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002035527269720102], 0, 2.960056781768799, 1579861071.7320147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014310315023854532], 0, 2.8456320762634277, 1579861074.5611718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.749567914282133e-05], 0, 2.886101245880127, 1579861077.439118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012806798630831642], 0, 1.292490005493164, 1579861078.7074542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00013056812346997452], 0, 2.8065097332000732, 1579861081.5370092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.958217823568788e-05], 0, 2.5007882118225098, 1579861083.9918206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00050381855875], 0, 3.4562501907348633, 1579861086.8668883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.486903711940479e-05], 0, 2.861440420150757, 1579861089.7252715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00017925278230751762], 0, 2.9330523014068604, 1579861092.5487409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00026327195201441205], 0, 3.579169511795044, 1579861099.3667254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00035589977728776184], 0, 3.793355941772461, 1579861102.244684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.980126047331508e-05], 0, 2.8482253551483154, 1579861105.0790834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00013368493317294844], 0, 1.3208067417144775, 1579861106.3380303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.759877202427566e-05], 0, 2.7916648387908936, 1579861109.1569812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030412025484660265], 0, 3.7093961238861084, 1579861112.0343068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002519383413836478], 0, 1.5189013481140137, 1579861113.3008566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4128311868180805e-05], 0, 2.7162365913391113, 1579861116.037132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00019094288188226328], 0, 1.5255639553070068, 1579861117.3008373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.794415847946846e-05], 0, 3.0635786056518555, 1579861120.1757436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 463, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00020905702985849668], 0, 3.49764084815979, 1579861123.0461156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.166904744303025e-05], 0, 2.889425277709961, 1579861125.9226892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.120729591521307e-05], 0, 2.8558433055877686, 1579861128.790972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.938263648660442e-05], 0, 2.832402229309082, 1579861131.6180308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00026617354125083167], 0, 2.962401866912842, 1579861134.4651654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.929672310027682e-05], 0, 1.311525583267212, 1579861135.7214031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011069089395086366], 0, 2.862950086593628, 1579861138.580723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.411972106222338e-05], 0, 2.8372745513916016, 1579861141.4507189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00021344154283887469], 0, 1.3659322261810303, 1579861142.712399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003537513833515882], 0, 3.4390015602111816, 1579861145.591334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.27073709113608e-05], 0, 1.3487679958343506, 1579861146.8527553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014095095963431785], 0, 1.3037958145141602, 1579861148.1115777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.152396744994058e-05], 0, 1.252312421798706, 1579861149.370239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019371021005802708], 0, 1.4069242477416992, 1579861150.6277845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.0894438631487824e-05], 0, 2.905745267868042, 1579861153.5067313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.564216032537391e-05], 0, 1.297835111618042, 1579861154.770661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003186828968481375], 0, 2.134319305419922, 1579861156.0391216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011140985956382831], 0, 2.8415589332580566, 1579861158.8935964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019091792927945103], 0, 1.5229978561401367, 1579861160.152101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019278290544964374], 0, 1.4027905464172363, 1579861161.4114654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00023148814926228332], 0, 3.3365871906280518, 1579861164.2909524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.423255714629866e-05], 0, 2.940493106842041, 1579861167.0983205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 451, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015478850272320562], 0, 3.377523183822632, 1579861169.9350512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8680834095490975e-05], 0, 2.8534865379333496, 1579861172.7403038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019876350376984127], 0, 1.5590462684631348, 1579861173.9997072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00039922138058779945], 0, 3.2554681301116943, 1579861176.8756006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 477, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005251287910009782], 0, 5.298156261444092, 1579861179.7470708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.564131420221617e-05], 0, 2.980929136276245, 1579861182.6214862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.763573864351328e-05], 0, 2.866314172744751, 1579861185.4905531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.0365965952869365e-05], 0, 2.9035580158233643, 1579861188.3585794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019659073428362572], 0, 3.101740598678589, 1579861191.2251391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00031679092123824455], 0, 3.4302315711975098, 1579861194.1048446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.414272571698335e-05], 0, 2.8262789249420166, 1579861196.9411566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.743648375060835e-05], 0, 3.041612148284912, 1579861199.8195295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8046525896696756e-05], 0, 2.8950014114379883, 1579861202.6810145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017665803035115584], 0, 1.6014599800109863, 1579861203.9399805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031740135997631734], 0, 3.753129720687866, 1579861206.8106549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.323120527606248e-05], 0, 2.8632547855377197, 1579861209.6791475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3003535357188446e-05], 0, 2.777597665786743, 1579861215.7226357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015513369989165766], 0, 1.4238498210906982, 1579861216.9840899], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.718590391442004e-05], 0, 2.8315365314483643, 1579861219.844136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.915438260343698e-05], 0, 2.735485553741455, 1579861222.6154947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.1028731112822483e-05], 0, 2.87164044380188, 1579861225.4365773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 450, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002524662543439939], 0, 1.7958712577819824, 1579861226.701097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 464, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006670401441590721], 0, 3.957500696182251, 1579861229.574398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00018993412122936826], 0, 1.359189748764038, 1579861230.8309474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003245884985847149], 0, 2.9230082035064697, 1579861233.6897948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.956646910537467e-05], 0, 2.849970817565918, 1579861236.5478277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0002747031368438991], 0, 3.081407308578491, 1579861239.4211953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 471, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006741239419139156], 0, 3.954953193664551, 1579861242.2998579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00036760902509124085], 0, 3.144653081893921, 1579861245.1733072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001913746260056791], 0, 3.0930960178375244, 1579861248.0514832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.96409442678323e-05], 0, 1.4398174285888672, 1579861249.3172252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.951826305849611e-05], 0, 2.9536843299865723, 1579861252.1621976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00035553677723970943], 0, 4.189189195632935, 1579861255.0372677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.563911486075357e-05], 0, 2.8663902282714844, 1579861257.9119828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.071697284631893e-05], 0, 2.8674850463867188, 1579861260.7818153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002979936852228593], 0, 3.815117359161377, 1579861263.653183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00024122782275449103], 0, 3.3223342895507812, 1579861266.5266316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 474, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002573162164964901], 0, 5.251168727874756, 1579861269.4028227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.301450942974491e-05], 0, 2.717210531234741, 1579861272.152856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.96293890010442e-05], 0, 1.2664341926574707, 1579861273.4088805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00013048946895213452], 0, 1.4681196212768555, 1579861274.6785405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.725163726878853e-05], 0, 2.92303204536438, 1579861277.5487216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002597452948387097], 0, 3.168692111968994, 1579861280.418755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.530422770611329e-05], 0, 2.902024269104004, 1579861283.2849116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00026913725575575573], 0, 3.0852699279785156, 1579861286.158622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 457, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005909354689223979], 0, 3.6031315326690674, 1579861289.024593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0006041401899962673], 0, 3.3314249515533447, 1579861291.909193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.191207676586004e-05], 0, 2.7542507648468018, 1579861294.6302564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00035870465901756903], 0, 2.1965301036834717, 1579861295.8990593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 461, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006467390673886884], 0, 3.610344648361206, 1579861298.777397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.933175305617297e-05], 0, 2.793527126312256, 1579861301.553643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.317409206100899e-05], 0, 2.9087860584259033, 1579861304.4213228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00021754968007829494], 0, 1.6672492027282715, 1579861305.6787071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.452136089010945e-05], 0, 2.913383722305298, 1579861308.5186617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.102265420100007e-05], 0, 1.4824845790863037, 1579861309.791383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00023786473622981958], 0, 1.3761672973632812, 1579861311.0527463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4318602145336595e-05], 0, 2.8161988258361816, 1579861313.8298728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.11718454584326e-05], 0, 1.2963340282440186, 1579861315.0896559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00040182379365716575], 0, 1.63116455078125, 1579861316.3543391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000680491460304054], 0, 4.321824550628662, 1579861319.2288659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002487482486325211], 0, 1.522695541381836, 1579861320.487733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012977722639580935], 0, 1.4880292415618896, 1579861321.7669494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014355380787161556], 0, 3.083569288253784, 1579861324.6167755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 472, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.000519835375], 0, 5.032067060470581, 1579861327.4880238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012836299140584915], 0, 1.362309217453003, 1579861330.9476647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 468, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00036883173076923074], 0, 4.073642730712891, 1579861333.8202503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.9504774323459665e-05], 0, 2.920071601867676, 1579861336.6343656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017465183548499649], 0, 1.3384666442871094, 1579861337.8907447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.353974457056963e-05], 0, 2.8437869548797607, 1579861340.7533653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.355972357056317e-05], 0, 2.9956862926483154, 1579861343.6347547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.620102631468326e-05], 0, 2.8672916889190674, 1579861346.4359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00022293422450669244], 0, 3.1326754093170166, 1579861349.308903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012067836295671046], 0, 1.3240554332733154, 1579861350.5663543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.980254834104772e-05], 0, 2.881758689880371, 1579861353.4322903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.870772068401395e-05], 0, 2.9000728130340576, 1579861356.2450194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.279113960899147e-05], 0, 2.7491729259490967, 1579861358.9643373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.272394574271171e-05], 0, 2.8280913829803467, 1579861361.8141959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00024761128077985874], 0, 3.1202964782714844, 1579861364.6857462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.8169077590864884e-05], 0, 2.9610466957092285, 1579861367.5532007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.778591468346555e-05], 0, 1.2877538204193115, 1579861368.8088894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00045423384105358763], 0, 1.9738337993621826, 1579861370.0744016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.453279411922232e-05], 0, 2.8007760047912598, 1579861372.8938148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.035478254624591e-05], 0, 2.8908040523529053, 1579861375.7643332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.6901985072095e-05], 0, 2.8307037353515625, 1579861378.5737333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.154011805502041e-05], 0, 2.8447837829589844, 1579861381.4145262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.077412729974526e-05], 0, 1.283797264099121, 1579861382.6689265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.0386487270538664e-05], 0, 1.2761423587799072, 1579861383.932272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.455696991473812e-05], 0, 2.8510806560516357, 1579861386.760812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00045421814209341586], 0, 3.578591823577881, 1579861389.6395948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001290668691196444], 0, 1.4846580028533936, 1579861390.9483852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008364911046090108], 0, 3.658691167831421, 1579861393.8269775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010673526214725227], 0, 1.4309399127960205, 1579861395.0961616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00026000966548558543], 0, 3.5401265621185303, 1579861397.9726334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000388384260091854], 0, 3.207348346710205, 1579861400.8325517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000675627121695342], 0, 3.785057783126831, 1579861403.7072937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 458, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017790786425489545], 0, 3.616821527481079, 1579861406.5771518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.067604950068252e-05], 0, 1.3641724586486816, 1579861407.9562259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001692194827120931], 0, 1.487062692642212, 1579861409.2227397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010332706523734592], 0, 2.7969095706939697, 1579861412.0419161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001887027891066717], 0, 1.3177640438079834, 1579861413.2998154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.04589313494254e-05], 0, 2.8820807933807373, 1579861416.1477363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0002323421269247374], 0, 3.263566017150879, 1579861419.0246692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.946741696599911e-05], 0, 2.880607843399048, 1579861421.8962085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020372786686090704], 0, 3.147671937942505, 1579861424.7556367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.969955810420218e-05], 0, 2.883268117904663, 1579861427.6194704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.3874705591597155e-05], 0, 2.7605278491973877, 1579861430.3613274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001495437013277637], 0, 1.4370951652526855, 1579861431.6208098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.3346431627321715e-05], 0, 2.899214744567871, 1579861434.4405625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 467, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006752347897822445], 0, 4.086007833480835, 1579861437.3190417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00027480644843430905], 0, 2.94411039352417, 1579861440.1965432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.994532087998649e-05], 0, 2.834632396697998, 1579861443.039797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.192553982880938e-05], 0, 2.852137565612793, 1579861445.895757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.032847182332871e-05], 0, 2.9220528602600098, 1579861451.7322621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.502341427174065e-05], 0, 2.8525946140289307, 1579861454.5946817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.795203024193548e-05], 0, 2.895939350128174, 1579861457.466652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.049297916573524e-05], 0, 2.7888290882110596, 1579861460.2710624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00020025588764494202], 0, 1.4286577701568604, 1579861461.5326946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00041110113635200817], 0, 3.2295751571655273, 1579861464.3981142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.037436716295077e-05], 0, 2.873009204864502, 1579861467.2649398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.30739542833608e-05], 0, 2.8745334148406982, 1579861470.1316738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003139422165884194], 0, 2.1517531871795654, 1579861471.4007742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.575991712677566e-05], 0, 2.8417890071868896, 1579861474.2469184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.444332551916932e-05], 0, 2.8616385459899902, 1579861477.1115518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.072433593632678e-05], 0, 2.8856654167175293, 1579861479.9787135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017292222062888733], 0, 1.4305763244628906, 1579861481.2382443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.10483124928737e-05], 0, 2.8680503368377686, 1579861484.0913718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011250476497631651], 0, 3.0011045932769775, 1579861486.9590068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010456279266940585], 0, 2.973097801208496, 1579861489.8104622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.370514288029168e-05], 0, 2.8163578510284424, 1579861492.6088562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00040201779654222], 0, 3.21873140335083, 1579861495.4699788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003931129943943456], 0, 3.243434190750122, 1579861498.3384302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.9553034149935535e-05], 0, 2.894484758377075, 1579861501.2122018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002387079216384684], 0, 3.546276330947876, 1579861504.078506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00023023928020565553], 0, 2.9891886711120605, 1579861506.9481008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011123975436627622], 0, 2.794135808944702, 1579861509.776055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001098297555449069], 0, 2.929988145828247, 1579861512.6306634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 478, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005249320189295039], 0, 5.245114803314209, 1579861515.498891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.00539820522388e-05], 0, 2.8647091388702393, 1579861518.3603895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.724635002438628e-05], 0, 2.8795130252838135, 1579861521.2226114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.196235003572279e-05], 0, 2.9697999954223633, 1579861524.1874828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017853421135308818], 0, 1.5127363204956055, 1579861525.4472291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010265358147614053], 0, 2.828338861465454, 1579861528.2473516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010004043356817756], 0, 2.885931968688965, 1579861531.1028986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.20373593495106e-05], 0, 2.8564491271972656, 1579861533.9649322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002943330040530582], 0, 3.0964431762695312, 1579861536.8094528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.9183530062638305e-05], 0, 2.816335439682007, 1579861539.6176813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.11090500890812e-05], 0, 2.8262038230895996, 1579861542.4523292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.26380956536717e-05], 0, 2.854975938796997, 1579861545.3195035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.885004143689933e-05], 0, 1.3923768997192383, 1579861546.5773287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00022892410424053326], 0, 3.422015905380249, 1579861549.4519799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 454, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021893530141650776], 0, 3.377584457397461, 1579861552.3171306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.048949268846503e-05], 0, 2.758497476577759, 1579861555.082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.951865509624487e-05], 0, 1.2639942169189453, 1579861556.3387978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.231251235431236e-05], 0, 2.9454846382141113, 1579861559.191802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.678889821798038e-05], 0, 1.2752268314361572, 1579861560.450203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.926119696834596e-05], 0, 1.2386589050292969, 1579861561.706349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002941228300499853], 0, 1.5010104179382324, 1579861562.963204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000676319637815126], 0, 3.6888833045959473, 1579861565.83328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00021627113025889967], 0, 3.0311193466186523, 1579861568.690115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.40362654933734e-05], 0, 1.2856898307800293, 1579861569.9520571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00035273624639265414], 0, 3.1422202587127686, 1579861575.7289176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00021004603944273565], 0, 1.4834542274475098, 1579861577.152701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.58045185286726e-05], 0, 2.9411518573760986, 1579861580.0663912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00024809988994154407], 0, 2.033661365509033, 1579861581.562927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.615992693679093e-05], 0, 1.322685956954956, 1579861582.8373675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00013013280802848817], 0, 2.894801378250122, 1579861585.6954777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.446334911917536e-05], 0, 2.7604496479034424, 1579861588.4204922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.062145960733827e-05], 0, 1.2720203399658203, 1579861589.679287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.6077311038970947, 1579861570.9408221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.7484487578221606e-05], 0, 2.7721707820892334, 1579861592.4640162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.941910363982245e-05], 0, 2.7773654460906982, 1579861595.2365127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002980620036989088], 0, 3.812464714050293, 1579861598.1082861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 466, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006777551894736842], 0, 4.073472499847412, 1579861600.9817429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.799387950276243e-05], 0, 2.8094725608825684, 1579861603.8132334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00022763184086265604], 0, 1.550525188446045, 1579861605.0779314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.178612973667308e-05], 0, 1.2883062362670898, 1579861606.333216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008267085033350437], 0, 3.7562127113342285, 1579861609.210039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.931305035654546e-05], 0, 2.7954905033111572, 1579861612.0114784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.884228063269918e-05], 0, 2.9036705493927, 1579861614.880837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002688951551261406], 0, 1.427687168121338, 1579861616.1411872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010790333249966203], 0, 2.81406307220459, 1579861618.978768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0002021865680792377], 0, 2.9305579662323, 1579861621.844001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.0399208920907425e-05], 0, 2.8369836807250977, 1579861624.6505337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.135392352914576e-05], 0, 2.9090332984924316, 1579861627.456863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.693025602928509e-05], 0, 2.8557486534118652, 1579861630.3257973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.171872649458338e-05], 0, 2.8371787071228027, 1579861633.1848419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.9461765520109304e-05], 0, 1.2933509349822998, 1579861634.4417167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000247290692875827], 0, 3.22367787361145, 1579861637.3048122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.2381027190528846e-05], 0, 2.9549100399017334, 1579861640.167286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.437314407588105e-05], 0, 2.922257661819458, 1579861643.045828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.808889849100406e-05], 0, 1.3485352993011475, 1579861644.3012984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 479, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005259653622098724], 0, 5.059276819229126, 1579861647.17089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.9589419694034864e-05], 0, 2.7507448196411133, 1579861649.8723335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 462, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006336004044723421], 0, 3.6474556922912598, 1579861652.7536669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020342385856533224], 0, 1.6481044292449951, 1579861654.0120072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.363313788116187e-05], 0, 2.8674230575561523, 1579861656.8353674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 453, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002704114826720241], 0, 3.503190755844116, 1579861659.7140303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.851454179227186e-05], 0, 1.3484735488891602, 1579861660.9690065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00032829533122060925], 0, 3.1180760860443115, 1579861663.8267794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.215145100302499e-05], 0, 2.8248136043548584, 1579861666.6143742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00022398380290746434], 0, 3.0319175720214844, 1579861669.4681373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003107628486549255], 0, 3.430117607116699, 1579861672.3324387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0002522365770132916], 0, 3.1454665660858154, 1579861675.2063541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002329833987756887], 0, 3.0254080295562744, 1579861678.05428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.13678646087646484, 1579861572.9761267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00017576062709649315], 0, 3.0783979892730713, 1579861680.9661138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002031138626418152], 0, 1.4480476379394531, 1579861682.2296298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00017538122768638435], 0, 1.3893699645996094, 1579861683.4882183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015269476051379637], 0, 2.9136366844177246, 1579861689.305201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012724086687135883], 0, 2.9641807079315186, 1579861692.182432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002865511450841453], 0, 3.205667495727539, 1579861695.060615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.678038246898322e-05], 0, 2.8656342029571533, 1579861697.9308722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011793468590951931], 0, 1.4304134845733643, 1579861699.191518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.899913345547467e-05], 0, 2.611757278442383, 1579861701.7765765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.99967927801875e-05], 0, 1.2548224925994873, 1579861703.0329473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026036442558026294], 0, 2.9244070053100586, 1579861705.8907194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.192629434373566e-05], 0, 2.82641339302063, 1579861708.7381697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005877934763636363], 0, 3.2744083404541016, 1579861711.6174731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002936341568663258], 0, 3.1062469482421875, 1579861714.4778836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.536427646948884e-05], 0, 2.864938259124756, 1579861717.3432293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0002560717143588431], 0, 1.5738897323608398, 1579861718.6040025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.852384819718189e-05], 0, 2.8514013290405273, 1579861721.465521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002410870935026139], 0, 3.2481255531311035, 1579861724.335465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00019682023113207545], 0, 1.404808759689331, 1579861725.5921109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031347550828902097], 0, 1.9814026355743408, 1579861726.8541772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00017481618957098012], 0, 1.492447853088379, 1579861728.1121323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.083149294528728e-05], 0, 2.84244966506958, 1579861730.9583504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002304054782051282], 0, 3.134951591491699, 1579861733.8323064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003160588223658441], 0, 3.5844602584838867, 1579861736.7039144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00024281872810851546], 0, 3.422964334487915, 1579861739.5764194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 476, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005259732888744307], 0, 5.275054693222046, 1579861742.459193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00018499745434380778], 0, 1.3791403770446777, 1579861743.7184525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.848273151072868e-05], 0, 2.925090789794922, 1579861746.5794845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002367968877746645], 0, 3.7325432300567627, 1579861749.442664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00019534526065254442], 0, 2.9678611755371094, 1579861752.2993264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013416275829737802], 0, 2.9086716175079346, 1579861755.1740894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00021452710890029956], 0, 1.35856032371521, 1579861756.433368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.115907703048639e-05], 0, 2.840027332305908, 1579861759.2392838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.000181733139430116], 0, 2.9796674251556396, 1579861762.1055071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.0589680352693114e-05], 0, 2.8468165397644043, 1579861764.9175453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 449, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026073967291178766], 0, 1.798952579498291, 1579861766.1805952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.925134174000355e-05], 0, 1.2824962139129639, 1579861767.439781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.712522852793166e-05], 0, 2.9249589443206787, 1579861770.260622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.893267882864768e-05], 0, 2.9348576068878174, 1579861773.1259475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.580576138307403e-05], 0, 3.0353119373321533, 1579861775.9951563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.81642758210982e-05], 0, 2.9955151081085205, 1579861778.8569648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013310931181081438], 0, 1.373612642288208, 1579861780.1147537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.375943310361216e-05], 0, 2.876664638519287, 1579861782.9739652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.017732008194935e-05], 0, 2.866417407989502, 1579861785.8339722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.4532126499793136e-05], 0, 2.8125834465026855, 1579861788.64678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001635687003033367], 0, 3.1088409423828125, 1579861791.5196636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0008141104052074858], 0, 1.7610385417938232, 1579861792.7902749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.8470489785551e-05], 0, 2.877239465713501, 1579861795.6517327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.318276803455724e-05], 0, 2.905022621154785, 1579861798.5126464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00024048533905131266], 0, 3.041236400604248, 1579861801.3845634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00029233687769994167], 0, 1.4286272525787354, 1579861802.644667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.360921070010613e-05], 0, 2.8819689750671387, 1579861808.9506354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001912534647887324], 0, 1.6586387157440186, 1579861810.3650002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.066914620758483e-05], 0, 2.8676724433898926, 1579861813.2384124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003164419852274965], 0, 3.4159977436065674, 1579861816.101347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00028646671462962965], 0, 4.188548803329468, 1579861818.869221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014967616325921505], 0, 1.344503402709961, 1579861820.128846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017095852993277133], 0, 2.924607753753662, 1579861822.9833117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00023353533868341475], 0, 1.7191221714019775, 1579861824.2519245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002500000113003096], 0, 3.2439539432525635, 1579861827.129296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.132207239990883e-05], 0, 2.8886196613311768, 1579861829.997914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00022761870971380234], 0, 3.0202958583831787, 1579861832.867459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.194176861104656e-05], 0, 2.8475236892700195, 1579861835.7132652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012353972540983608], 0, 1.3135452270507812, 1579861837.053227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008164313073417722], 0, 3.615140438079834, 1579861839.92698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00019485501188388856], 0, 1.3959228992462158, 1579861841.1901913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002271066031278332], 0, 1.6334924697875977, 1579861842.4489195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 448, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012761644124151], 0, 3.343085527420044, 1579861845.3253338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023361846299782768], 0, 3.0414352416992188, 1579861848.1920376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00032199226619627965], 0, 1.9869356155395508, 1579861849.4525952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.769879521209576e-05], 0, 2.9145143032073975, 1579861852.3170168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001347646668899682], 0, 2.926501989364624, 1579861855.175027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001767872758925415], 0, 1.4183440208435059, 1579861856.4303422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013947202284758986], 0, 1.4437358379364014, 1579861857.6912909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.1380936218498485e-05], 0, 2.772423505783081, 1579861860.4816833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00023027114141414143], 0, 1.9454059600830078, 1579861861.7414687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002832117815909891], 0, 4.295542240142822, 1579861864.608426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003624659100921556], 0, 3.41728138923645, 1579861867.4827893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015205394743770568], 0, 2.9320223331451416, 1579861870.3543677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.816206311694345e-05], 0, 1.3187901973724365, 1579861871.6106133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.29880291902439e-05], 0, 2.9392499923706055, 1579861874.4794981], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0006725369314954052], 0, 3.7246921062469482, 1579861877.349909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0003228038663176968], 0, 3.0941708087921143, 1579861880.2064354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 460, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006502521091421668], 0, 3.6140573024749756, 1579861883.0848987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00045278418189485526], 0, 3.574510335922241, 1579861885.9562259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 470, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006715217518734388], 0, 4.149959564208984, 1579861888.835794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.947241607719851e-05], 0, 2.9080755710601807, 1579861891.6658568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.970938181896588e-05], 0, 2.9961094856262207, 1579861894.5406146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.626663256390896e-05], 0, 2.869509220123291, 1579861897.3851905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003582394326901752], 0, 3.435758352279663, 1579861900.2623546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.5778324303374e-05], 0, 2.894512891769409, 1579861903.125893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020023234046809364], 0, 1.3915729522705078, 1579861904.3823273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.019713343997619e-05], 0, 2.914280414581299, 1579861907.2534435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.089739982670283e-05], 0, 2.9051196575164795, 1579861910.1250348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002543765088530866], 0, 3.550426721572876, 1579861912.968959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.115382965410883e-05], 0, 2.9279351234436035, 1579861915.8376775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023599508612370232], 0, 3.0474131107330322, 1579861918.7057161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 473, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002967493480103169], 0, 5.276080131530762, 1579861921.5753586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014003595917299138], 0, 2.8999929428100586, 1579861924.4297633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.999766599320415e-05], 0, 2.733027935028076, 1579861929.537277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00018399159938137244], 0, 3.2340285778045654, 1579861932.3999648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0003311518113402062], 0, 3.111513376235962, 1579861935.2597253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 469, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0006752271783172876], 0, 4.071465492248535, 1579861938.1389656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.358543746267971e-05], 0, 2.8950939178466797, 1579861940.9900088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.188179943356336e-05], 0, 3.077911376953125, 1579861944.0443902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.920013804582793e-05], 0, 2.8651790618896484, 1579861946.8895316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00017948659271879483], 0, 1.3228840827941895, 1579861948.147143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4371928157458124e-05], 0, 2.6820342540740967, 1579861950.8541417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026418122870249016], 0, 3.0102732181549072, 1579861953.725582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003169750435468602], 0, 1.9285342693328857, 1579861954.988537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3625762462615967, 1579861925.9948988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 456, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005788789767191977], 0, 3.530925989151001, 1579861957.9149084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 465, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003613613129753915], 0, 4.0832202434539795, 1579861960.7916784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 459, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002388248179113359], 0, 3.6038291454315186, 1579861963.6503592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.529861424418604e-05], 0, 2.8944058418273926, 1579861966.4480834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023622457322113966], 0, 3.682732582092285, 1579861969.301235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002179181425772747], 0, 1.518761396408081, 1579861970.5603719], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.389047705424777e-05], 0, 2.8135459423065186, 1579861973.3832872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.485690375749193e-05], 0, 2.76224684715271, 1579861976.161035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.064924207858048e-05], 0, 2.8961031436920166, 1579861979.032568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003766613116246499], 0, 3.4591407775878906, 1579861981.9077187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008317352223942208], 0, 3.7527027130126953, 1579861984.7864528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.465129649380082e-05], 0, 2.773982286453247, 1579861987.563971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.712485922974767e-05], 0, 2.8515663146972656, 1579861990.424338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.19821982532076e-05], 0, 2.9146652221679688, 1579861993.2763064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013670270966365035], 0, 2.8927085399627686, 1579861996.123896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017297412970639035], 0, 1.31532621383667, 1579861997.3884444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.939716093796378e-05], 0, 1.3727326393127441, 1579861998.6452703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013527794091255398], 0, 3.1050009727478027, 1579862001.4918168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.924374737370253e-05], 0, 2.785022258758545, 1579862004.2880108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.583174535603716e-05], 0, 2.903188705444336, 1579862007.1587687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012076025138618311], 0, 2.971545696258545, 1579862010.0214174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016385441586263288], 0, 1.354935646057129, 1579862011.2839344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.264601248586292e-05], 0, 2.8945696353912354, 1579862014.13966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.798043980749892e-05], 0, 3.0217947959899902, 1579862017.0093722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.843914669701666e-05], 0, 3.0003318786621094, 1579862019.8320978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016295217955396385], 0, 1.724677562713623, 1579862021.086332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0002605685345922188], 0, 3.080012083053589, 1579862023.939378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.5864661048335285e-05], 0, 1.788703203201294, 1579862025.670812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.332431486014896e-05], 0, 2.8890645503997803, 1579862028.5125535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006753146877354542], 0, 4.329698801040649, 1579862031.3925035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019614883007047768], 0, 1.5090618133544922, 1579862032.6515021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011317787618979969], 0, 2.8439903259277344, 1579862035.4851022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.957724513855129e-05], 0, 1.3864614963531494, 1579862036.8855085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.9406803078282646e-05], 0, 2.8937182426452637, 1579862039.750197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0003334595481727575], 0, 3.11824369430542, 1579862042.6071458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003185804393189468], 0, 3.4213595390319824, 1579862045.4775512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.283818266292228e-05], 0, 2.831407070159912, 1579862051.4869783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.456615493218534e-05], 0, 2.9079720973968506, 1579862054.3529642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00024306005032394154], 0, 3.4355196952819824, 1579862057.227568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.256741437908497e-05], 0, 2.869417428970337, 1579862059.9839363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00023362785400722022], 0, 3.3445677757263184, 1579862062.866409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00021051574729907772], 0, 3.165830373764038, 1579862065.7174625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00017871780264097073], 0, 1.4772162437438965, 1579862066.980184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.570047911059099e-05], 0, 2.7512004375457764, 1579862069.7642791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.385496793674759e-05], 0, 2.853273630142212, 1579862072.6223269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015610050155957577], 0, 1.468839406967163, 1579862073.8838406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017552831254379818], 0, 1.3713233470916748, 1579862075.1433904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.747526486417222e-05], 0, 2.8211376667022705, 1579862077.9520423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.265300527540729e-05], 0, 2.870429277420044, 1579862080.7954252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008109030211480362], 0, 3.6266396045684814, 1579862083.6636493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002287587184931507], 0, 1.4248638153076172, 1579862084.920497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003697742333333333], 0, 4.339395523071289, 1579862087.7900846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002679934516182573], 0, 3.308044195175171, 1579862090.6651483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023942462553802005], 0, 1.4478747844696045, 1579862091.9239814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0004545863567615658], 0, 1.988793134689331, 1579862093.2125616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.817885137420719e-05], 0, 2.858793020248413, 1579862096.0781054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0003688803662833374], 0, 3.0031344890594482, 1579862098.79722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016557842461254233], 0, 3.2746469974517822, 1579862101.663889], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.40473222732543945, 1579862047.5164347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00023871308631392255], 0, 3.456071376800537, 1579862104.583342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.663092352768825e-05], 0, 2.829106092453003, 1579862107.4160976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023499031367481203], 0, 1.6451315879821777, 1579862108.6757097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00039851517243083003], 0, 3.2298312187194824, 1579862111.551222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021186260313094983], 0, 1.4036743640899658, 1579862112.8125956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00029321612253109], 0, 3.249781608581543, 1579862115.6661131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015706086314469354], 0, 1.393437385559082, 1579862116.9237123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.630671959960454e-05], 0, 2.856566905975342, 1579862119.781835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 475, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005245369749423013], 0, 5.273173570632935, 1579862122.6225743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.388407526663693e-05], 0, 2.8346056938171387, 1579862125.4255888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.401758633312996e-05], 0, 2.7911226749420166, 1579862128.2318413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.264642559950414e-05], 0, 2.872784376144409, 1579862131.1054578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.273982146897063e-05], 0, 2.9669857025146484, 1579862133.9639814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010858608035653994], 0, 2.994797706604004, 1579862136.8201537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003446951745524297], 0, 4.215900182723999, 1579862139.7017367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.186355827656818e-05], 0, 1.2976527214050293, 1579862140.9583752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.505588288361509e-05], 0, 2.958686590194702, 1579862143.80785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001599429529012811], 0, 1.6528599262237549, 1579862145.3381732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 455, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030112719658375784], 0, 1.7165131568908691, 1579862146.6039827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002444636055582643], 0, 1.5146291255950928, 1579862147.8657644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3802572420655925e-05], 0, 2.8849587440490723, 1579862150.702499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016054801848532375], 0, 2.654310941696167, 1579862153.2827852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001974600722156631], 0, 1.527355432510376, 1579862154.5410266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.382038719540879e-05], 0, 2.816107988357544, 1579862157.334549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001308300383120039], 0, 3.063899517059326, 1579862160.2074564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.025209744333092e-05], 0, 2.896287441253662, 1579862164.736736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.004010335707019e-05], 0, 2.808410167694092, 1579862167.5424578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006761850686894226], 0, 4.279013156890869, 1579862170.4101934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.654143877508964e-05], 0, 2.869938373565674, 1579862173.2807038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3893718719482422, 1579862161.9922678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00024600734184782605], 0, 2.053093910217285, 1579862174.9459102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00029894161760327505], 0, 3.2408111095428467, 1579862177.803186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021636844186046514], 0, 1.430323600769043, 1579862179.0719707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001408072203508772], 0, 1.4076037406921387, 1579862180.3332133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019514107297560976], 0, 1.3830204010009766, 1579862181.5905666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.697755475547556e-05], 0, 2.8513031005859375, 1579862184.4599729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016078562932004498], 0, 1.300356149673462, 1579862185.7184865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00017630344176882662], 0, 2.93049693107605, 1579862188.5808635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020493122265464973], 0, 1.3770527839660645, 1579862189.8392584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.481164211348256e-05], 0, 2.865302562713623, 1579862192.694224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0002579049624496374], 0, 3.1938047409057617, 1579862195.5493662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.986263248946721e-05], 0, 2.9171905517578125, 1579862198.402723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00018985820962850645], 0, 1.514702558517456, 1579862199.6633167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00026691562460063895], 0, 1.8756170272827148, 1579862200.9298024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.3751848984891404e-05], 0, 2.5986740589141846, 1579862203.5025382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 452, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00025612302490421457], 0, 3.3843820095062256, 1579862206.3610504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002353168282828283], 0, 3.098390579223633, 1579862209.224789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.630041613911042e-05], 0, 2.8966574668884277, 1579862212.090389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001962473852185846], 0, 1.5342135429382324, 1579862213.3514748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.854652564973147e-05], 0, 2.8351409435272217, 1579862216.189693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.423410660017877e-05], 0, 2.8049161434173584, 1579862218.9968636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016236094106999194], 0, 3.2596380710601807, 1579862221.8667035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013891762956280362], 0, 1.2883305549621582, 1579862223.1219869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.193711881932695e-05], 0, 2.7147610187530518, 1579862225.8554938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.627185154971546e-05], 0, 2.6962337493896484, 1579862228.5091827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000356861856227758], 0, 2.1654815673828125, 1579862229.776223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00024849407942848363], 0, 2.989534378051758, 1579862232.6520464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.979847287485572e-05], 0, 2.949732542037964, 1579862235.5071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002697662276748456], 0, 3.2762629985809326, 1579862238.3783169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.511641482649842e-05], 0, 2.861407995223999, 1579862241.2392316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019050808632498819], 0, 2.9809837341308594, 1579862244.1045792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.459502434125964e-05], 0, 2.9627699851989746, 1579862246.962478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015046380988415547], 0, 3.042764186859131, 1579862249.822589], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001470851067761807], 0, 1.4736337661743164, 1579862251.0841606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014252015177533314], 0, 3.005643844604492, 1579862253.9207149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021100559512297667], 0, 1.427121877670288, 1579862255.1865518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002111590928857927], 0, 1.5189802646636963, 1579862256.4469755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.790863131183896e-05], 0, 2.8288872241973877, 1579862259.2760189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0008311814902263375], 0, 3.373363733291626, 1579862262.1606386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.214242637428273e-05], 0, 2.7107419967651367, 1579862264.8542595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.511308820533714e-05], 0, 2.767963409423828, 1579862267.6179593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00019377309404024765], 0, 1.393458366394043, 1579862268.8815172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.92386610400379e-05], 0, 1.3479840755462646, 1579862270.1365132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.391717540032386e-05], 0, 2.7074389457702637, 1579862275.6635845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0004184377733160622], 0, 2.9876184463500977, 1579862278.543937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.699998671274962e-05], 0, 1.2936921119689941, 1579862279.807854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00011673272783032812], 0, 2.8152573108673096, 1579862282.6270883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00010543811585445948], 0, 2.869359254837036, 1579862285.4830837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011498906266528689], 0, 1.251988172531128, 1579862286.740924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.577596941364404e-05], 0, 2.883768320083618, 1579862289.6060183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001014627365884591], 0, 2.816516160964966, 1579862292.4496715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002080825500831255], 0, 1.4348161220550537, 1579862293.7119908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00021739856017891028], 0, 2.914703607559204, 1579862296.5702398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020116839879638916], 0, 1.6776182651519775, 1579862297.8340833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.92051663999308e-05], 0, 2.8756301403045654, 1579862300.6820226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.395760743178934e-05], 0, 2.8998594284057617, 1579862303.5506766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.757541614488655e-05], 0, 1.2833125591278076, 1579862304.8166845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013154709705713583], 0, 2.9353721141815186, 1579862307.6751232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00013951931892344164], 0, 1.4047465324401855, 1579862308.9380822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010663528927203064], 0, 1.3157644271850586, 1579862310.1991718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00017862669314530527], 0, 1.3155992031097412, 1579862311.4594975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011122461730484451], 0, 2.8168082237243652, 1579862314.2643652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004592594331246443], 0, 3.3000600337982178, 1579862317.1417055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.236138054683998e-05], 0, 2.8615036010742188, 1579862320.0142114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00032227407175786733], 0, 3.1939213275909424, 1579862322.877826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014035632137189208], 0, 2.861017942428589, 1579862325.709234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.50831850795557e-05], 0, 1.2410662174224854, 1579862326.9651513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012119952340917855], 0, 2.765871286392212, 1579862329.7645776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.764493534780274e-05], 0, 1.3409357070922852, 1579862331.0381029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.000349346179860809], 0, 2.9671828746795654, 1579862333.899875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011279260798039902], 0, 2.857149600982666, 1579862336.7646554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011919826709924475], 0, 1.3573031425476074, 1579862338.1414478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018591960108108106], 0, 2.5171713829040527, 1579862340.635229], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011445697703519375], 0, 2.839674234390259, 1579862343.4925342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002533535749254668], 0, 3.101475238800049, 1579862346.3684707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.419961692159294e-05], 0, 2.9211184978485107, 1579862349.2445817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.385386018261862e-05], 0, 2.8438310623168945, 1579862352.0415907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011450473011507563], 0, 2.8105595111846924, 1579862354.8568704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005991692971839425], 0, 2.6197028160095215, 1579862356.123448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00029022614818801577], 0, 3.3587427139282227, 1579862359.0043476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00014866415700518903], 0, 1.4143297672271729, 1579862360.2697127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.81462467786021e-05], 0, 1.226931095123291, 1579862361.525077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010321654359498849], 0, 2.9233016967773438, 1579862364.3992767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014620936230426662], 0, 1.2742278575897217, 1579862365.6741807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.751361204666375e-05], 0, 2.866262435913086, 1579862368.4994576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007743518517985612], 0, 3.6786386966705322, 1579862371.3829288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0003633015010132853], 0, 2.9775583744049072, 1579862374.2588778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001433408759745497], 0, 2.9714739322662354, 1579862377.1098044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014776617734035672], 0, 2.864952325820923, 1579862379.9513416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.234954833984375, 1579862273.083939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000132317752834756], 0, 1.2515931129455566, 1579862381.2878623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.565299075630253e-05], 0, 1.2947914600372314, 1579862384.581177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001259708270770771], 0, 1.3011445999145508, 1579862385.8482757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003031382371153483], 0, 3.18595290184021, 1579862388.7098093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.2506735324859619, 1579862382.237977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020608796359522833], 0, 1.6185111999511719, 1579862390.0175068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001053189296132309], 0, 2.8656253814697266, 1579862392.8904843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.000285724167284932], 0, 3.6532487869262695, 1579862395.7679775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.2588977813720703, 1579862382.487142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00019714934268511402], 0, 2.9171905517578125, 1579862398.6064944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.0962320749736e-05], 0, 2.8573691844940186, 1579862401.4750059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010836100588904504], 0, 2.920576333999634, 1579862404.3480346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.04104250200839e-05], 0, 2.8214187622070312, 1579862407.1623263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00021927353957465465], 0, 1.3690109252929688, 1579862408.4231498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[5.345836163699884e-05], 0, 2.873318672180176, 1579862411.280977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.719456255639688e-05], 0, 2.605012893676758, 1579862413.8955085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.38167881965637207, 1579862382.488347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.371266713592993e-05], 0, 2.853573799133301, 1579862416.7918882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002306886425003568], 0, 3.040836811065674, 1579862419.6710296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0009468636594372802], 0, 4.239652156829834, 1579862422.553035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00013731348805957376], 0, 2.8630406856536865, 1579862425.4066556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00077374210993759], 0, 4.061544418334961, 1579862428.2851908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018277472546515867], 0, 1.4205803871154785, 1579862429.547518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.9966289361167e-05], 0, 2.8305177688598633, 1579862432.3766897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0003917062242673771], 0, 3.0967371463775635, 1579862435.2582037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011609700710247862], 0, 2.8448047637939453, 1579862438.10355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002901431992031873], 0, 3.17918062210083, 1579862440.9601057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00026229202334374487], 0, 3.5170278549194336, 1579862443.8060915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002913212343828086], 0, 1.7670924663543701, 1579862445.2324429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011184541625323179], 0, 2.963745594024658, 1579862448.0838847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011434189319834592], 0, 2.928436517715454, 1579862450.9406612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[5.2062129488985876e-05], 0, 2.761690378189087, 1579862453.6518335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002625996483228511], 0, 1.5073025226593018, 1579862454.917503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[5.474343680128915e-05], 0, 2.9133100509643555, 1579862457.8072271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00036139151812891675], 0, 3.025233030319214, 1579862460.6854231], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00023430429937326921], 0, 2.95434308052063, 1579862463.5486665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.527236308573767e-05], 0, 2.8595380783081055, 1579862466.3901772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.94940450419339e-05], 0, 2.933783531188965, 1579862469.256115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0009404451958762886], 0, 2.4443235397338867, 1579862470.5311465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00045897596608720435], 0, 3.2045559883117676, 1579862473.404551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.34119590432892e-05], 0, 2.855978012084961, 1579862476.259626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.6691133975982666, 1579862383.4232433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00040691742156114924], 0, 3.1900548934936523, 1579862479.156515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00013805405569091542], 0, 2.7837839126586914, 1579862481.9808123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00020192638622603429], 0, 2.992323160171509, 1579862484.8339884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.541912095883173e-05], 0, 2.786532402038574, 1579862487.6336257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001473519042630716], 0, 2.9006803035736084, 1579862490.5055647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001222033009341374], 0, 1.2969512939453125, 1579862491.7947054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001263477487690948], 0, 1.4317476749420166, 1579862493.0591545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.83601783566228e-05], 0, 2.7034964561462402, 1579862497.3766425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.526338566277381e-05], 0, 2.8462021350860596, 1579862500.197156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002809538551205872], 0, 3.644254684448242, 1579862503.061074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010236327919428863], 0, 2.8261404037475586, 1579862505.9131517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00025557970006351223], 0, 2.992985725402832, 1579862508.7803419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.290771673430789e-05], 0, 2.8477954864501953, 1579862511.619752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.779570481898118e-05], 0, 2.867738723754883, 1579862514.4442606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010810038942920383], 0, 2.839047908782959, 1579862517.3096921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[7.596743379017239e-05], 0, 2.8409624099731445, 1579862520.1424663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001421390878457519], 0, 2.890864610671997, 1579862522.9577868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00019441601785714286], 0, 1.3056654930114746, 1579862524.2202563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00027765817664410897], 0, 2.9692301750183105, 1579862527.0728986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00022921969493707096], 0, 2.9422194957733154, 1579862529.9289076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002431413797960175], 0, 1.671506643295288, 1579862531.1918359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018779407520826], 0, 2.968757152557373, 1579862534.0441206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00026472565330266186], 0, 3.3528921604156494, 1579862536.9153721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018892404386171215], 0, 3.016411304473877, 1579862539.7783554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.307330163750651e-05], 0, 2.8011295795440674, 1579862542.5824866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.371742028586053e-05], 0, 2.8735079765319824, 1579862545.4591386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.352397753901728e-05], 0, 2.7849464416503906, 1579862548.2843015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.885368317739864e-05], 0, 2.882112503051758, 1579862551.157649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.4964984088382436e-05], 0, 2.796766519546509, 1579862553.9730446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.112124718565158e-05], 0, 2.712256669998169, 1579862556.6455774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.000918457207977208], 0, 3.5466463565826416, 1579862559.5231056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.835597223446452e-05], 0, 1.2587356567382812, 1579862560.7882261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.847279675292292e-05], 0, 2.855586290359497, 1579862563.6299038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004413749145907473], 0, 3.1668882369995117, 1579862566.5024617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.617606678433626e-05], 0, 2.8813743591308594, 1579862569.3701248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.996287099805777e-05], 0, 2.814882516860962, 1579862572.2052925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0004137989526870661], 0, 3.0865368843078613, 1579862575.073138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00022629952239014832], 0, 2.9335081577301025, 1579862577.9522963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00032839591966646325], 0, 3.676081418991089, 1579862580.8297727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002611245129617628], 0, 2.97735857963562, 1579862583.6989555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.18977975845336914, 1579862494.712612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002560061351558508], 0, 2.060931921005249, 1579862585.0051358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002616507326370757], 0, 1.3685557842254639, 1579862586.269478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.000301550031918097], 0, 1.9932880401611328, 1579862587.537949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001033573973113784], 0, 2.9191036224365234, 1579862590.392936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.47550854822335e-05], 0, 2.870266914367676, 1579862593.2342012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001078069500538213], 0, 1.3824865818023682, 1579862594.4944832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[5.879047363700908e-05], 0, 2.8057289123535156, 1579862597.2988133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[5.873655353241078e-05], 0, 2.8835079669952393, 1579862600.168082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011924785481591669], 0, 2.9030308723449707, 1579862603.022458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0004107313612525458], 0, 3.2665278911590576, 1579862605.894524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0009164418530913216], 0, 3.5475857257843018, 1579862608.7769134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020470157601631196], 0, 3.0136775970458984, 1579862611.6378386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.321761605687376e-05], 0, 2.8741726875305176, 1579862614.5136108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.704199659906267e-05], 0, 2.871624231338501, 1579862617.388736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011327045033860044], 0, 2.8491830825805664, 1579862622.0194092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.323802416808356e-05], 0, 2.8184285163879395, 1579862624.8100238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.7969720457826353e-05], 0, 2.5065524578094482, 1579862627.3258564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0002530968576372503], 0, 2.881922483444214, 1579862630.1918402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.905876242308289e-05], 0, 2.670095920562744, 1579862632.892423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.709939051343081e-05], 0, 2.8344900608062744, 1579862635.708423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005978703101663585], 0, 4.235275745391846, 1579862638.591829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.016271279834389e-05], 0, 1.561166763305664, 1579862640.1653025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.465324576128924e-05], 0, 1.2815792560577393, 1579862641.4337952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00025523976626048425], 0, 2.9704408645629883, 1579862644.3058681], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00025414931002220106], 0, 3.1885859966278076, 1579862647.1619308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021012022198980257], 0, 3.265226364135742, 1579862650.0234716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00016423216873977088], 0, 1.3484890460968018, 1579862651.2887242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[8.166749376660535e-05], 0, 2.884352207183838, 1579862654.1333911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.825920137693632e-05], 0, 2.759856939315796, 1579862656.911565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[6.159732338659472e-05], 0, 2.7423009872436523, 1579862659.5881867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011193384055215156], 0, 2.826615333557129, 1579862662.4137797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.759611239788563e-05], 0, 2.852214813232422, 1579862665.285664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004361741270314193], 0, 3.1937174797058105, 1579862668.155038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011953930407261435], 0, 1.3085525035858154, 1579862669.4138603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.010829604736758e-05], 0, 1.2732114791870117, 1579862670.674322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014000721362950774], 0, 1.4052059650421143, 1579862671.9553707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.248293114772348e-05], 0, 2.7886388301849365, 1579862674.687568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.75557329719332e-05], 0, 1.2856924533843994, 1579862675.949947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.721007363678084e-05], 0, 2.8637917041778564, 1579862678.8114598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002448525008542836], 0, 1.3650717735290527, 1579862680.0736055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011691023905772867], 0, 2.825063943862915, 1579862682.9316065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.784924627498485e-05], 0, 2.89790415763855, 1579862685.802921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001801737016723611], 0, 1.4049293994903564, 1579862687.0646415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00024069901032908961], 0, 1.4055747985839844, 1579862688.3295434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002917453388086643], 0, 3.647657632827759, 1579862691.2074206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.699138081873609e-05], 0, 1.2604191303253174, 1579862692.467199], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.521451603676264e-05], 0, 2.8693394660949707, 1579862695.319477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00032758611313499296], 0, 3.6888906955718994, 1579862698.2019365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.461377152956299e-05], 0, 2.8655755519866943, 1579862701.06451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.841887056268883e-05], 0, 2.0372323989868164, 1579862703.0561585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.292519306150034e-05], 0, 2.913114309310913, 1579862705.930592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.75243146787019e-05], 0, 2.906639814376831, 1579862708.7346342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.22913753779919e-05], 0, 2.8755393028259277, 1579862711.584433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.301129217861727e-05], 0, 2.8808844089508057, 1579862714.4210823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00021873999657815493], 0, 3.6376874446868896, 1579862717.2703094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001353763498089172], 0, 2.805349349975586, 1579862720.1043882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010815342601958462], 0, 1.233687162399292, 1579862721.3662796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.446798600337268e-05], 0, 1.2471389770507812, 1579862722.627566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00029492640460829494], 0, 3.224409341812134, 1579862725.481122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0003944386954601227], 0, 3.0797629356384277, 1579862728.3455355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007727072646604938], 0, 2.0810189247131348, 1579862729.614387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011212399474331731], 0, 1.2348713874816895, 1579862730.871744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011454967698628127], 0, 2.7695837020874023, 1579862735.632728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.432974028143674e-05], 0, 1.2804884910583496, 1579862736.8953474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00034414289866321695], 0, 3.5463740825653076, 1579862739.7449348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.85286813229877e-05], 0, 1.232595443725586, 1579862741.0023167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001320503624336464], 0, 2.9188125133514404, 1579862743.8784776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011602416094295693], 0, 2.901127576828003, 1579862746.7160442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018097235227785294], 0, 3.251325845718384, 1579862749.5750666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011519428355196771], 0, 2.8247060775756836, 1579862752.4182734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.066269878910192e-05], 0, 2.8679988384246826, 1579862755.2884235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00031925572831230283], 0, 3.5616655349731445, 1579862758.1707046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018871758591549294], 0, 3.2401413917541504, 1579862761.0323057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.147170197451878e-05], 0, 2.7405848503112793, 1579862763.7284646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[8.243437584655947e-05], 0, 2.8212552070617676, 1579862766.5685585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.759147214531704e-05], 0, 1.2546989917755127, 1579862767.8255663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0009163793424908425], 0, 1.9477922916412354, 1579862769.0945833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011723762348977695], 0, 1.3007469177246094, 1579862770.3585322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011141453157931468], 0, 2.8921873569488525, 1579862773.2009172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.959492919470371e-05], 0, 2.8773000240325928, 1579862776.05474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[9.663280224974571e-05], 0, 2.8339569568634033, 1579862778.91749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0006731168499791057], 0, 3.661508321762085, 1579862781.790376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002052293739527799], 0, 2.9248621463775635, 1579862784.669974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018813160371691385], 0, 1.3127110004425049, 1579862785.932249], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002968650325009181], 0, 3.007578134536743, 1579862788.8108778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002892160285961872], 0, 1.637465476989746, 1579862790.071909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.403201341269177e-05], 0, 1.2407395839691162, 1579862791.3299165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005192981080038572], 0, 4.234664440155029, 1579862794.208682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011383918168406717], 0, 1.3616981506347656, 1579862795.4720805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.893528708757133e-05], 0, 2.829916000366211, 1579862798.3080804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00033498307983367983], 0, 3.458841323852539, 1579862801.1791813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.3168165683746338, 1579862732.961617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.831015056256394e-05], 0, 1.2482428550720215, 1579862802.4785695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002783370972897846], 0, 3.1410484313964844, 1579862805.3347554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.456809771064967e-05], 0, 2.77424693107605, 1579862808.0666146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[5.668681098216813e-05], 0, 1.2920246124267578, 1579862809.3309171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.298404258468068e-05], 0, 2.7453067302703857, 1579862812.0764737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00024407359029126214], 0, 1.3240630626678467, 1579862813.3446913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0003763778956481048], 0, 3.138363838195801, 1579862816.2121222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004399241205673759], 0, 3.2556753158569336, 1579862819.0872421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00046658251231985126], 0, 1.6022653579711914, 1579862820.3574393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.682521573312097e-05], 0, 2.3518412113189697, 1579862822.696874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[7.097163248056409e-05], 0, 2.8195252418518066, 1579862825.4984682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0007091636242038217], 0, 1.9395620822906494, 1579862826.7659914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.706384356521738e-05], 0, 1.2905168533325195, 1579862828.025832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00033298832239422085], 0, 2.9768831729888916, 1579862830.8993468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.000145591336], 0, 1.3938066959381104, 1579862832.1635492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.682989740510973e-05], 0, 1.2421560287475586, 1579862833.4224808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.695224416478434e-05], 0, 2.867072105407715, 1579862836.2971241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018642212714816534], 0, 2.971970796585083, 1579862839.1566584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0006996188990030343], 0, 3.560457944869995, 1579862843.690111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020369759427630744], 0, 3.018092155456543, 1579862846.5589902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.615028808681293e-05], 0, 2.9158241748809814, 1579862849.4283326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.985325908808106e-05], 0, 1.259171962738037, 1579862850.6955607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0002753611538461538], 0, 2.9409213066101074, 1579862853.566342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005895796349028401], 0, 4.211216926574707, 1579862856.4132617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.071931012607403e-05], 0, 1.257965087890625, 1579862857.6781561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002376298356651648], 0, 1.3881111145019531, 1579862858.941319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.272444260424863e-05], 0, 2.8381154537200928, 1579862861.7766092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00014309238732695877], 0, 1.3173713684082031, 1579862863.0398664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.584526582071223e-05], 0, 2.8847286701202393, 1579862865.9045415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003382674440243646], 0, 3.466933012008667, 1579862868.7743344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[4.014915752093108e-05], 0, 2.7758991718292236, 1579862871.53914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001441415176538406], 0, 1.4083127975463867, 1579862872.8023522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0001748397520949721], 0, 1.3779525756835938, 1579862874.062846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.516799346885461e-05], 0, 2.8642117977142334, 1579862876.8996668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00030955241860015464], 0, 3.231128692626953, 1579862879.7548418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00040659997928769895], 0, 3.0202667713165283, 1579862882.6256938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011574495703068199], 0, 2.866668939590454, 1579862885.4619668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002022112517666061], 0, 1.4013841152191162, 1579862886.7234955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0003913885842015992], 0, 3.048299789428711, 1579862889.6033294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.742571797862002e-05], 0, 2.818695545196533, 1579862892.4383109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.015793621283756e-05], 0, 1.2332062721252441, 1579862893.6931744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.831609231232265e-05], 0, 2.8527681827545166, 1579862896.5254912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00040852470549898167], 0, 1.6548371315002441, 1579862897.791492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.606960249828884e-05], 0, 1.2801778316497803, 1579862899.0587623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.80721276851177e-05], 0, 2.826425075531006, 1579862901.8804674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002211372149635842], 0, 1.340163230895996, 1579862903.1442404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002434353116511794], 0, 1.4011950492858887, 1579862904.429558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011129959902091678], 0, 1.3544065952301025, 1579862905.6850967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.919917511040234e-05], 0, 2.855088233947754, 1579862908.5581493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.706367131864456e-05], 0, 2.8924124240875244, 1579862911.4257777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.557206654078551e-05], 0, 1.2396562099456787, 1579862912.6811454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001228260314966784], 0, 2.907132387161255, 1579862915.484808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011767532489358579], 0, 2.902144193649292, 1579862918.3391945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00022792140112830897], 0, 2.881512403488159, 1579862921.1523383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.767242522662272e-05], 0, 3.00364089012146, 1579862924.0023947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011475394441331391], 0, 1.3229198455810547, 1579862925.2808464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004614320912471396], 0, 3.2911550998687744, 1579862928.155495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.469819045635747e-05], 0, 2.79429292678833, 1579862930.9839592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001364952666326357], 0, 3.0595734119415283, 1579862936.80779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017828518626476759], 0, 3.3261382579803467, 1579862939.684065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.6258357303370785e-05], 0, 2.8523428440093994, 1579862942.4984763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.215288529855655e-05], 0, 2.879570245742798, 1579862945.356242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.198715808004279e-05], 0, 2.873901128768921, 1579862948.226025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003950511476411635], 0, 3.1450541019439697, 1579862951.1054146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012651573043912176], 0, 1.6550068855285645, 1579862952.6331265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.369711695969705e-05], 0, 2.7551629543304443, 1579862955.3932135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.090716271224559e-05], 0, 2.8461720943450928, 1579862958.2642698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00024101703593796598], 0, 3.126685857772827, 1579862961.1423109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026940873165985597], 0, 2.9400269985198975, 1579862962.7933586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010257527071823205], 0, 1.3204717636108398, 1579862964.0560482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006185437221157531], 0, 3.231020450592041, 1579862966.9348443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.183562910478548e-05], 0, 2.7660889625549316, 1579862969.685882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.771948067842343e-05], 0, 2.851686716079712, 1579862972.5514977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00032044152415026836], 0, 4.3172831535339355, 1579862975.4246047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.319128258706468e-05], 0, 2.8465399742126465, 1579862978.2483902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000139820377133403], 0, 3.1180591583251953, 1579862981.1097794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00021721780304459113], 0, 3.108689785003662, 1579862983.9809246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.357334194210797e-05], 0, 2.8733091354370117, 1579862986.841005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013286662287365813], 0, 3.432042121887207, 1579862989.707121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018091475073107966], 0, 4.0625598430633545, 1579862992.4764102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.824306440213472e-05], 0, 2.961588144302368, 1579862995.346368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.959112739887807e-05], 0, 2.8435986042022705, 1579862998.2188003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019580257911353975], 0, 2.94102144241333, 1579863001.0839853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.422816406281216e-05], 0, 2.8917393684387207, 1579863003.9423473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.139272606324972e-05], 0, 1.3542804718017578, 1579863005.3229468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.649292208016587e-05], 0, 1.2268989086151123, 1579863006.5816298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001535109119282161], 0, 3.243537187576294, 1579863009.3907518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002413065786300048], 0, 3.135507822036743, 1579863011.924515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019997198859170997], 0, 2.9989919662475586, 1579863014.7419584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006173826055045872], 0, 3.2622275352478027, 1579863017.622346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017476080670508122], 0, 1.3609647750854492, 1579863018.8831465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.993421959168384e-05], 0, 2.877108573913574, 1579863021.730275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003173736594217348], 0, 4.323145866394043, 1579863024.5697706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012341010809983156], 0, 3.433105230331421, 1579863027.4425035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013116326565963386], 0, 2.9897708892822266, 1579863030.2876368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021748831906245766], 0, 3.2998878955841064, 1579863033.1500533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.94639611740665e-05], 0, 2.9184975624084473, 1579863036.01514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014336352119967866], 0, 3.4098637104034424, 1579863038.8795483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00023245790123990772], 0, 3.2673208713531494, 1579863041.7533262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001364160956138118], 0, 2.9400510787963867, 1579863044.616187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015713020554136372], 0, 3.550421714782715, 1579863047.4679472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001885053989451874], 0, 1.4256868362426758, 1579863048.7322633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.12297585889923e-05], 0, 2.837054491043091, 1579863051.576802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.6497221390322504e-05], 0, 2.7101471424102783, 1579863054.2714796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.786039782571769e-05], 0, 2.9124720096588135, 1579863057.115463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.136190303665736e-05], 0, 2.928046941757202, 1579863059.930594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017108810484046016], 0, 4.110388278961182, 1579863064.8570135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001366825700466695], 0, 2.878085136413574, 1579863067.721109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016157374164989938], 0, 3.3976693153381348, 1579863070.5829704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.214492046765634e-05], 0, 2.8841800689697266, 1579863073.4556487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013901139023481178], 0, 3.415409564971924, 1579863076.7224627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.306870963581967e-05], 0, 2.840117931365967, 1579863079.5824947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00029042431657018815], 0, 3.1234130859375, 1579863082.4464746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.36384004592968e-05], 0, 2.8767294883728027, 1579863085.302568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018366619401456532], 0, 2.9766478538513184, 1579863088.1741102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.434757964726965e-05], 0, 1.2169859409332275, 1579863089.4295897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.192677716730112e-05], 0, 2.8305230140686035, 1579863092.2383444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.275045460327556e-05], 0, 2.8267319202423096, 1579863095.0502062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030050293521812393], 0, 3.1141364574432373, 1579863097.9052343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001323448488295199], 0, 1.3981316089630127, 1579863099.1679194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.724695489659804e-05], 0, 2.837336778640747, 1579863102.0301542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002007700577849117], 0, 1.5815715789794922, 1579863103.291393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.578903808052834e-05], 0, 3.1588778495788574, 1579863106.1643808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00032892982652432765], 0, 4.296902894973755, 1579863109.0225136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001323607239657038], 0, 3.1999027729034424, 1579863111.856099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4064997090551005e-05], 0, 2.7288498878479004, 1579863114.574737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.168721785318507e-05], 0, 2.89270281791687, 1579863117.4408386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00032505546037371136], 0, 2.577545166015625, 1579863118.714671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.487784460532461e-05], 0, 2.8960187435150146, 1579863121.5678518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0007875510507069723], 0, 3.4221389293670654, 1579863124.4514594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 1.4611284732818604, 1579863061.974238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003222120120845921], 0, 4.3481621742248535, 1579863127.352688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.680448236384452e-05], 0, 2.8437485694885254, 1579863130.186511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020242100250846608], 0, 3.0644989013671875, 1579863133.0624135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00026581028150843533], 0, 3.036559581756592, 1579863135.9252455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002974491545857988], 0, 3.521244764328003, 1579863138.7930791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00021069531917577796], 0, 1.351679801940918, 1579863140.0524464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016008025077834687], 0, 2.9842123985290527, 1579863142.8948278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003575826987550022], 0, 3.9095706939697266, 1579863145.7647321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030342906790820166], 0, 3.15053129196167, 1579863148.6345925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019464350175015088], 0, 3.020838737487793, 1579863151.504887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.367038557547989e-05], 0, 2.8835489749908447, 1579863154.3680546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0004897138724179829], 0, 3.5270779132843018, 1579863157.2446585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00022982172773826457], 0, 3.497713804244995, 1579863160.1232662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.783249023682939e-05], 0, 2.891228437423706, 1579863162.9874907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00035774619130048824], 0, 3.857628107070923, 1579863165.8621337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015945542379842381], 0, 3.2169277667999268, 1579863168.4521642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.2994613150611855e-05], 0, 2.8848464488983154, 1579863171.280905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.155809412525017e-05], 0, 2.777019500732422, 1579863173.992381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.7676397879729484e-05], 0, 2.8417394161224365, 1579863176.8000388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00019880058851435705], 0, 2.9230926036834717, 1579863179.640323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.182686472778287e-05], 0, 2.745462417602539, 1579863182.406985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003591564245660881], 0, 3.1502814292907715, 1579863185.2801323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014224478378378378], 0, 2.8938252925872803, 1579863188.1264482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003261960600899743], 0, 2.8543007373809814, 1579863191.674235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.757048597768074e-05], 0, 2.8261494636535645, 1579863194.5211499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002972474131080579], 0, 3.476153612136841, 1579863197.3765433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020509859943834566], 0, 3.034050703048706, 1579863200.2393486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00022811779130434782], 0, 2.9156997203826904, 1579863203.0843687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.307212844887549e-05], 0, 2.876809597015381, 1579863205.971962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00024723352913216806], 0, 3.012057065963745, 1579863208.8439941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003208726453985291], 0, 4.371689558029175, 1579863211.7189178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00020991962033545703], 0, 2.9423880577087402, 1579863214.596556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015540041222555372], 0, 3.554791212081909, 1579863217.4592009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030340083616504855], 0, 1.8496904373168945, 1579863218.725262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.730691123078569e-05], 0, 2.8621671199798584, 1579863221.5819705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014152243016365688], 0, 1.5157485008239746, 1579863222.8456664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011328984747439068], 0, 3.4004485607147217, 1579863225.7020674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010121882228934617], 0, 2.825124979019165, 1579863228.5610654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030405215669602185], 0, 1.9633500576019287, 1579863229.8253498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018119861073946845], 0, 1.447638750076294, 1579863231.0884838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.280544622772106e-05], 0, 2.7415592670440674, 1579863233.7998145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000217527095412595], 0, 3.062384843826294, 1579863236.6571002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.310070470920515e-05], 0, 2.8419158458709717, 1579863239.5267622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.633987435997245e-05], 0, 2.7690227031707764, 1579863242.306387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.0761137412293e-05], 0, 3.488884925842285, 1579863245.183496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002600165023400936], 0, 1.5044989585876465, 1579863246.4433236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.260170949832242e-05], 0, 2.7843194007873535, 1579863249.2365863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015290685585410806], 0, 3.3262317180633545, 1579863252.0504682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.0509291394534724e-05], 0, 2.7502567768096924, 1579863254.8181446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002597506580996885], 0, 1.5790443420410156, 1579863256.0808723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00026295198786181143], 0, 3.0309813022613525, 1579863257.7526896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013610592969283275], 0, 3.0903983116149902, 1579863260.5962422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006232283046664096], 0, 3.396916627883911, 1579863263.4785924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00029653916362281025], 0, 3.5277764797210693, 1579863266.3190646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001477869055907951], 0, 1.9734454154968262, 1579863267.584322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00020903303716851115], 0, 1.3517513275146484, 1579863268.8435128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010040336950984656], 0, 3.454582691192627, 1579863271.717823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031642325123347145], 0, 4.3158252239227295, 1579863274.5825284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.083860112880779e-05], 0, 2.438171863555908, 1579863276.8967445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.397842554799698e-05], 0, 2.6558125019073486, 1579863279.4155045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003605388798302435], 0, 4.041513681411743, 1579863282.289516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002034808079107505], 0, 1.375412940979004, 1579863283.5545974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010047605722478495], 0, 2.953792095184326, 1579863286.4248202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019009751100569261], 0, 1.4122087955474854, 1579863287.6842966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012666372007410988], 0, 3.2614452838897705, 1579863290.4880402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001982615582639715], 0, 1.3821401596069336, 1579863291.7472286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.981975581220375e-05], 0, 2.85394287109375, 1579863294.5738337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.656476758094452e-05], 0, 2.869300127029419, 1579863297.4417095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013522019967598218], 0, 1.4096686840057373, 1579863298.704205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010043916660452399], 0, 2.963813304901123, 1579863301.5782366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003071507202312139], 0, 3.4458720684051514, 1579863304.4235077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00026763618017270013], 0, 3.088886260986328, 1579863309.4048207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.469958608793324e-05], 0, 2.871650457382202, 1579863312.2711582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00024350869783628385], 0, 3.004021644592285, 1579863315.1400917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00031762115791543754], 0, 3.067462921142578, 1579863318.0170803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001946480428098852], 0, 1.318812370300293, 1579863319.2796307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.187921122553609e-05], 0, 2.8330185413360596, 1579863322.1459835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003140049299437221], 0, 3.4467430114746094, 1579863325.0255551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00025996523546558705], 0, 3.0979506969451904, 1579863327.8813994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.46346092739838e-05], 0, 1.2286863327026367, 1579863329.1407535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011128836988741628], 0, 2.743436813354492, 1579863331.9294367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014672135097981866], 0, 1.4246859550476074, 1579863333.1942542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.74151381098848e-05], 0, 3.4036784172058105, 1579863336.069119], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020369501442125238], 0, 3.0532386302948, 1579863338.936835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.80874831176449e-05], 0, 2.83267879486084, 1579863341.7572527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001800860997767857], 0, 3.4522976875305176, 1579863344.6316211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.360027427624424e-05], 0, 3.3698620796203613, 1579863347.507043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001653399685928359], 0, 3.0031185150146484, 1579863350.3740335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00025193381945537544], 0, 4.152227401733398, 1579863353.2355776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.044396361671469e-05], 0, 1.408508539199829, 1579863354.5028183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00020988878865640215], 0, 3.1354820728302, 1579863357.3486278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.758424944264502e-05], 0, 2.862351894378662, 1579863360.205248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000179582887972755], 0, 1.3199989795684814, 1579863361.4634588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.706624317235637e-05], 0, 2.8801002502441406, 1579863364.3230312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.670412151185016e-05], 0, 2.9220778942108154, 1579863367.1784904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003204540612204333], 0, 4.371790409088135, 1579863370.0502367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015724340667606958], 0, 1.981257677078247, 1579863371.3143997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015276151426142802], 0, 2.932029962539673, 1579863374.1868439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.865439164756812e-05], 0, 2.894853353500366, 1579863377.0503469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.622774514712521e-05], 0, 2.9030380249023438, 1579863379.916406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.627703404735971e-05], 0, 2.9307656288146973, 1579863382.8136327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00031224572068765696], 0, 3.0685651302337646, 1579863385.6923933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00017432773512163335], 0, 3.2243869304656982, 1579863388.554254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.646801741210872e-05], 0, 1.275270938873291, 1579863389.817365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011856976271061188], 0, 2.829420566558838, 1579863392.669604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.520308638914874e-05], 0, 2.92616605758667, 1579863395.5318122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.512003739638282e-05], 0, 1.2334513664245605, 1579863396.8041956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002970776763401109], 0, 3.5795278549194336, 1579863399.66956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019674500982125317], 0, 1.4209086894989014, 1579863400.9275098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.436365501559938e-05], 0, 2.8324577808380127, 1579863403.7689345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.957429115746723e-05], 0, 2.9719903469085693, 1579863406.6386034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.664666593633734e-05], 0, 2.858783483505249, 1579863409.5064974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.9748483915085925e-05], 0, 1.309967279434204, 1579863410.7751184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.774039909721926e-05], 0, 2.8235883712768555, 1579863413.6084073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014431517850045167], 0, 3.367262601852417, 1579863416.4561417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012520720195971692], 0, 3.4408938884735107, 1579863419.3232465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012747333766730402], 0, 1.662790298461914, 1579863420.5864465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012440332928039704], 0, 1.4078612327575684, 1579863421.8482423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.663544181239406e-05], 0, 2.8552052974700928, 1579863424.7126746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001438853829073772], 0, 3.0934436321258545, 1579863429.9535184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.741334345479082e-05], 0, 2.9253461360931396, 1579863432.8339007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.950413815023727e-05], 0, 2.743910789489746, 1579863435.6023393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.337276512783522e-05], 0, 2.7803795337677, 1579863438.4207044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00029325403750227565], 0, 3.7580463886260986, 1579863441.291215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.0968330803961e-05], 0, 2.846242904663086, 1579863444.1495013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008155840192405064], 0, 3.424586057662964, 1579863447.024658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.236838954288335e-05], 0, 2.841381788253784, 1579863449.895743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018319597048138054], 0, 2.9282970428466797, 1579863452.7658987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.683852457300538e-05], 0, 2.7768664360046387, 1579863455.5289578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.933875806629226e-05], 0, 2.8841402530670166, 1579863458.4011812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00022803044019138754], 0, 1.3389077186584473, 1579863459.6642327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006189838511289705], 0, 3.2750213146209717, 1579863462.5477247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0005927107523914643], 0, 3.1815152168273926, 1579863465.4226627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.565838009831992e-05], 0, 2.8081672191619873, 1579863468.2428672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.0214982286271863e-05], 0, 2.9971742630004883, 1579863471.0939295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.18945242371998e-05], 0, 2.7753608226776123, 1579863473.8515224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013208420364591887], 0, 3.2457339763641357, 1579863476.7167718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001398983204735376], 0, 1.5307116508483887, 1579863477.9835422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012654537246456263], 0, 3.045346975326538, 1579863480.8621037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013506167525286582], 0, 1.6322801113128662, 1579863482.1239133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010686052595044853], 0, 1.3230886459350586, 1579863483.3871918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018423799613402064], 0, 1.404325246810913, 1579863484.646833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.905022267251636e-05], 0, 2.924095630645752, 1579863487.4700203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015184515608867292], 0, 1.6830947399139404, 1579863488.7310069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.441271156386342e-05], 0, 2.8782219886779785, 1579863491.593415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.120278204982369e-05], 0, 2.9017584323883057, 1579863494.4617894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002957813507021434], 0, 3.392974376678467, 1579863497.3156142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002547847430247305], 0, 4.123086452484131, 1579863500.1823635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.646028229639519e-05], 0, 2.902677536010742, 1579863503.0488656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00029104853226097956], 0, 3.146436929702759, 1579863505.9165065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0004597368102517985], 0, 2.172048330307007, 1579863507.713783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.807116665654787e-05], 0, 2.896294593811035, 1579863510.5842054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.784233682983683e-05], 0, 1.257045030593872, 1579863511.8427455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.482700835085433e-05], 0, 2.6963796615600586, 1579863514.54563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.970969417715273e-05], 0, 2.999390125274658, 1579863517.4183269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002025035011924187], 0, 3.077535629272461, 1579863520.28594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.5858282786981556e-05], 0, 2.849785089492798, 1579863523.0133996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001348099151269721], 0, 3.2129781246185303, 1579863525.8619933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.547610706254987e-05], 0, 2.65380859375, 1579863528.5018008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00032680425552050475], 0, 2.757046937942505, 1579863529.8010035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015615751376593054], 0, 3.5257225036621094, 1579863532.66145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012679260626003211], 0, 3.3524539470672607, 1579863535.4802566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002476728843587843], 0, 1.5485553741455078, 1579863536.745406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.554600688534405e-05], 0, 2.76808500289917, 1579863539.488076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.120945736493472e-05], 0, 2.8335843086242676, 1579863542.3318453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.000124601741252646], 0, 1.3943521976470947, 1579863543.5960612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003066577703056769], 0, 3.2667694091796875, 1579863546.265459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.652714032815199e-05], 0, 1.2208797931671143, 1579863549.9875028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006730776598582743], 0, 3.8638992309570312, 1579863552.8713758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.730518772877811e-05], 0, 1.2195932865142822, 1579863554.1311896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002662654477140482], 0, 4.127268552780151, 1579863556.9901047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.4628184527714e-05], 0, 2.82977294921875, 1579863559.7945604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016973114904953918], 0, 2.1664321422576904, 1579863561.2371807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019833572364039953], 0, 3.011521100997925, 1579863564.1024072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.54158906590197e-05], 0, 2.848480701446533, 1579863566.9597278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000294024314474651], 0, 3.4764788150787354, 1579863569.8154535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014682497682264926], 0, 1.494337558746338, 1579863571.079188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001239224736034377], 0, 3.4198577404022217, 1579863573.95119], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002651335621710526], 0, 3.145644426345825, 1579863576.8241832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.027251047729918e-05], 0, 2.8366644382476807, 1579863579.6256971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016368378592471357], 0, 1.3617579936981201, 1579863580.882179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000144406321230052], 0, 3.4408998489379883, 1579863583.749354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012638135611510792], 0, 3.0697731971740723, 1579863586.6261954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.033338051669884e-05], 0, 2.7454850673675537, 1579863589.3513346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.586143129144507e-05], 0, 1.3148136138916016, 1579863590.6117992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4698287718242024e-05], 0, 2.6409146785736084, 1579863593.2681308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00030697839429883296], 0, 3.4713289737701416, 1579863596.1303074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.721587455977926e-05], 0, 2.8310446739196777, 1579863598.933764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.116100352179346e-05], 0, 2.856825113296509, 1579863601.801735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.309811711676553e-05], 0, 2.8737404346466064, 1579863604.6752384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.696967279840186e-05], 0, 2.856926202774048, 1579863607.5333312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.258909192457471e-05], 0, 2.852066993713379, 1579863610.3970845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.988411940621484e-05], 0, 2.870166778564453, 1579863613.2658343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00022208712231014854], 0, 3.0203263759613037, 1579863616.116669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003176055904182211], 0, 3.171359062194824, 1579863618.9927425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020738119216393865], 0, 3.105485677719116, 1579863621.8600824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020268353263077705], 0, 3.0887441635131836, 1579863624.7066529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.059311419561162e-05], 0, 2.8438103199005127, 1579863627.5356302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015148992433414044], 0, 1.498016595840454, 1579863628.800051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006198268398002305], 0, 3.2541630268096924, 1579863631.6778817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013270485884691848], 0, 1.4404857158660889, 1579863632.9391332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001837181320374106], 0, 1.496976613998413, 1579863634.201218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.902023849669082e-05], 0, 1.309288740158081, 1579863635.4652944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010821977963903598], 0, 1.4302306175231934, 1579863636.7224479], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.434704752484358e-05], 0, 2.9772818088531494, 1579863639.596525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012687919407454101], 0, 2.958968162536621, 1579863642.459389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001484154188373804], 0, 1.4351725578308105, 1579863643.7226193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006714684399168399], 0, 3.8316450119018555, 1579863646.6028273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006060266194057916], 0, 4.3925793170928955, 1579863649.4815483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017559360762100926], 0, 1.8218274116516113, 1579863650.7662716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002036819110882252], 0, 1.6763246059417725, 1579863652.2148175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.6205723954877235e-05], 0, 2.9072582721710205, 1579863655.083546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003062339659047619], 0, 3.1160755157470703, 1579863657.9460492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.480605025255796e-05], 0, 1.2614655494689941, 1579863659.2019591], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002974491377390013], 0, 3.510566473007202, 1579863662.0591362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010113261052767218], 0, 2.8634915351867676, 1579863667.1858447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015763449104899498], 0, 1.9332771301269531, 1579863668.4547482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001969989099902296], 0, 2.923922538757324, 1579863671.3249483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020101415051173994], 0, 1.3840954303741455, 1579863672.5844111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.919672619098574e-05], 0, 2.860055685043335, 1579863675.4574637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.9488438115580866e-05], 0, 1.2832002639770508, 1579863676.714966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012374321608542017], 0, 3.0362918376922607, 1579863679.580338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00023139127926107662], 0, 3.0424954891204834, 1579863682.4377892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019056150247524753], 0, 1.4570825099945068, 1579863683.6995418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.2293979220659e-05], 0, 2.758089542388916, 1579863686.4836185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.35581207554191e-05], 0, 1.3999698162078857, 1579863687.7482586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002937931744495064], 0, 2.9919373989105225, 1579863690.5208948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018209338403256812], 0, 2.9663147926330566, 1579863693.3900461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012733386448004068], 0, 1.4713554382324219, 1579863694.6514814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.146687492841598e-05], 0, 2.889246940612793, 1579863697.5137236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.8837672774486145e-05], 0, 2.957930326461792, 1579863700.37194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00029730872325754753], 0, 3.5255019664764404, 1579863703.2175775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002969086533605644], 0, 3.501061201095581, 1579863706.0706406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.936186691520208e-05], 0, 1.3562896251678467, 1579863707.3323672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.000245339883699493], 0, 2.946244716644287, 1579863710.1807077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015899846361829028], 0, 2.886233329772949, 1579863713.0264528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002547213133471536], 0, 4.097299337387085, 1579863715.873901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016307033352534563], 0, 2.924126625061035, 1579863718.4292932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.911022116764432e-05], 0, 2.8392574787139893, 1579863721.199339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002917205], 0, 3.366056203842163, 1579863724.055801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019589054427619624], 0, 3.0321314334869385, 1579863726.9303575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.360731587270212e-05], 0, 2.834848165512085, 1579863729.7929356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015550280955334986], 0, 1.4821538925170898, 1579863731.057533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.786199918143296e-05], 0, 2.881596326828003, 1579863733.929754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010650936554732946], 0, 2.939441204071045, 1579863736.798218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.742187730478679e-05], 0, 2.9079251289367676, 1579863739.6541758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.315187799306869e-05], 0, 2.8445568084716797, 1579863742.506632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019860277661280375], 0, 3.0778446197509766, 1579863745.3729608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.350077959051624e-05], 0, 2.8353021144866943, 1579863748.2015448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001564177635283078], 0, 1.9084584712982178, 1579863749.4631205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.643970222937474e-05], 0, 2.865004062652588, 1579863752.3348408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.823078403145414e-05], 0, 2.884671449661255, 1579863755.119051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00019405695073235684], 0, 3.101560115814209, 1579863757.9785159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006066438090566039], 0, 4.334194183349609, 1579863760.8512707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.458633531070128e-05], 0, 2.852444887161255, 1579863763.7153063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00032104802801384953], 0, 2.5186431407928467, 1579863765.0027986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011067470284149264], 0, 2.982147216796875, 1579863767.8814921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.729487929335586e-05], 0, 2.808281421661377, 1579863770.7017498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013611589361991563], 0, 1.3022127151489258, 1579863771.9584155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.21681829944547e-05], 0, 2.938178062438965, 1579863774.824396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.259064332706766e-05], 0, 2.8039867877960205, 1579863777.6403692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00035498939033539275], 0, 3.1498239040374756, 1579863780.5095422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.172175212486478e-05], 0, 2.8446078300476074, 1579863783.3596077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.864587588436204e-05], 0, 3.38954758644104, 1579863788.6323388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.375347999681542e-05], 0, 2.837796211242676, 1579863791.4815717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006746242848788639], 0, 3.8868408203125, 1579863794.3633223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.264366952889301e-05], 0, 2.9093966484069824, 1579863797.2437758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002654443713858425], 0, 4.1297197341918945, 1579863800.0948036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002023974860549717], 0, 1.4429192543029785, 1579863801.3598511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013873700749031425], 0, 3.125173807144165, 1579863804.2310202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00019349374017835625], 0, 2.9312868118286133, 1579863807.0920877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.408824500835256e-05], 0, 2.9079976081848145, 1579863809.9600346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00025603251806068393], 0, 2.966595411300659, 1579863812.80563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003266917871690428], 0, 4.339927673339844, 1579863815.6651344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001267387414158875], 0, 3.2919514179229736, 1579863818.537198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015461292478764478], 0, 1.9025623798370361, 1579863819.8004742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018570354501330828], 0, 1.6620004177093506, 1579863821.244034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.45982213709013e-05], 0, 2.8242294788360596, 1579863824.03791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.966336390775754e-05], 0, 2.937554359436035, 1579863826.8996115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.216356525864015e-05], 0, 2.807368516921997, 1579863829.74662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002977024584729982], 0, 4.3818886280059814, 1579863832.5967457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.177516767267727e-05], 0, 2.882553815841675, 1579863835.4729578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.687119453694726e-05], 0, 2.788134813308716, 1579863838.2958632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003491050570934256], 0, 3.159402847290039, 1579863841.1728084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.296036738221579e-05], 0, 2.829200506210327, 1579863843.9683516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.022501198145583e-05], 0, 1.2932846546173096, 1579863845.226193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.591667279667677e-05], 0, 2.862055540084839, 1579863848.069578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019596687568519967], 0, 1.4287590980529785, 1579863849.3281662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016098397078182696], 0, 1.9740924835205078, 1579863850.5947645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0005848745496736766], 0, 3.309964179992676, 1579863853.4740703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.652358689600731e-05], 0, 2.906730890274048, 1579863856.325271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.495813537485434e-05], 0, 1.3361573219299316, 1579863857.5938866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003254191077359255], 0, 4.350387811660767, 1579863860.4642298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.961639819209973e-05], 0, 2.9754786491394043, 1579863863.4054751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.978991604048936e-05], 0, 2.918370246887207, 1579863866.2668002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029940898395318106], 0, 4.288111686706543, 1579863869.0999088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012586724943097088], 0, 3.316312789916992, 1579863871.958554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.182521758730884e-05], 0, 3.4957385063171387, 1579863874.8290985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013233671886966856], 0, 1.5797672271728516, 1579863876.0933762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000606352407756024], 0, 4.4087018966674805, 1579863878.968196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001833011672990063], 0, 2.003302812576294, 1579863880.2467322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016054543452260288], 0, 3.4760022163391113, 1579863883.0757113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00022676043792478476], 0, 1.3654963970184326, 1579863884.340239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.286021295751709e-05], 0, 2.909850597381592, 1579863887.2085257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008224969418960245], 0, 3.568302869796753, 1579863890.0907614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019122419751908397], 0, 1.4044840335845947, 1579863891.3520212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.642602076552265e-05], 0, 2.8743553161621094, 1579863894.2188158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023886259040647876], 0, 3.3263375759124756, 1579863896.9657748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.872845085570734e-05], 0, 1.2574069499969482, 1579863898.2281682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013404408159443552], 0, 1.436077356338501, 1579863899.492282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.651874582793091e-05], 0, 2.853722333908081, 1579863902.321193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.77445798188983e-05], 0, 2.845358371734619, 1579863907.2891707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019499205933640106], 0, 2.9473180770874023, 1579863910.1574848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.394374140575079e-05], 0, 1.2374072074890137, 1579863911.4130626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0005960471756906077], 0, 4.188600063323975, 1579863914.2975476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002152980780298838], 0, 3.1109201908111572, 1579863916.7255454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003050114520963764], 0, 3.11360502243042, 1579863919.5860934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.172193066921606e-05], 0, 2.8384432792663574, 1579863922.4531083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.463499478196049e-05], 0, 1.2601978778839111, 1579863923.7100825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.208521794276876e-05], 0, 2.8543031215667725, 1579863926.5666366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.666032802745276e-05], 0, 2.836536407470703, 1579863929.4300742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.988945538114648e-05], 0, 2.834458351135254, 1579863932.2925522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.844151797642854e-05], 0, 2.8355910778045654, 1579863935.153049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.570573682032607e-05], 0, 2.8313255310058594, 1579863937.9773235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.795279310533815e-05], 0, 1.5401995182037354, 1579863939.4776618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019501833138401561], 0, 1.3343276977539062, 1579863940.73985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003226867182261829], 0, 3.0458321571350098, 1579863943.4681034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.708536746427202e-05], 0, 2.8090903759002686, 1579863946.297857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013388489457931494], 0, 2.8974480628967285, 1579863949.159299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001242364582239382], 0, 2.99458384513855, 1579863952.0261412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00022669579562043798], 0, 3.1513421535491943, 1579863954.8995612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015410593381720943], 0, 3.5200932025909424, 1579863957.7754426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012833605542725174], 0, 1.4499061107635498, 1579863959.0394287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.3293229253026604e-05], 0, 2.826256513595581, 1579863961.8508444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001585002253164557], 0, 1.6915924549102783, 1579863963.117166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020881388289218853], 0, 3.012753963470459, 1579863965.991932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.873431615362064e-05], 0, 1.2823688983917236, 1579863967.2501118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.3330496994268135e-05], 0, 2.7477774620056152, 1579863970.0129182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003020978698424606], 0, 3.0952088832855225, 1579863972.8848512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003173106861974046], 0, 4.193018198013306, 1579863975.7670922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.831817117941212e-05], 0, 2.8364176750183105, 1579863978.6343033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029724105927977836], 0, 3.4193954467773438, 1579863981.501794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.245415352306467e-05], 0, 1.2483422756195068, 1579863982.7666051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.000514274557445e-05], 0, 2.903686285018921, 1579863985.6369786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00012522632343035843], 0, 2.3907806873321533, 1579863987.9359171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00025564289565356346], 0, 4.16800594329834, 1579863990.791326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016602549615704198], 0, 3.2732226848602295, 1579863993.6412446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.607172576693652e-05], 0, 2.922290086746216, 1579863996.511093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.920421190990093e-05], 0, 3.4141623973846436, 1579863999.3793235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015702612306478652], 0, 3.5349581241607666, 1579864002.2217011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013918580273707492], 0, 1.598301887512207, 1579864003.4897854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.568430357396786e-05], 0, 2.6949706077575684, 1579864006.1847813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001932484385356455], 0, 1.5631358623504639, 1579864007.449538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015450444149428836], 0, 1.8620796203613281, 1579864008.7118168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.894350441115519e-05], 0, 2.8995325565338135, 1579864011.617375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006121972403189066], 0, 3.3762331008911133, 1579864014.4937835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.072745476827094e-05], 0, 2.814073085784912, 1579864017.315164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.441225071265012e-05], 0, 2.895730972290039, 1579864020.1502428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.137533209496195e-05], 0, 2.804119348526001, 1579864022.95404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017976212905027934], 0, 3.3239645957946777, 1579864027.463879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.865917472024415e-05], 0, 2.7476019859313965, 1579864030.22482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020784460174003375], 0, 3.007769823074341, 1579864033.0774138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.163036013572763e-05], 0, 2.8507297039031982, 1579864035.9534185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00022665041285649618], 0, 1.3841195106506348, 1579864037.2115726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001550204056019808], 0, 1.2857553958892822, 1579864038.4718218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.131683076578594e-05], 0, 2.8095154762268066, 1579864041.302316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001746485485165794], 0, 1.3103277683258057, 1579864042.5590365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019276483976580236], 0, 2.925905227661133, 1579864045.425466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006208964925558312], 0, 1.702563762664795, 1579864046.6919038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00021268374516510984], 0, 2.9469809532165527, 1579864049.5708153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000355206472863107], 0, 3.813384532928467, 1579864052.4549747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013187171270582452], 0, 2.8864288330078125, 1579864055.315945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015428456383083112], 0, 2.861314535140991, 1579864058.1237464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002166272271450184], 0, 1.520289421081543, 1579864059.3896334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026340288771466315], 0, 4.037607908248901, 1579864062.2349992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.291525788219649e-05], 0, 2.809908390045166, 1579864067.8844745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7551880271017206e-05], 0, 2.2057273387908936, 1579864070.0556986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.249918234274259e-05], 0, 2.753675937652588, 1579864072.8500319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001058633015439904], 0, 3.016166925430298, 1579864075.6843648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.361706500723589e-05], 0, 3.413393020629883, 1579864078.5636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.367777609467456e-05], 0, 2.876185417175293, 1579864081.3928711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.152032182869154e-05], 0, 2.672015905380249, 1579864084.0799167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4494606854360985e-05], 0, 2.8186562061309814, 1579864086.9280808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.778396302680854e-05], 0, 2.8468852043151855, 1579864089.7803643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.26188442370152e-05], 0, 2.742050886154175, 1579864092.5685275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.887330130947186e-05], 0, 3.3537373542785645, 1579864095.383272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.582082430561212e-05], 0, 3.260990619659424, 1579864098.2600067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1976111855195875e-05], 0, 2.7588841915130615, 1579864100.9331307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.806680748405727e-05], 0, 2.7925221920013428, 1579864103.7486024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011990260750567706], 0, 1.5387873649597168, 1579864105.0137286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.264383594768304e-05], 0, 3.05456280708313, 1579864107.8834286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9985563286411953e-05], 0, 2.492252826690674, 1579864110.3915575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001348115583935473], 0, 4.142557144165039, 1579864113.2521017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.217200864652986e-05], 0, 2.940725564956665, 1579864116.1260474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.925553163957709e-05], 0, 1.423565149307251, 1579864117.389856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.627371667351129e-05], 0, 2.9508330821990967, 1579864120.2606614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.023758563589475e-05], 0, 2.7897396087646484, 1579864123.0408251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.084733773141467e-05], 0, 2.669210910797119, 1579864125.717077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.953913146880694e-05], 0, 3.262219190597534, 1579864128.5931818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.132490302164554e-05], 0, 2.845435380935669, 1579864131.401272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.107682447030364e-05], 0, 2.646354913711548, 1579864134.0732493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.422574249877029e-05], 0, 2.733891487121582, 1579864136.806563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010368641394573097], 0, 2.938880205154419, 1579864139.6800382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.435915732059142e-05], 0, 2.7252728939056396, 1579864142.3907945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00031210613605573833], 0, 3.2333080768585205, 1579864145.2623985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015218745085227275], 0, 3.524949073791504, 1579864148.1284468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.425408742396378e-05], 0, 3.067568063735962, 1579864150.9370766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.46874714365612e-05], 0, 3.065455913543701, 1579864153.8149652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.80160823590543e-05], 0, 2.8438069820404053, 1579864156.6735504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016152210240163518], 0, 4.217339992523193, 1579864159.4942486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012664313257432005], 0, 1.3907191753387451, 1579864160.7556696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001037942030293599], 0, 1.4714570045471191, 1579864162.0136216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.590097010323725e-05], 0, 2.7803282737731934, 1579864164.4658895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011925324069089279], 0, 3.034182071685791, 1579864167.306459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.515430238961549e-05], 0, 2.4808456897735596, 1579864169.6096957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.92159104240813e-05], 0, 3.3034558296203613, 1579864172.4826303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.338862944360735e-05], 0, 3.966197967529297, 1579864175.1620774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.225394947108414e-05], 0, 2.7701034545898438, 1579864177.9671752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.203960829359919e-05], 0, 2.023282766342163, 1579864179.3655722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.94626450805009e-05], 0, 1.417111873626709, 1579864180.6291196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010018899270437737], 0, 1.3239574432373047, 1579864181.89195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.206137654991143e-05], 0, 3.3344011306762695, 1579864184.7613642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017131516363051865], 0, 4.058441400527954, 1579864187.6124277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00041964779541308315], 0, 3.3824031352996826, 1579864192.7760983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.66319769617276e-05], 0, 2.602621078491211, 1579864195.357954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9833124756180088e-05], 0, 2.6729750633239746, 1579864198.04021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031789920476190477], 0, 3.309691905975342, 1579864200.8973448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018239184556547076], 0, 1.528270959854126, 1579864202.160491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.622748620535714e-05], 0, 2.8650412559509277, 1579864205.029065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.147204328166733e-05], 0, 2.647968053817749, 1579864207.7092881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010241396749057929], 0, 2.931962490081787, 1579864210.5589857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.988608105513164e-05], 0, 3.461801767349243, 1579864213.3795495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.067264055646396e-05], 0, 2.757093906402588, 1579864216.1719797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014290095459088963], 0, 1.508422613143921, 1579864217.4298022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014805934560935578], 0, 4.092880725860596, 1579864220.0405836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2883816665951326e-05], 0, 2.7500295639038086, 1579864222.770079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.401675139468482e-05], 0, 2.76672625541687, 1579864225.5350018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.192864318956204e-05], 0, 2.7450108528137207, 1579864228.2777598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.752245516025233e-05], 0, 2.7490413188934326, 1579864230.982291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9425309945504088e-05], 0, 2.4007561206817627, 1579864233.4055536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.966793366243275e-05], 0, 3.0254740715026855, 1579864236.2821305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.745477780742825e-05], 0, 2.758615016937256, 1579864239.0328488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.2437079933514656e-05], 0, 2.7287256717681885, 1579864241.7251012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.452648416408424e-05], 0, 3.450134754180908, 1579864244.5904493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.049820879575734e-05], 0, 2.8274271488189697, 1579864247.3759446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.152975315748064e-05], 0, 2.722259998321533, 1579864250.0959413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015133786020898052], 0, 3.501218557357788, 1579864252.9607308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.772983561142299e-05], 0, 2.9461638927459717, 1579864255.8066945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.370747307083992e-05], 0, 1.5977463722229004, 1579864257.1917284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3036981424347606e-05], 0, 2.7785394191741943, 1579864259.933687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.131233821862347e-05], 0, 1.947415828704834, 1579864261.1973326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010498319343027513], 0, 1.4915354251861572, 1579864262.4607081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.562171950722037e-05], 0, 3.2873942852020264, 1579864265.3252103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.360450718404386e-05], 0, 2.736581802368164, 1579864268.0036614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.479837753546723e-05], 0, 3.0699148178100586, 1579864270.8783123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.5909894390865254e-05], 0, 2.8023409843444824, 1579864273.6874063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010479223664362037], 0, 1.461695909500122, 1579864274.950093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.060738475328285e-05], 0, 3.1255578994750977, 1579864277.758639], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.372142190886996e-05], 0, 2.778191328048706, 1579864280.5051842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.578619949565705e-05], 0, 3.203920602798462, 1579864283.3888154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.6681470631763944e-05], 0, 2.879423141479492, 1579864286.2117734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030760003459605724], 0, 4.259701490402222, 1579864289.0527427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.338440244612696e-05], 0, 1.829486608505249, 1579864290.3164797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.233271930984474e-05], 0, 2.757159471511841, 1579864293.0318103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.719366091035071e-05], 0, 2.9766077995300293, 1579864295.8984718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.254401807543963e-05], 0, 2.964167833328247, 1579864298.7544034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.253273415011552e-05], 0, 2.766143798828125, 1579864301.4899216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.03839132467791e-05], 0, 3.2660560607910156, 1579864304.3625398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001488593554431886], 0, 1.772172451019287, 1579864305.6282022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012640114673569897], 0, 1.8311264514923096, 1579864306.8920496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.711613157763728e-05], 0, 2.662046432495117, 1579864309.5603576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000160181058287796], 0, 4.443739652633667, 1579864314.8934686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030515488095238095], 0, 3.3380870819091797, 1579864317.770563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014994544985759257], 0, 1.4636249542236328, 1579864319.0265894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.3482617233036405e-05], 0, 2.852731943130493, 1579864321.8421178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013636693747445854], 0, 2.6518845558166504, 1579864323.1043255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.300567663996536e-05], 0, 2.75325345993042, 1579864325.8319235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.060521294212218e-05], 0, 1.4570338726043701, 1579864327.0958488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001632531139266374], 0, 4.346021890640259, 1579864329.944487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.210126181889285e-05], 0, 2.6842689514160156, 1579864332.592345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.44693479946609e-05], 0, 2.725564479827881, 1579864335.259516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.19795333237339e-05], 0, 2.818416118621826, 1579864338.032663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.32229338537387e-05], 0, 2.6783676147460938, 1579864340.6670098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.0569530676469033e-05], 0, 2.703695297241211, 1579864343.4020193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016236421780588175], 0, 3.09063720703125, 1579864346.2799814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.111519412424768e-05], 0, 2.8203301429748535, 1579864349.0026352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015172912228441325], 0, 3.6453490257263184, 1579864351.8515165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.044503860447478e-05], 0, 2.9870145320892334, 1579864354.6864374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001607499235832397], 0, 1.4656121730804443, 1579864355.9482126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001696955829375848], 0, 1.4677834510803223, 1579864357.2104874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014871911248142645], 0, 1.5288898944854736, 1579864358.4705482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.513090666277294e-05], 0, 2.8160059452056885, 1579864361.254587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001030256888236795], 0, 3.071539878845215, 1579864364.1276958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.644685520989939e-05], 0, 4.010573387145996, 1579864366.8117502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00031186533313987233], 0, 3.2055773735046387, 1579864369.6858406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.2206655071085954e-05], 0, 2.6658079624176025, 1579864372.352192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.473884017971759e-05], 0, 3.0489327907562256, 1579864375.2251034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012819690126776795], 0, 1.4174273014068604, 1579864376.4868684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013105139966666665], 0, 4.144965887069702, 1579864379.2970424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.914702561237644e-05], 0, 3.5268783569335938, 1579864382.162745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011709689792628417], 0, 2.932738780975342, 1579864385.005368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.450568967031037e-05], 0, 2.8126721382141113, 1579864387.8035688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.6240831146931896e-05], 0, 3.369906425476074, 1579864390.683466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.6234282450284426e-05], 0, 2.7381017208099365, 1579864393.435793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.186836274212769e-05], 0, 2.8139564990997314, 1579864396.2442527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3540186882019043, 1579864311.6701465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.078171393728223e-05], 0, 3.0341908931732178, 1579864399.140818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012828277405028154], 0, 3.276822090148926, 1579864402.0197284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011566414960130482], 0, 2.1043121814727783, 1579864403.5585985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.946251317878692e-05], 0, 1.7550766468048096, 1579864404.8237088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011033869110305682], 0, 3.109720230102539, 1579864407.6971138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001350781998653199], 0, 1.5584185123443604, 1579864408.9620519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.781644546788606e-05], 0, 2.500566005706787, 1579864411.4171588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010169092523080045], 0, 1.3632419109344482, 1579864412.6805246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010580669852796859], 0, 3.1992714405059814, 1579864415.5592217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015963365444760357], 0, 4.304129600524902, 1579864418.368174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.299343145027165e-05], 0, 2.7727644443511963, 1579864421.1321723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012820944227240086], 0, 3.176807165145874, 1579864423.9935403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.591211312434091e-05], 0, 1.3554952144622803, 1579864425.2495182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016388201727367326], 0, 4.247679948806763, 1579864429.97365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.135339381081441e-05], 0, 2.522145986557007, 1579864432.5171232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.418663945386064e-05], 0, 1.4397881031036377, 1579864433.778772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.560739349930844e-05], 0, 3.391077995300293, 1579864436.6487236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.477563784435119e-05], 0, 2.896336793899536, 1579864439.4307735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016911930836707153], 0, 1.8377530574798584, 1579864440.6937735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.421091615592734e-05], 0, 3.4077794551849365, 1579864443.5454185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015278636118310716], 0, 1.9912376403808594, 1579864444.808108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3018345832824707, 1579864427.0124488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011839566130519414], 0, 2.6780498027801514, 1579864447.4240704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017079479331602856], 0, 4.20275354385376, 1579864450.2433324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016024572013617703], 0, 3.0559418201446533, 1579864453.0917132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.6985610361028686e-05], 0, 2.6549994945526123, 1579864455.7673848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.538266185604676e-05], 0, 2.7447469234466553, 1579864458.528089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016145020508370763], 0, 4.304212331771851, 1579864461.352303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.766498765136075e-05], 0, 2.908082962036133, 1579864464.1818838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018730371091555886], 0, 1.5703833103179932, 1579864465.442735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012235059963347587], 0, 1.5031323432922363, 1579864466.7030466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.988735570121357e-05], 0, 2.8370509147644043, 1579864469.4646215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018741751625638643], 0, 3.906113624572754, 1579864472.339185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.265371382159911e-05], 0, 2.7123308181762695, 1579864475.019159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.3633541495726494e-05], 0, 2.8625597953796387, 1579864477.8285782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010220944747255552], 0, 2.927610158920288, 1579864480.67595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7909003795516546e-05], 0, 2.8460779190063477, 1579864483.5182362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010119311066235864], 0, 1.3574354648590088, 1579864484.7803726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.91529083316958e-05], 0, 3.5791592597961426, 1579864487.6493738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.538937214714043e-05], 0, 2.8295466899871826, 1579864490.4630082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.049038012856123e-05], 0, 1.996833324432373, 1579864491.73711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.1003586649708705e-05], 0, 2.733269691467285, 1579864494.4387395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7503662613341757e-05], 0, 2.4668917655944824, 1579864496.84481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015256993954588458], 0, 3.584386110305786, 1579864499.716712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.652236788586571e-05], 0, 2.7694225311279297, 1579864502.418948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001546573540313336], 0, 3.174591064453125, 1579864505.2965066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.694426097443318e-05], 0, 3.1226766109466553, 1579864508.158471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014104146057448605], 0, 1.5156364440917969, 1579864509.4208715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.443437300882336e-05], 0, 3.0098319053649902, 1579864512.2628808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015015029335071708], 0, 3.514421224594116, 1579864515.135881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.489782082480888e-05], 0, 3.3675742149353027, 1579864517.950441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015209660816365548], 0, 3.502265691757202, 1579864520.7918026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.849368749461345e-05], 0, 2.905041456222534, 1579864523.6196232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010317474809239017], 0, 1.345322608947754, 1579864524.8826277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.386048231920257e-05], 0, 2.633707046508789, 1579864527.5081978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010466000317480886], 0, 3.02374005317688, 1579864530.3826356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.621155927842853e-05], 0, 2.778980255126953, 1579864533.1133373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.290015623423068e-05], 0, 2.7033419609069824, 1579864535.7949564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013884906647124753], 0, 3.161119222640991, 1579864538.6604826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.912486817102138e-05], 0, 1.402122974395752, 1579864539.918234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8745222065277016e-05], 0, 2.4838004112243652, 1579864542.3829017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.6710540176930434e-05], 0, 2.65330171585083, 1579864547.0807004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018836848117647059], 0, 3.821094036102295, 1579864549.9365606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5908647900220246e-05], 0, 2.5576000213623047, 1579864552.5454786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.263698810544976e-05], 0, 3.002347946166992, 1579864555.4206748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9514313787196746e-05], 0, 2.6770427227020264, 1579864558.0741582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.5055323593987504e-05], 0, 2.961362838745117, 1579864560.9241471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.375437298058159e-05], 0, 1.2988169193267822, 1579864562.2355106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0581671059868404e-05], 0, 2.6760966777801514, 1579864564.9254785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8421261712489214e-05], 0, 2.777951240539551, 1579864567.7223563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.897775887885162e-05], 0, 3.0277364253997803, 1579864570.5705633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003143095797555625], 0, 1.6040916442871094, 1579864571.8343983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.293498969748671e-05], 0, 1.2530419826507568, 1579864573.091045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.307618632873773e-05], 0, 1.3888962268829346, 1579864574.3558073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018619353229108504], 0, 1.5315909385681152, 1579864575.6192796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.9164314803034e-05], 0, 2.90310001373291, 1579864578.4903626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.34416675567626953, 1579864543.705927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015302341351584186], 0, 3.550569534301758, 1579864581.3819425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00034525897402318587], 0, 3.7503726482391357, 1579864584.251888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.4079749584197998, 1579864543.8698137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.2707550302524514e-05], 0, 2.7998039722442627, 1579864587.0879211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.997791655484321e-05], 0, 3.273103713989258, 1579864589.9525378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00012768620788164775], 0, 1.344435214996338, 1579864591.2142675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.29541907851571e-05], 0, 1.9447779655456543, 1579864592.4739375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4321144059992104e-05], 0, 2.7801904678344727, 1579864595.2613168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.101774417098445e-05], 0, 1.9564826488494873, 1579864596.5231576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016000339542915186], 0, 4.209661483764648, 1579864599.3328028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.272984550140994e-05], 0, 2.766115188598633, 1579864601.9918175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.261386518466871e-05], 0, 2.8727283477783203, 1579864604.8207712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.472560828163985e-05], 0, 2.764162063598633, 1579864607.534341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.2309415340423584, 1579864544.520415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1361782326309556e-05], 0, 2.8172154426574707, 1579864610.2322738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.02765901129804e-05], 0, 1.8250176906585693, 1579864611.918185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.2749273386056055e-05], 0, 2.8398420810699463, 1579864614.75099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.6432079012176765e-05], 0, 2.9031457901000977, 1579864617.5971165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.864633906143512e-05], 0, 2.952489137649536, 1579864620.4712372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.813312325050601e-05], 0, 2.8596086502075195, 1579864623.2841387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.564386609262276e-05], 0, 2.815840482711792, 1579864626.0189595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.656967301978404e-05], 0, 2.6872081756591797, 1579864628.6445315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.171533810484517e-05], 0, 3.4018993377685547, 1579864631.518625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.5078110952897564e-05], 0, 2.7604026794433594, 1579864634.281296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.427541365253963e-05], 0, 2.822892665863037, 1579864637.1075284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4915118885641735e-05], 0, 2.611109495162964, 1579864639.7224355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.408312572094377e-05], 0, 3.228192090988159, 1579864642.596318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.316830448065173e-05], 0, 1.9240751266479492, 1579864643.86499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010702755178679588], 0, 3.1294286251068115, 1579864646.7037108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3565179314346935e-05], 0, 2.6994740962982178, 1579864649.3939288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9814703889692742e-05], 0, 2.495433807373047, 1579864651.9122114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.97442277124022e-05], 0, 3.0268819332122803, 1579864654.7880018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.135531090350226e-05], 0, 2.539088726043701, 1579864659.811531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.786298539346104e-05], 0, 2.3158111572265625, 1579864662.1561065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.979690779298037e-05], 0, 2.706658363342285, 1579864664.9073606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3120609444856324e-05], 0, 2.72314190864563, 1579864667.5501447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.752644508313245e-05], 0, 2.736091375350952, 1579864670.2938628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.088065021622996e-05], 0, 3.4812514781951904, 1579864673.1257124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.1835402041287776e-05], 0, 2.7219455242156982, 1579864675.8334005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.814481432341299e-05], 0, 2.257065773010254, 1579864678.0928643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001813672412275753], 0, 3.8098530769348145, 1579864680.9574509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015855080320076057], 0, 2.3123695850372314, 1579864682.2190657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.3427693800120724e-05], 0, 2.6829819679260254, 1579864684.920424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013705044556070752], 0, 4.177556276321411, 1579864687.7659214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011795757167934466], 0, 1.5792741775512695, 1579864689.0344913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.430872269268117e-05], 0, 2.6841492652893066, 1579864691.7456615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.851940284716994e-05], 0, 1.641981601715088, 1579864693.007315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.911091778003309e-05], 0, 2.58742618560791, 1579864695.4964528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014879279543123544], 0, 3.3739261627197266, 1579864698.3411465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015472125034770513], 0, 1.4835765361785889, 1579864699.5990136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013550130693152292], 0, 3.054641008377075, 1579864702.474796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015196728941176469], 0, 3.6269311904907227, 1579864705.350984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.428755967466259e-05], 0, 2.9176363945007324, 1579864708.1966789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.3894096697395015e-05], 0, 2.9276256561279297, 1579864711.01703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3918936521523664e-05], 0, 2.682239055633545, 1579864713.7093322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8549076207725793e-05], 0, 2.2007734775543213, 1579864715.9354367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3752281873002274e-05], 0, 2.542639970779419, 1579864718.5199053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010016503353331228], 0, 3.1216235160827637, 1579864721.3581016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.497104421042865e-05], 0, 3.4579901695251465, 1579864724.2330778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2651746425944285e-05], 0, 2.5690460205078125, 1579864726.7856221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.873320766601563e-05], 0, 3.4903812408447266, 1579864729.655807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.385284104386238e-05], 0, 2.551600217819214, 1579864732.1954668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.766501410675996e-05], 0, 1.3456072807312012, 1579864733.4546673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.7854523411594823e-05], 0, 2.4648947715759277, 1579864735.8735294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0645838212211584e-05], 0, 2.8100006580352783, 1579864738.6543105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.554401266537972e-05], 0, 2.9130640029907227, 1579864741.5098753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.41251540488319e-05], 0, 3.4833767414093018, 1579864744.3706503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4468353558797524e-05], 0, 2.8097634315490723, 1579864747.1506608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.155379571049699e-05], 0, 3.560939311981201, 1579864750.0064716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.124804762842348e-05], 0, 2.988863706588745, 1579864752.833138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014870281355430602], 0, 1.8276119232177734, 1579864754.0997667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013679740758212538], 0, 4.110084056854248, 1579864756.940372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.1757772093891264e-05], 0, 2.7381677627563477, 1579864759.6785755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.036894941227688e-05], 0, 2.9153754711151123, 1579864762.5521307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001385603048024787], 0, 2.953418731689453, 1579864764.2463186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015940834696755995], 0, 4.334461212158203, 1579864767.0684597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.9249873353802434e-05], 0, 2.773232936859131, 1579864769.8318055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.367766880998975e-05], 0, 2.86480712890625, 1579864772.6424134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.555446701438409e-05], 0, 3.2863781452178955, 1579864775.5092287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.601925067152725e-05], 0, 1.5413146018981934, 1579864776.765734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.779348196680394e-05], 0, 2.985238552093506, 1579864781.7917013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4445421741187607e-05], 0, 2.5841119289398193, 1579864784.4015915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.645375020058838e-05], 0, 3.119283676147461, 1579864787.2737875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4147717698264084e-05], 0, 2.523280143737793, 1579864789.8462265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00030991940049942374], 0, 3.2172319889068604, 1579864792.7189777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003130570217222653], 0, 3.21254563331604, 1579864795.5920084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.505727378195472e-05], 0, 2.746438503265381, 1579864798.3686974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.510182759990917e-05], 0, 3.9626407623291016, 1579864801.0564034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.1870466342721145e-05], 0, 2.875798225402832, 1579864803.9127798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.0780047943122194e-05], 0, 3.4615166187286377, 1579864806.763982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.2349224756447e-05], 0, 3.4049899578094482, 1579864809.6331062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011091440648499482], 0, 2.942567825317383, 1579864812.4953156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010335971939249922], 0, 1.3310608863830566, 1579864813.7573054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.089330604445546e-05], 0, 2.6878185272216797, 1579864816.4292586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.341130361348496e-05], 0, 2.8598523139953613, 1579864819.2587447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.590551431733622e-05], 0, 2.7741150856018066, 1579864821.9793253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4161129659887347e-05], 0, 2.853088140487671, 1579864824.806563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.290710667581162e-05], 0, 3.0830676555633545, 1579864827.6446974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016238402210388828], 0, 3.462724208831787, 1579864830.5228035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.467292454972165e-05], 0, 2.8181753158569336, 1579864833.3449385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016235353691709844], 0, 1.8578853607177734, 1579864834.6101618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016223056163054028], 0, 1.8643090724945068, 1579864835.8743293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.459745448195576e-05], 0, 3.239349365234375, 1579864838.7258952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.886664058951318e-05], 0, 2.7926383018493652, 1579864841.5268798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8859739531310027e-05], 0, 2.5316121578216553, 1579864844.0096533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.033968096790035e-05], 0, 2.9765660762786865, 1579864846.8192668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003001910195856874], 0, 4.144483327865601, 1579864849.665025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.230173588689461e-05], 0, 1.3599090576171875, 1579864850.9727607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.64601103586922e-05], 0, 2.940876007080078, 1579864853.8187497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.272759440947797e-05], 0, 1.7466506958007812, 1579864855.0799968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013111682780968007], 0, 3.0249390602111816, 1579864857.928731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.100626489208633e-05], 0, 2.7510874271392822, 1579864860.62959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001518755849145219], 0, 3.5006251335144043, 1579864863.5081096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.257144691306394e-05], 0, 2.8553717136383057, 1579864866.3205671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.945172556041915e-05], 0, 2.8654000759124756, 1579864869.0112429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.186539976757699e-05], 0, 2.7201340198516846, 1579864871.7220745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.478460466193986e-05], 0, 3.4562718868255615, 1579864874.5983818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010669592806905372], 0, 1.4319758415222168, 1579864875.8630857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.96361024841261e-05], 0, 2.9452850818634033, 1579864878.7198997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.00734752766494e-05], 0, 1.2797703742980957, 1579864879.9777744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010924261548513556], 0, 1.3557806015014648, 1579864881.241608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013120351913422764], 0, 4.125463962554932, 1579864884.0836291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0451106135250692e-05], 0, 2.483883857727051, 1579864886.5780916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.1961379111685344e-05], 0, 2.7353017330169678, 1579864889.2803543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.823272781742885e-05], 0, 1.4917430877685547, 1579864890.5420527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.585043594955421e-05], 0, 2.7941982746124268, 1579864893.3086023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.903338318076824e-05], 0, 3.24247670173645, 1579864896.1819978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8385393386414173e-05], 0, 2.3644285202026367, 1579864898.5102859], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9408054636757278e-05], 0, 2.342987060546875, 1579864903.2454236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031451382424006237], 0, 3.2677571773529053, 1579864906.1225677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.071375900551303e-05], 0, 2.684680223464966, 1579864908.840737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000297890439497506], 0, 4.14612603187561, 1579864911.7153609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031082905594135803], 0, 3.340787172317505, 1579864914.5876741], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001004827674970344], 0, 1.3865067958831787, 1579864915.865599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.316698792001407e-05], 0, 3.3482000827789307, 1579864918.6969194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1324729890841525e-05], 0, 2.8815054893493652, 1579864921.544069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003459438735508802], 0, 3.8760862350463867, 1579864924.4158833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016022742260170768], 0, 4.3477044105529785, 1579864927.260933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.3687778915824314e-05], 0, 2.686842203140259, 1579864929.95595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.418867358615472e-05], 0, 2.622990608215332, 1579864932.5528138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.2429238830990463e-05], 0, 2.867332935333252, 1579864935.4073482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016671946998368678], 0, 2.3071835041046143, 1579864936.6883285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7691755768680217e-05], 0, 2.249924421310425, 1579864938.944198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.37648043395829e-05], 0, 2.9331443309783936, 1579864941.7941175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.653788706942605e-05], 0, 2.794861078262329, 1579864944.5929425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.3038188694333376e-05], 0, 2.755829095840454, 1579864947.3725765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.894302217715839e-05], 0, 2.97717022895813, 1579864950.219279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8525052865702356e-05], 0, 3.393261432647705, 1579864953.0768464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.40100993691674e-05], 0, 3.4479267597198486, 1579864955.9479914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016680351703506733], 0, 1.5153226852416992, 1579864957.2133458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.726384740930095e-05], 0, 2.669639825820923, 1579864959.919414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.421441427496506e-05], 0, 2.852135419845581, 1579864962.7461207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.301795759005638e-05], 0, 3.4351913928985596, 1579864965.6218753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0330014765472122e-05], 0, 2.761033535003662, 1579864968.3635406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.14352965354919434, 1579864900.4850786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015842309867288015], 0, 4.258099794387817, 1579864971.2028127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.907262173433092e-05], 0, 2.993424654006958, 1579864974.0751462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.144734210104572e-05], 0, 2.8398776054382324, 1579864976.8772178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.914798066627009e-05], 0, 1.4802019596099854, 1579864978.1383321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.784202351800218e-05], 0, 3.06443190574646, 1579864981.014932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004071260579345088], 0, 3.438228130340576, 1579864983.8966525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8134460428147807e-05], 0, 2.437460422515869, 1579864986.3189173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2658975978436657e-05], 0, 2.7425007820129395, 1579864989.0227728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011144958523628838], 0, 2.953115940093994, 1579864991.89192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9519045546659106e-05], 0, 2.5808355808258057, 1579864994.3753629], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001286764446013609], 0, 1.5224792957305908, 1579864995.640373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010459967971277008], 0, 2.964143753051758, 1579864998.5135498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.501252528329475e-05], 0, 3.0393564701080322, 1579865001.3638465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.63268050009739e-05], 0, 2.663419723510742, 1579865004.0356627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013275524533791827], 0, 1.561493158340454, 1579865005.3026261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.003389381942576e-05], 0, 2.799856185913086, 1579865008.0779464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.23305058479309082, 1579864900.7645588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.554362006265163e-05], 0, 2.7274491786956787, 1579865010.8179176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003128658589017002], 0, 4.1867640018463135, 1579865013.6730878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001458640919266055], 0, 3.1089463233947754, 1579865016.5073116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.138056933980334e-05], 0, 2.982450485229492, 1579865019.3723235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001457883337253483], 0, 3.067897081375122, 1579865023.891209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.628406149571793e-05], 0, 3.12770676612854, 1579865026.7680638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.719330018985625e-05], 0, 1.3490080833435059, 1579865028.083841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.986043873517786e-05], 0, 2.9165472984313965, 1579865030.9581285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.377634935897436e-05], 0, 3.165806293487549, 1579865033.7980435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.342719548270195e-05], 0, 2.8291726112365723, 1579865036.6187966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.485267809553905e-05], 0, 3.395627975463867, 1579865039.48266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001614411301251399], 0, 4.160285949707031, 1579865042.3165474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015606096068029334], 0, 1.527818202972412, 1579865045.5077105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011796977657190043], 0, 1.3339142799377441, 1579865046.766036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010629577657428055], 0, 1.4439373016357422, 1579865048.026257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010402540172278779], 0, 3.0154621601104736, 1579865050.8647566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001757237798455056], 0, 1.5313551425933838, 1579865052.1268306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.953982286400082e-05], 0, 2.7380337715148926, 1579865054.8868465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023037852224924883], 0, 3.426640033721924, 1579865057.752823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.125090392390012e-05], 0, 2.7802178859710693, 1579865060.5391674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.884732107370606e-05], 0, 2.8906400203704834, 1579865063.3766332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5785160852129166e-05], 0, 2.74599552154541, 1579865066.130601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.9325053796533384e-05], 0, 2.814884662628174, 1579865068.9685047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.7121204048411066e-05], 0, 2.9402413368225098, 1579865071.8373997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1389477385494743e-05], 0, 2.576036214828491, 1579865074.3878636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.9606122862453534e-05], 0, 2.9880361557006836, 1579865077.2359202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.442437265128865e-05], 0, 2.7883780002593994, 1579865080.0487025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8924531996820195e-05], 0, 2.900951623916626, 1579865082.8389082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.834876866859624e-05], 0, 2.9213356971740723, 1579865085.7008474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8237849365341743e-05], 0, 2.1850368976593018, 1579865087.908955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.8553937010555e-05], 0, 2.9752252101898193, 1579865090.778463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.594687241437166e-05], 0, 2.6611225605010986, 1579865093.458937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00020879974125], 0, 1.4649765491485596, 1579865094.7199874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.831875077983498e-05], 0, 2.742487907409668, 1579865097.4399252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2641937000601425e-05], 0, 2.6880526542663574, 1579865100.1547165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010529745771436017], 0, 3.1331048011779785, 1579865103.0286493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.684275212447637e-05], 0, 2.951869249343872, 1579865105.9059715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001610127525804189], 0, 3.133371591567993, 1579865108.7610164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012475520905305367], 0, 2.999361515045166, 1579865111.6348205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002305771380051591], 0, 3.428454875946045, 1579865114.4991872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.283997181458818e-05], 0, 2.8041441440582275, 1579865117.3210635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.120972922499259e-05], 0, 2.7435150146484375, 1579865120.0920599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2377001183457885e-05], 0, 2.676595687866211, 1579865122.7257376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.402741640016215e-05], 0, 2.683565855026245, 1579865125.4298973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.403207472506814e-05], 0, 1.4049623012542725, 1579865126.689152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010643363060097685], 0, 1.4420387744903564, 1579865127.9512105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010820393465817043], 0, 1.481529951095581, 1579865129.215112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.043627090369461e-05], 0, 2.8089137077331543, 1579865132.0282996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010883468958291083], 0, 3.10225510597229, 1579865134.8955102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6503197203746435e-05], 0, 2.5082151889801025, 1579865137.3326776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.85435634963733e-05], 0, 2.676015853881836, 1579865139.9749055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.7476445649256537e-05], 0, 2.728543758392334, 1579865142.722063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.652057631040313e-05], 0, 2.81488299369812, 1579865145.5145726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012876137877813505], 0, 1.3793504238128662, 1579865146.7704494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.691426268627642e-05], 0, 2.7070510387420654, 1579865149.47697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013074564501779358], 0, 2.9463372230529785, 1579865152.3490705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.10710033981499e-05], 0, 2.8839147090911865, 1579865155.220359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.0683873805757666e-05], 0, 2.8346495628356934, 1579865158.0659416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.667922624652904e-05], 0, 2.7228267192840576, 1579865160.781948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.243225372884757e-05], 0, 2.7634527683258057, 1579865163.5719783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.882590012102874e-05], 0, 2.8872058391571045, 1579865167.689294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5249325280898877e-05], 0, 2.5724339485168457, 1579865170.273449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010382849158817797], 0, 2.8993120193481445, 1579865173.120825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.446225019603742e-05], 0, 2.9056529998779297, 1579865175.9906921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.189110496855346e-05], 0, 2.722809076309204, 1579865178.7036521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.783269306734648e-05], 0, 2.69918155670166, 1579865181.433145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.059404841915086e-05], 0, 1.3281941413879395, 1579865182.6916094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010633875161332806], 0, 3.109283685684204, 1579865185.558764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002951502818963939], 0, 3.799529552459717, 1579865188.4340827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014561329166666668], 0, 1.5005073547363281, 1579865189.7003005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.49715459039548e-05], 0, 2.8564789295196533, 1579865192.4919603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.200572824430625e-05], 0, 2.7544267177581787, 1579865195.264129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.632204921864337e-05], 0, 2.7745776176452637, 1579865198.023882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2536927078502815e-05], 0, 2.446828842163086, 1579865200.4818816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.9138290272492006e-05], 0, 2.858229398727417, 1579865203.3472054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.166330275513363e-05], 0, 1.3157057762145996, 1579865204.6014802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8742201098062723e-05], 0, 2.522768974304199, 1579865207.0870047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010341595203376822], 0, 2.9637210369110107, 1579865209.9661243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001648340713579433], 0, 1.5288231372833252, 1579865211.2267923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.749060699364974e-05], 0, 2.9073870182037354, 1579865214.0947793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010298294787442774], 0, 3.0736513137817383, 1579865216.90095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.6935883696291935e-05], 0, 1.4681034088134766, 1579865218.4143908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012031415852501779], 0, 1.582775354385376, 1579865219.688784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.689064307267074e-05], 0, 2.8317534923553467, 1579865222.5351543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.5838746032143395e-05], 0, 2.630831718444824, 1579865225.1042006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.847122666346897e-05], 0, 2.525226354598999, 1579865227.6031346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011579110511587861], 0, 3.3455333709716797, 1579865230.472697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.797959343686185e-05], 0, 2.868161201477051, 1579865233.3171582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1249074901677738e-05], 0, 2.5773181915283203, 1579865235.9029758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.203258114073531e-05], 0, 2.5038833618164062, 1579865238.3952649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.149193978914219e-05], 0, 2.6635944843292236, 1579865241.0800672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.917337018682572e-05], 0, 2.887050151824951, 1579865243.8888478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.497896866487348e-05], 0, 2.6418676376342773, 1579865246.505388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.579060632052296e-05], 0, 2.9994494915008545, 1579865249.3212492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.891395624659359e-05], 0, 2.9001529216766357, 1579865252.1910405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00025856280267181714], 0, 3.192960262298584, 1579865255.0513613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010135479577508933], 0, 3.219852924346924, 1579865257.9263313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9781852423084655e-05], 0, 2.786989450454712, 1579865260.5777318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.9211241730161685e-05], 0, 1.3151638507843018, 1579865261.8919027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2122647302589634e-05], 0, 2.6006362438201904, 1579865264.5002265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.589548952904387e-05], 0, 2.698399305343628, 1579865267.2096415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.4605629954321046e-05], 0, 2.6761491298675537, 1579865269.8912241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00025175231317440405], 0, 1.5467841625213623, 1579865271.1544876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.282225370861961e-05], 0, 2.8831801414489746, 1579865274.0123055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010661345305257582], 0, 3.0992562770843506, 1579865276.8754334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.767011123117444e-05], 0, 1.2125005722045898, 1579865278.1350062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0343964469065156e-05], 0, 2.716930627822876, 1579865280.8116574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.191859457349209e-05], 0, 2.804231643676758, 1579865283.6443348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023174273425565644], 0, 3.430501937866211, 1579865287.7665713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.470471620602458e-05], 0, 2.7718207836151123, 1579865290.5565429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.814596697144238e-05], 0, 2.4630112648010254, 1579865293.000561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 1.1642355918884277, 1579865285.0211961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.422384172300384e-05], 0, 2.6442112922668457, 1579865295.7250144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.850434941008047e-05], 0, 2.8029415607452393, 1579865298.5043492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.180057566877381e-05], 0, 2.7294883728027344, 1579865301.2191823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.971115589390723e-05], 0, 2.793189287185669, 1579865304.0215364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0005739149523131673], 0, 3.7172889709472656, 1579865306.8971622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023120099040939022], 0, 3.443117618560791, 1579865309.77211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.746462009990895e-05], 0, 2.6871068477630615, 1579865312.4898763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.397968043059962e-05], 0, 2.934605121612549, 1579865315.3579621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.516488141913488e-05], 0, 2.910694122314453, 1579865318.1985955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.800811856326858e-05], 0, 2.260173797607422, 1579865320.4890957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7136316032901143e-05], 0, 2.4229702949523926, 1579865322.910197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.956932311095854e-05], 0, 2.9325692653656006, 1579865325.6750154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.948305540793228e-05], 0, 2.9704062938690186, 1579865328.5422564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00022992906436847377], 0, 3.4384076595306396, 1579865331.4046395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.489900025938655e-05], 0, 1.329939365386963, 1579865332.666089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.701058715116279e-05], 0, 2.8481831550598145, 1579865335.5372767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.00763171220454e-05], 0, 2.4693782329559326, 1579865338.0161421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.2776153087615967, 1579865285.0222635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.2582477280821196e-05], 0, 2.747129440307617, 1579865340.832824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.456708674719888e-05], 0, 2.708111047744751, 1579865343.5594084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.682593897213682e-05], 0, 2.717071771621704, 1579865346.2746885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2934396266937256, 1579865285.022483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.995590398285909e-05], 0, 2.697030782699585, 1579865348.9922082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010475927368762152], 0, 3.128488063812256, 1579865351.8654985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.047920451650085e-05], 0, 2.45200777053833, 1579865354.3065615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001805704318918919], 0, 1.5413053035736084, 1579865355.5679862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.479517734004481e-05], 0, 2.741790533065796, 1579865358.3153875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002559954201383304], 0, 3.3020336627960205, 1579865361.155947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.43212201837906e-05], 0, 2.900570869445801, 1579865364.029199], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.226654181081766e-05], 0, 2.673900604248047, 1579865366.7149603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.939943238667221e-05], 0, 2.7244999408721924, 1579865369.4697359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.166775300933376e-05], 0, 2.902963638305664, 1579865372.3299239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1085881092130826e-05], 0, 2.828934669494629, 1579865375.0705492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.745023939161238e-05], 0, 2.796739339828491, 1579865377.7710254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.815434163092197e-05], 0, 2.801363468170166, 1579865380.585122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.479628292368159e-05], 0, 2.9824471473693848, 1579865383.4594393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.7913734884955075e-05], 0, 1.2964110374450684, 1579865384.7166276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9634515289131092e-05], 0, 2.5526084899902344, 1579865387.1775699], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00021372842126979902], 0, 3.071924924850464, 1579865390.0374742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.674120397124593e-05], 0, 2.8330748081207275, 1579865392.8255453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.448508216958036e-05], 0, 2.7896947860717773, 1579865395.63729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.729588059894319e-05], 0, 2.4788575172424316, 1579865398.0657265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000164065796347032], 0, 3.1014597415924072, 1579865400.9430172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001000377999749342], 0, 3.022517681121826, 1579865403.7840934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011575178276909723], 0, 3.1881234645843506, 1579865408.4170058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7509192067255873e-05], 0, 1.5551137924194336, 1579865409.9989736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.0748434701796724e-05], 0, 2.8322224617004395, 1579865412.7783265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018346257946837765], 0, 1.525207757949829, 1579865414.0398085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.433605124732404e-05], 0, 2.8401565551757812, 1579865416.8468363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.402135012691849e-05], 0, 2.538567304611206, 1579865419.416508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002243084051724138], 0, 3.37198805809021, 1579865422.2900548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000117135804581038], 0, 3.2205162048339844, 1579865425.1655033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.026681056274837e-05], 0, 2.810373306274414, 1579865427.9626412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2220766299364594e-05], 0, 2.4833872318267822, 1579865430.4559097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00026080038723266363], 0, 3.324991464614868, 1579865433.324905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.249687195719003e-05], 0, 2.5444905757904053, 1579865435.8945792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.719377445056769e-05], 0, 1.4477441310882568, 1579865437.1642954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002351511372891216], 0, 3.4402849674224854, 1579865440.0435784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.846633397503384e-05], 0, 2.8680074214935303, 1579865442.9071453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.11186721413252e-05], 0, 1.4004170894622803, 1579865444.2472103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.999820114087807e-05], 0, 2.670224666595459, 1579865446.8834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.166587308779328e-05], 0, 2.846489667892456, 1579865449.7255871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.063031892266062e-05], 0, 2.8617477416992188, 1579865452.5829656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.23918994819221e-05], 0, 2.730743646621704, 1579865455.3408554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.7839919994332534e-05], 0, 2.827051877975464, 1579865458.1880083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.261497510127039e-05], 0, 2.7298238277435303, 1579865460.9372756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.392632129459189e-05], 0, 2.5879621505737305, 1579865463.548001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.123935712164704e-05], 0, 2.746696710586548, 1579865466.317201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.50019482778888e-05], 0, 2.9378039836883545, 1579865469.1931088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016203825462261293], 0, 3.061272621154785, 1579865472.0492232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.841226722783389e-05], 0, 1.2530367374420166, 1579865473.3451023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.612449303976294e-05], 0, 2.8442342281341553, 1579865476.2184353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012452120283723247], 0, 1.4099633693695068, 1579865477.4777875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012453006209866877], 0, 3.073709011077881, 1579865480.3112433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.6022169233018227e-05], 0, 2.866546392440796, 1579865483.1509573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0415985861453758e-05], 0, 2.862311601638794, 1579865485.9779773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.745331087333719e-05], 0, 2.886638641357422, 1579865488.803532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.579762127986786e-05], 0, 2.836433172225952, 1579865491.6565664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0005142997473684211], 0, 3.4262688159942627, 1579865494.5330105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014997830260950605], 0, 3.0882275104522705, 1579865497.3978388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00016561268636084374], 0, 3.095975399017334, 1579865500.275438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002939987862796834], 0, 2.2260448932647705, 1579865501.542219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002776335315626078], 0, 3.1425554752349854, 1579865504.4089904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.610919169263572e-05], 0, 3.055415391921997, 1579865507.2779465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.725553397632617e-05], 0, 2.8981547355651855, 1579865510.147241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4488121949468846e-05], 0, 2.568199396133423, 1579865512.7317474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.369349314839572e-05], 0, 1.3254306316375732, 1579865513.990297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2294144630432129, 1579865405.686221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.39234509123144e-05], 0, 1.3269388675689697, 1579865515.2933233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.89815194949495e-05], 0, 2.724680185317993, 1579865518.044614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.267708118019109e-05], 0, 2.7666194438934326, 1579865520.8359222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013418342560877708], 0, 1.4884824752807617, 1579865522.1013248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.431957956895181e-05], 0, 2.924729347229004, 1579865526.6756349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.738647110063045e-05], 0, 2.7683634757995605, 1579865529.4576411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.0074379620829375e-05], 0, 1.261929988861084, 1579865530.7136962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002578478640322581], 0, 3.1783900260925293, 1579865533.5629845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.564266122107999e-05], 0, 2.7185165882110596, 1579865536.3019648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012485915114468152], 0, 2.9195034503936768, 1579865539.1513126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017282923447154471], 0, 3.0556464195251465, 1579865541.9946465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00020905780688935282], 0, 1.4710214138031006, 1579865543.2602293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8538534871496155e-05], 0, 2.3683581352233887, 1579865545.6277912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.903360790925812e-05], 0, 2.878816604614258, 1579865548.4730425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.214745606766787e-05], 0, 2.6782727241516113, 1579865551.1405244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9925548240157325e-05], 0, 2.700441598892212, 1579865553.8098824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.0238481057042676e-05], 0, 2.5938403606414795, 1579865556.3691564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.321653807838233e-05], 0, 2.8089494705200195, 1579865559.1563866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.264447159691014e-05], 0, 2.84670090675354, 1579865561.9679432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.043549215602873e-05], 0, 2.938020944595337, 1579865564.8395684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.6966291499671e-05], 0, 2.7604751586914062, 1579865567.6397576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.6974342878246956e-05], 0, 2.6737046241760254, 1579865570.3269198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010152756890617032], 0, 2.957033157348633, 1579865573.1629047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001252201585136995], 0, 1.4568181037902832, 1579865574.4230056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002869157231125356], 0, 3.7027344703674316, 1579865577.2919166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.265271611058543e-05], 0, 2.8446810245513916, 1579865580.1214669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.109381446885267e-05], 0, 2.812476396560669, 1579865582.9435272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017780293254841549], 0, 3.161726474761963, 1579865585.8212252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.312037569799907e-05], 0, 2.912733793258667, 1579865588.6662986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00029457333922261486], 0, 2.2016420364379883, 1579865589.9291174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.8533735072628164e-05], 0, 2.797516107559204, 1579865592.6798036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.077115669549896e-05], 0, 2.663313865661621, 1579865595.3905644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.344077538591013e-05], 0, 2.6966912746429443, 1579865598.0894148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.593816074503052e-05], 0, 2.9516255855560303, 1579865600.946783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.7479051631205676e-05], 0, 1.2478115558624268, 1579865602.2033825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002987359240014793], 0, 3.852837562561035, 1579865605.0819774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002939784691200583], 0, 3.7962353229522705, 1579865607.9552422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.128841320892908e-05], 0, 2.923719644546509, 1579865610.824971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.522770523870194e-05], 0, 1.338529109954834, 1579865612.0893936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011375218687443131], 0, 1.4990384578704834, 1579865613.3453372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.8216911707558674e-05], 0, 2.754488706588745, 1579865615.9968312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.046996862413094e-05], 0, 2.9227757453918457, 1579865618.8018672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002326656818181818], 0, 1.7733838558197021, 1579865620.0659587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010889241225687275], 0, 1.4004158973693848, 1579865621.327452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010382707945233898], 0, 1.3309283256530762, 1579865622.5908892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.197740954019853e-05], 0, 2.7503774166107178, 1579865625.3124237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.5758250035033636e-05], 0, 2.792673349380493, 1579865628.1431496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.224085275272161e-05], 0, 1.2762272357940674, 1579865629.3970108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.5205365940953067e-05], 0, 2.885053873062134, 1579865632.2617123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016725976428198433], 0, 3.0672483444213867, 1579865635.1153002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.523846685680114e-05], 0, 2.7397398948669434, 1579865637.8510587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010810574405651407], 0, 2.863914728164673, 1579865640.6792662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002554826572657744], 0, 3.2012887001037598, 1579865644.820706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001751896005591473], 0, 1.5008463859558105, 1579865646.08493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.544159901018754e-05], 0, 2.752333641052246, 1579865648.8793106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015778586479672232], 0, 1.4998981952667236, 1579865650.1348069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018580379889298894], 0, 3.144397258758545, 1579865653.0023324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.8879873221648523e-05], 0, 2.8771042823791504, 1579865655.8248682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.570650439823567e-05], 0, 1.656792402267456, 1579865657.4966896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.523526922873885e-05], 0, 2.999844789505005, 1579865660.365733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.952568431487531e-05], 0, 2.5649662017822266, 1579865662.9061065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9352152021062416e-05], 0, 2.8872427940368652, 1579865665.7474108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001263910674398084], 0, 1.4854261875152588, 1579865667.0126872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010769760928932373], 0, 1.5386171340942383, 1579865668.2750227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010517105496006725], 0, 1.4124929904937744, 1579865669.538606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.403775078128439e-05], 0, 1.2981579303741455, 1579865670.797715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.757382330087773e-05], 0, 3.0663552284240723, 1579865673.6742861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1064797278828304e-05], 0, 2.8087339401245117, 1579865676.3947895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002606099018216992], 0, 3.329894542694092, 1579865679.274532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3945832741651514e-05], 0, 2.6880083084106445, 1579865681.9902163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.508615932574253e-05], 0, 2.9268510341644287, 1579865684.8483696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011235338332023795], 0, 1.3276574611663818, 1579865686.106226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.1979207992553711, 1579865641.80412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.7766070393967596e-05], 0, 2.7969439029693604, 1579865688.9663439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.2381554884357374e-05], 0, 2.7738959789276123, 1579865691.758705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.191498961790815e-05], 0, 2.9025325775146484, 1579865694.6131034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002427984439921604], 0, 3.259735345840454, 1579865697.4810092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017075847186784427], 0, 1.5717813968658447, 1579865698.7865403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7279309720107125e-05], 0, 2.6784987449645996, 1579865701.4231117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3299286365509033, 1579865641.813051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.219482361597401e-05], 0, 3.0144309997558594, 1579865704.3442073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.809747202899971e-05], 0, 2.7696313858032227, 1579865707.1194549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0582362403963098e-05], 0, 2.49267840385437, 1579865709.6233885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.817416658660952e-05], 0, 2.822422504425049, 1579865712.3489013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010412608215474209], 0, 1.4076638221740723, 1579865713.6099646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.627416096846218e-05], 0, 2.942981719970703, 1579865716.4741626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.278050881612091e-05], 0, 2.6989965438842773, 1579865719.1926825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.398508601237746e-05], 0, 2.850374937057495, 1579865722.0472877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.508711769663929e-05], 0, 2.5687618255615234, 1579865724.5692024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.438669550433641e-05], 0, 2.9080750942230225, 1579865727.4102192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.211342671481706e-05], 0, 2.6870694160461426, 1579865730.0684304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.209550542292284e-05], 0, 2.8614375591278076, 1579865732.9125803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010142063741269359], 0, 1.4414255619049072, 1579865734.1753109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.530676383526384e-05], 0, 1.2767603397369385, 1579865735.443323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.605121549465752e-05], 0, 2.787031412124634, 1579865738.2270713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.737619883179883e-05], 0, 2.4593772888183594, 1579865740.7148278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.304091180034622e-05], 0, 2.649282693862915, 1579865743.3869715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021760401631853787], 0, 1.538524866104126, 1579865744.6464665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015534016826689942], 0, 3.114631414413452, 1579865747.4984136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9895156210319e-05], 0, 2.735582113265991, 1579865750.2425528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.0405758213210833e-05], 0, 2.8683853149414062, 1579865754.6987329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.09232990806519e-05], 0, 2.675294876098633, 1579865757.355303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7082371366387404e-05], 0, 2.797055721282959, 1579865760.1731002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010313420711042905], 0, 3.1273250579833984, 1579865763.0442348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001084163425617305], 0, 3.049450635910034, 1579865765.8855236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7430725723885237e-05], 0, 2.4028263092041016, 1579865768.2752645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.895008330055848e-05], 0, 1.3123602867126465, 1579865769.5324247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.741754252675606e-05], 0, 2.6949989795684814, 1579865772.2491353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.621097202988112e-05], 0, 2.5966973304748535, 1579865774.8635771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010098513231295941], 0, 1.3299379348754883, 1579865776.1237502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.840270813605179e-05], 0, 1.2247998714447021, 1579865777.377957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3954376055502304e-05], 0, 2.640868902206421, 1579865780.0394645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8127096685475845e-05], 0, 2.8565165996551514, 1579865782.8935452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00024971269775715395], 0, 3.3437952995300293, 1579865785.768036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.796874074436826e-05], 0, 1.3302276134490967, 1579865787.029266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.467645782939527e-05], 0, 2.9885056018829346, 1579865789.8973775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018518239320029564], 0, 1.514585018157959, 1579865791.1613235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.334965850982479e-05], 0, 2.842562675476074, 1579865794.0129566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0070919923605504e-05], 0, 2.7680866718292236, 1579865796.7462957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.835730132226619e-05], 0, 1.235426664352417, 1579865798.0016015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.131864468249527e-05], 0, 2.767533779144287, 1579865800.7652872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6999873191112238e-05], 0, 2.4693493843078613, 1579865803.1972582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001014873952757502], 0, 1.4712769985198975, 1579865804.4546053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.181641905587009e-05], 0, 2.801020383834839, 1579865807.2664502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.209139669131959e-05], 0, 2.9018235206604004, 1579865810.101584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5236365108345744e-05], 0, 2.599595785140991, 1579865812.72941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.5757586315691794e-05], 0, 2.648930788040161, 1579865815.387826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.858054826487557e-05], 0, 2.914728879928589, 1579865818.2258606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011374221115402089], 0, 1.4857563972473145, 1579865819.487194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.653321511132165e-05], 0, 2.9556987285614014, 1579865822.3599339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0005700219365922777], 0, 3.783783197402954, 1579865825.232053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.504920149851038e-05], 0, 2.917119026184082, 1579865828.0395002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.599557345912473e-05], 0, 2.87565016746521, 1579865830.870141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.22940319092827e-05], 0, 2.6590492725372314, 1579865833.5032601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001566200875215281], 0, 1.4144272804260254, 1579865834.7616131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002649174055722389], 0, 3.2305874824523926, 1579865837.5956564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.647946459196456e-05], 0, 1.4233572483062744, 1579865838.8586104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.360366185501741e-05], 0, 1.2748377323150635, 1579865840.116092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8425132431139e-05], 0, 2.460599660873413, 1579865842.6116793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014781244024228099], 0, 1.3837435245513916, 1579865843.87022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00025914177203403436], 0, 3.313589334487915, 1579865846.7439253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8306389864498646e-05], 0, 2.446160316467285, 1579865849.1859577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001558458978587963], 0, 3.143908977508545, 1579865852.0608423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.65888361657161e-05], 0, 2.875332832336426, 1579865854.9189556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.18303688635102e-05], 0, 2.734052896499634, 1579865857.692068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.4333039405275176e-05], 0, 1.6505472660064697, 1579865859.3464196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.099739992551607e-05], 0, 2.7989766597747803, 1579865862.0996413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010495204306688419], 0, 2.928701162338257, 1579865864.9643235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.010639909847434e-05], 0, 1.2789843082427979, 1579865867.1360188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.175398562527815e-05], 0, 2.9244375228881836, 1579865870.0018585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010475229464753325], 0, 1.3971879482269287, 1579865871.2616913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.5665843164469124e-05], 0, 2.9152870178222656, 1579865874.094093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011780391700014822], 0, 3.271618366241455, 1579865876.9267662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7441479015597208e-05], 0, 2.8910908699035645, 1579865879.7796142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.80664305196332e-05], 0, 2.5382978916168213, 1579865882.2787478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001154376271206001], 0, 1.5814454555511475, 1579865883.5386653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.7087703609854198e-05], 0, 2.4227418899536133, 1579865885.9770064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7780881448680564e-05], 0, 2.7600088119506836, 1579865888.7303188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.884617109497104e-05], 0, 2.8411827087402344, 1579865891.5630567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.125485874366636e-05], 0, 2.7771196365356445, 1579865894.3692882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.097623667439938e-05], 0, 2.739551305770874, 1579865897.1103632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001077224604866278], 0, 2.9298555850982666, 1579865899.971052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.198760545774065e-05], 0, 2.7757136821746826, 1579865902.7645807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.0119293874612666e-05], 0, 2.9277567863464355, 1579865905.610073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.120243774887178e-05], 0, 2.7505199909210205, 1579865908.3744736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00025813262407585984], 0, 3.1911916732788086, 1579865911.2364407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010228621508487655], 0, 2.94781756401062, 1579865914.0719235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.078466415922907e-05], 0, 2.7424328327178955, 1579865916.7802768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013596738925081433], 0, 1.3793339729309082, 1579865918.0391786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1860556341732864e-05], 0, 2.8185744285583496, 1579865920.8723109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.711321289540722e-05], 0, 2.694105625152588, 1579865923.5559826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019644893411764708], 0, 1.5763957500457764, 1579865924.8156688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0009203516256410257], 0, 3.5621795654296875, 1579865930.241537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00043226265903197926], 0, 1.6633667945861816, 1579865931.5060916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00015500596814104547], 0, 1.387183427810669, 1579865932.772985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011135275999999999], 0, 1.3027615547180176, 1579865934.0311074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005922743292995967], 0, 4.283119201660156, 1579865936.9087281], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005801170684057971], 0, 2.3923590183258057, 1579865938.1758103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.6452000141143799, 1579865927.2936234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.265161549194347e-05], 0, 2.8646914958953857, 1579865941.0941043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.786860499105963e-05], 0, 1.2311158180236816, 1579865942.3504272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.563105919646148e-05], 0, 1.2767870426177979, 1579865943.6348355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.101169225815355e-05], 0, 2.7683303356170654, 1579865946.3859482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0007052826714417745], 0, 3.5094375610351562, 1579865949.1772902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011202623434922911], 0, 2.7824583053588867, 1579865951.9619718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.415014139475368e-05], 0, 1.2639362812042236, 1579865953.2229817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011466453849477854], 0, 2.843982458114624, 1579865956.052841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001835739764692509], 0, 3.1115381717681885, 1579865958.9269753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00022866323239917975], 0, 1.9190142154693604, 1579865960.194898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0009244479323782235], 0, 4.244811058044434, 1579865963.077395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.517029131013502e-05], 0, 1.250136137008667, 1579865964.3339143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011318205659050966], 0, 2.9962966442108154, 1579865967.1974754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.902505173611112e-05], 0, 2.80507230758667, 1579865970.0306525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002617697652978413], 0, 3.0012707710266113, 1579865972.9012983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010917751007954669], 0, 1.2394790649414062, 1579865974.1587136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00034223896795090354], 0, 1.9429442882537842, 1579865975.425125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00031577202082675923], 0, 2.02719783782959, 1579865976.6882532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.989848597695196e-05], 0, 2.749393939971924, 1579865979.4420805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00027651641044135325], 0, 3.208364725112915, 1579865982.3096564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015363534638415476], 0, 1.608290195465088, 1579865983.5719817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.443801573015152e-05], 0, 2.8030176162719727, 1579865986.3584435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010208920392077608], 0, 1.2722668647766113, 1579865987.6220026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012099580345285526], 0, 1.2293741703033447, 1579865988.878249], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00040782398486377395], 0, 3.293328046798706, 1579865991.7571886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00015211301834048218], 0, 1.320368766784668, 1579865993.0417168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0004120601921005386], 0, 3.250761032104492, 1579865995.905018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.27977290515013e-05], 0, 2.8129565715789795, 1579865998.7195554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.2446518378013827e-05], 0, 2.7525827884674072, 1579866001.4267998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.639551714948853e-05], 0, 1.3702325820922852, 1579866002.6940167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002441447975450826], 0, 3.022597074508667, 1579866005.5600474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.858745161608199e-05], 0, 2.818495750427246, 1579866008.3966537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.23325634002685547, 1579865927.4789615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.48641983289729e-05], 0, 1.2622063159942627, 1579866009.7031064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004537267349465391], 0, 3.204066753387451, 1579866012.575405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002935525135282368], 0, 3.224454164505005, 1579866015.455638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00022761540735694822], 0, 1.6252362728118896, 1579866016.7207963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012971860873486215], 0, 1.23978590965271, 1579866017.9837828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.906369919709001e-05], 0, 2.7961864471435547, 1579866020.7632833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.325133175565745e-05], 0, 2.134012460708618, 1579866022.9114537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.831562630856358e-05], 0, 2.833759307861328, 1579866025.7443748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.006961715586375e-05], 0, 2.7190637588500977, 1579866030.1402733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.867155648244699e-05], 0, 2.821392059326172, 1579866032.9688206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.058854664523905e-05], 0, 1.277097225189209, 1579866034.2325015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.378001801629743e-05], 0, 1.2619996070861816, 1579866035.4945886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0005975909538063562], 0, 4.225870847702026, 1579866038.3806272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.000178398582129481], 0, 1.3614733219146729, 1579866039.6430702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.959959880025069e-05], 0, 2.7617697715759277, 1579866042.4210155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[9.443253442124349e-05], 0, 2.9427425861358643, 1579866045.2941763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001007487540654235], 0, 2.8767788410186768, 1579866048.1488261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.11712904602607e-05], 0, 2.8403730392456055, 1579866050.9837904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00021087935811875985], 0, 3.0909974575042725, 1579866053.8452165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004300272103004292], 0, 1.621814250946045, 1579866055.1107788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.577859351997897e-05], 0, 1.2544310092926025, 1579866056.3683908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018592345069637882], 0, 1.3032417297363281, 1579866057.6307743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017766986713364466], 0, 2.976210832595825, 1579866060.479801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0006733193376460768], 0, 4.009878158569336, 1579866063.359424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0007457807391505079], 0, 3.612699031829834, 1579866066.2419987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002403811709643762], 0, 3.162153482437134, 1579866069.113349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001028816995290224], 0, 2.870708465576172, 1579866071.9848855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.785121359304815e-05], 0, 2.8618431091308594, 1579866074.8560727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.651485862168515e-05], 0, 2.858788251876831, 1579866077.7221656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023338036568377064], 0, 1.6468768119812012, 1579866078.9871595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017613316692984435], 0, 2.924367904663086, 1579866081.7810993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010502591830381849], 0, 2.7587831020355225, 1579866084.5013163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002946055158048602], 0, 3.2494888305664062, 1579866087.373453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002962138102276086], 0, 1.8812322616577148, 1579866088.6384368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00019633432490196077], 0, 1.3747704029083252, 1579866089.9003582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012177060123447382], 0, 2.8401119709014893, 1579866092.7426372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011217254682610639], 0, 1.351672887802124, 1579866094.0093498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.824592937078162e-05], 0, 2.8032684326171875, 1579866096.8050864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.000178230992529349], 0, 1.3702056407928467, 1579866098.0683894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.918934014370204e-05], 0, 2.9574544429779053, 1579866100.9362156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003454391102481122], 0, 3.4919512271881104, 1579866103.7920568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011293428467153285], 0, 3.0140886306762695, 1579866106.6605175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00025521936763538193], 0, 3.5457708835601807, 1579866109.5249772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.510490240883557e-05], 0, 2.815899133682251, 1579866112.3399394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001859233461467038], 0, 1.4733378887176514, 1579866113.6037848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.314606019687026e-05], 0, 1.4049701690673828, 1579866114.865559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.33652823588837e-05], 0, 1.287320852279663, 1579866116.1284165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004699394934210526], 0, 1.6600475311279297, 1579866117.3934321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002501380659544821], 0, 3.3126907348632812, 1579866120.2692585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0009114058878822198], 0, 3.455371379852295, 1579866123.142964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.812221175460506e-05], 0, 1.2395427227020264, 1579866124.4013631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007583808333333333], 0, 3.6293952465057373, 1579866127.2758317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0002957102261315741], 0, 2.9912290573120117, 1579866130.151507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00019367697205419792], 0, 2.943455219268799, 1579866133.005148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00025314493619361933], 0, 2.9853289127349854, 1579866135.8743625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011016566641386781], 0, 1.3648321628570557, 1579866137.1496365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002714936169246299], 0, 3.1642956733703613, 1579866141.5599818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.055934175701747e-05], 0, 2.6364128589630127, 1579866144.230179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002823336997730843], 0, 3.6075785160064697, 1579866147.109063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010701173581869384], 0, 2.881065607070923, 1579866149.9477842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.919622527974921e-05], 0, 2.8191449642181396, 1579866152.77568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00014453641595729334], 0, 1.3153951168060303, 1579866154.040059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.59113959668461e-05], 0, 1.286607027053833, 1579866155.3062956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003383298169537319], 0, 1.3842382431030273, 1579866156.5687864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.914314705630303e-05], 0, 2.9044134616851807, 1579866159.435784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00039321526138147564], 0, 1.6399121284484863, 1579866160.7019138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.865477040502278e-05], 0, 2.867769718170166, 1579866163.5497894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00027059820896328297], 0, 1.3866569995880127, 1579866164.8132048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.920971364221365e-05], 0, 2.8410027027130127, 1579866167.6792867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001739863435147813], 0, 2.869208335876465, 1579866170.5145516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010142235725075528], 0, 2.8414220809936523, 1579866173.3806546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002079608542421107], 0, 3.0653796195983887, 1579866176.2441988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017848672498888395], 0, 2.9030542373657227, 1579866179.10414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.752878399528779e-05], 0, 2.866107225418091, 1579866181.963337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.22342366562193e-05], 0, 2.8005197048187256, 1579866184.7226956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.552818505567808e-05], 0, 2.858966827392578, 1579866187.5537753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.64474902276101e-05], 0, 2.8569328784942627, 1579866190.421493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.352848391698495e-05], 0, 2.8844070434570312, 1579866193.2653642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001198613763081719], 0, 2.987234592437744, 1579866196.1380389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.919952092359447e-05], 0, 2.771672248840332, 1579866198.8948843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00010385719861898247], 0, 2.8618528842926025, 1579866201.7325969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00041103799362732604], 0, 3.198776960372925, 1579866204.6060364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.951384614850799e-05], 0, 1.2582263946533203, 1579866205.8652463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011790148156762414], 0, 1.2533531188964844, 1579866207.134143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.848140617927777e-05], 0, 1.2862086296081543, 1579866208.3895729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00029394257998900496], 0, 2.9817278385162354, 1579866211.2477598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00020387026192417447], 0, 1.3692700862884521, 1579866212.5111032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010929782794028238], 0, 2.852729320526123, 1579866215.386408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002287348326495968], 0, 3.103693962097168, 1579866218.2627378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002053648036482886], 0, 1.3693864345550537, 1579866219.528833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001214052563182294], 0, 2.841553211212158, 1579866222.4069054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.387746115460331e-05], 0, 2.673574924468994, 1579866225.057967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000160562126682502], 0, 1.3805780410766602, 1579866226.3319862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.398872838898705e-05], 0, 2.8190929889678955, 1579866229.0524673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.47885011727079e-05], 0, 2.8267924785614014, 1579866231.8874595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.688713946453565e-05], 0, 1.7553277015686035, 1579866233.6293755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.394020418685964e-05], 0, 2.777902126312256, 1579866236.371969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017422422930624595], 0, 2.921328067779541, 1579866239.2435968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.77923190373872e-05], 0, 2.783296585083008, 1579866242.0526612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0007661973685211602], 0, 3.4919216632843018, 1579866244.9283946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011424474555918717], 0, 2.840596914291382, 1579866247.7853854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.500010590915431e-05], 0, 2.843639850616455, 1579866250.650959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.301386913340724e-05], 0, 2.799654960632324, 1579866253.4666417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.913961532085376e-05], 0, 1.2616071701049805, 1579866254.7299871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011652018972562756], 0, 2.830838441848755, 1579866259.7532325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002562761892150606], 0, 2.9760849475860596, 1579866262.6157472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00012921182457942726], 0, 1.3224833011627197, 1579866263.8834848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.7144185002952174e-05], 0, 2.6004185676574707, 1579866266.490279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.280377316985214e-05], 0, 2.8804943561553955, 1579866269.345443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.704535463355542e-05], 0, 2.854849338531494, 1579866272.1916146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002484539543428132], 0, 2.9992635250091553, 1579866275.0698762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.897874264066576e-05], 0, 2.8752477169036865, 1579866277.9079845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00034487880286815067], 0, 3.544259548187256, 1579866280.780245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.919709653619136e-05], 0, 1.3325555324554443, 1579866282.061422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.20798587799072266, 1579866255.855688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014031886179921774], 0, 2.8651533126831055, 1579866284.9726825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.317905160912814e-05], 0, 2.8059754371643066, 1579866287.8073964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001601214243636946], 0, 1.6112711429595947, 1579866289.0666482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0001059621099462544], 0, 2.8609817028045654, 1579866291.9100363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[9.757775105821728e-05], 0, 2.9924187660217285, 1579866294.7432725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.000127340495061431], 0, 1.279341459274292, 1579866296.0572538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.398026531466579e-05], 0, 2.829789400100708, 1579866298.8856912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0009225795025728987], 0, 4.217870473861694, 1579866301.76529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.82140309296189e-05], 0, 2.826228141784668, 1579866304.574437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.646370679267085e-05], 0, 2.882094621658325, 1579866307.4352384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00022590922762399888], 0, 3.009833335876465, 1579866310.3008788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.324713773156624e-05], 0, 1.249251127243042, 1579866311.5619512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00016371372948390393], 0, 2.9506726264953613, 1579866314.4136631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010042020301053688], 0, 1.2445592880249023, 1579866315.669421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002399976520572451], 0, 3.652003526687622, 1579866318.5372708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0001499110810608331], 0, 1.3331971168518066, 1579866319.798511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00015225538650769693], 0, 1.3239307403564453, 1579866321.0664396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011746214667896678], 0, 1.274627923965454, 1579866322.339833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[4.4859223936342965e-05], 0, 3.449518918991089, 1579866325.7909286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023602732949200376], 0, 1.593672513961792, 1579866327.0542948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012227171287510605], 0, 2.7938132286071777, 1579866329.8726187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017522296899224806], 0, 2.9870071411132812, 1579866332.730829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.987721775e-05], 0, 2.852858304977417, 1579866335.5758011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00030736309405637256], 0, 1.8548178672790527, 1579866336.8434885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.2307058420010596e-05], 0, 2.7385284900665283, 1579866339.560239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.518102854122621e-05], 0, 2.8138015270233154, 1579866342.347265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00030471530466970385], 0, 3.259894371032715, 1579866345.2054594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0007426446002766252], 0, 3.578674554824829, 1579866348.0796015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021519374233654878], 0, 1.3903076648712158, 1579866349.346088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0009238945974698101], 0, 4.16816520690918, 1579866352.2156544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.741494486119942e-05], 0, 2.832005500793457, 1579866355.0443773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010878942899054657], 0, 1.3225657939910889, 1579866356.3069022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.000368666147275405], 0, 1.4229021072387695, 1579866357.5727737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00029224564780329056], 0, 2.914185047149658, 1579866360.450377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001229002181455327], 0, 2.822767734527588, 1579866363.303075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0001770899576459391], 0, 1.4685885906219482, 1579866364.6786966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.324869448418376e-05], 0, 2.8348350524902344, 1579866367.5109866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011145126432696579], 0, 1.2495105266571045, 1579866370.3731725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00017602300109146476], 0, 2.901942014694214, 1579866373.2450573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00028801104824639485], 0, 3.5975193977355957, 1579866376.1293333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010935951381178063], 0, 2.831402063369751, 1579866378.9966023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.436763234941205e-05], 0, 2.8744986057281494, 1579866381.8607614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.931292117918931e-05], 0, 2.815364122390747, 1579866384.6895049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00025766707074864934], 0, 1.6100273132324219, 1579866385.9529557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015380168488943487], 0, 1.3943533897399902, 1579866387.2147975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[5.015955620669559e-05], 0, 2.796302318572998, 1579866389.978241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[4.8770778034911395e-05], 0, 2.602994441986084, 1579866392.6189098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001523029429484254], 0, 1.5596206188201904, 1579866393.8785238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010868037717086835], 0, 2.748757839202881, 1579866396.6455545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000106869162245034], 0, 2.8256537914276123, 1579866399.4914417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.118499942698461e-05], 0, 2.9073591232299805, 1579866402.3670454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.042577924736262e-05], 0, 1.3975489139556885, 1579866403.651295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010860000327354566], 0, 2.9544196128845215, 1579866406.4882221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010048586948092558], 0, 2.841447114944458, 1579866409.3449612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.526326271441469e-05], 0, 1.258624792098999, 1579866410.6008039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00010150172891182466], 0, 2.941570520401001, 1579866413.4395103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021493711430097478], 0, 3.024007797241211, 1579866416.303242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.680726289590285e-05], 0, 2.8488330841064453, 1579866419.1324418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014787820666605623], 0, 2.873075485229492, 1579866422.0029356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011389789334393458], 0, 1.302473545074463, 1579866423.2638807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.487700664238268e-05], 0, 2.8425164222717285, 1579866426.087512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.779316459770114e-05], 0, 1.3398878574371338, 1579866427.365089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.685757556848863e-05], 0, 2.8651421070098877, 1579866430.232695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00015422290438208726], 0, 2.961543083190918, 1579866433.0899734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00031619764086990597], 0, 3.664682626724243, 1579866435.963621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.745558431465529e-05], 0, 2.536532163619995, 1579866438.5192072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012095081935096152], 0, 1.2524540424346924, 1579866439.7834399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00016740115107913671], 0, 1.3541100025177002, 1579866441.0423315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001485061172173913], 0, 2.9961864948272705, 1579866443.9876373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007639365296068215], 0, 3.640770435333252, 1579866446.8672216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004321757192224622], 0, 1.5811002254486084, 1579866448.1340184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014491612296850282], 0, 1.2746374607086182, 1579866449.3969095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00014446158620689655], 0, 2.9379360675811768, 1579866452.2612615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.675276975096608e-05], 0, 2.9249513149261475, 1579866455.135517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010682341822630778], 0, 2.993703842163086, 1579866458.0026376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.802936788795192e-05], 0, 2.861785650253296, 1579866460.8626971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.347379843444227e-05], 0, 2.790635108947754, 1579866463.6432478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.293886845032818e-05], 0, 2.7465858459472656, 1579866466.3989482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.566994916873686e-05], 0, 1.2649831771850586, 1579866467.6539044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.6387844184930416e-05], 0, 1.6779792308807373, 1579866469.322786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00025278555346503606], 0, 2.98211932182312, 1579866472.1917007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.46843087852629e-05], 0, 2.7706639766693115, 1579866474.9830573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011398835650289018], 0, 2.9145541191101074, 1579866477.7976916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00033878293299832496], 0, 3.528808832168579, 1579866480.6786647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.731874607437517e-05], 0, 2.799191951751709, 1579866483.4344127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010279864386235232], 0, 1.2916314601898193, 1579866485.6388013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.266236750272628e-05], 0, 2.860156536102295, 1579866488.5010157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002130479451763706], 0, 1.3192267417907715, 1579866489.7648733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.000362809964502359], 0, 3.0007925033569336, 1579866492.6418731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0003709230179351575], 0, 3.0967578887939453, 1579866495.5145783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00019840266224097284], 0, 3.086211919784546, 1579866498.3617682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001615898650973291], 0, 1.3736591339111328, 1579866499.692634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.581097172576833e-05], 0, 2.8935911655426025, 1579866502.5466897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014960741532894128], 0, 2.909914255142212, 1579866505.4084187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.000431799892965041], 0, 1.5807032585144043, 1579866506.672789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.430369333918665e-05], 0, 2.8842222690582275, 1579866509.5408964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.478734659516939e-05], 0, 2.7701315879821777, 1579866512.2788723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0001515687441332324], 0, 2.904102325439453, 1579866515.1338856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.390256285653919e-05], 0, 2.8458986282348633, 1579866517.9678175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002315260842696629], 0, 3.2062740325927734, 1579866520.832154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012294771231723188], 0, 2.913013458251953, 1579866523.6865163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017776979444505676], 0, 3.180995225906372, 1579866526.5555704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002438791997276441], 0, 3.2885658740997314, 1579866529.4273183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.682983611120899e-05], 0, 2.883073091506958, 1579866532.2987852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010802283974904296], 0, 1.309600591659546, 1579866533.5737655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00013752339722260417], 0, 1.3661212921142578, 1579866534.8344073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004169963160474716], 0, 3.204347610473633, 1579866537.7157602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.143161990153123e-05], 0, 2.83467960357666, 1579866540.5354888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[9.631416964973057e-05], 0, 1.3624234199523926, 1579866541.7989414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0003594116951955307], 0, 2.921124219894409, 1579866544.6663773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002016292116391462], 0, 1.3016595840454102, 1579866545.92769], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.849235892258785e-05], 0, 2.8744425773620605, 1579866548.7598956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.148886216915603e-05], 0, 2.7979633808135986, 1579866551.5693288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011551359022611232], 0, 2.8064212799072266, 1579866554.3884678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010257361857124535], 0, 2.8190698623657227, 1579866557.2318206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020942388283485048], 0, 3.0136327743530273, 1579866560.1004553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002000573164841758], 0, 2.6872141361236572, 1579866562.6167421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00018163488545065826], 0, 2.983713150024414, 1579866565.4904363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.446166473636086e-05], 0, 1.3672080039978027, 1579866566.8529415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.92453579742877e-05], 0, 2.8188514709472656, 1579866569.686965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00020680197667217177], 0, 1.4183807373046875, 1579866570.9483168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011716870265695149], 0, 2.9170243740081787, 1579866573.7797332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.837418780337732e-05], 0, 1.290445327758789, 1579866575.036659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.488149773046133e-05], 0, 2.817295551300049, 1579866577.8412285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.409901826462797e-05], 0, 2.8100664615631104, 1579866580.6763759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.1196049205841595e-05], 0, 2.664761781692505, 1579866585.6672137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.514450482925843e-05], 0, 2.837139368057251, 1579866588.5345457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002830204960366391], 0, 3.366365671157837, 1579866591.400426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.978398465802875e-05], 0, 2.747882604598999, 1579866594.1614373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.577658138898393e-05], 0, 4.241212844848633, 1579866598.161067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003069246644486692], 0, 3.1458852291107178, 1579866601.0361705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000282734190059503], 0, 2.9963812828063965, 1579866603.9143016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013829227109762824], 0, 1.2824101448059082, 1579866605.172329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030392282897231704], 0, 3.8094379901885986, 1579866608.0313365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.425686625523881e-05], 0, 2.873443603515625, 1579866610.89844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011639667492327927], 0, 2.909762144088745, 1579866613.7395566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00028636666714285716], 0, 1.322389841079712, 1579866615.0006974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002831997894459103], 0, 3.150709629058838, 1579866617.8686194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008320502100103199], 0, 3.3314449787139893, 1579866620.7464528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.183735671388975e-05], 0, 2.8640329837799072, 1579866623.5997202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.093236810646216e-05], 0, 2.9175305366516113, 1579866626.466484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023206904289357756], 0, 1.3749706745147705, 1579866627.7234998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015281099328654256], 0, 1.323610544204712, 1579866628.984364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001369828023829088], 0, 1.292053461074829, 1579866630.241734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015911796351522845], 0, 1.3355424404144287, 1579866631.5003023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.802711554237164e-05], 0, 2.909463405609131, 1579866634.3193882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013186598555927224], 0, 3.0117995738983154, 1579866637.1975565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003096156873265495], 0, 1.8335824012756348, 1579866638.4656458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002916073020231214], 0, 3.738011360168457, 1579866641.3443987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003119357894024367], 0, 3.8240084648132324, 1579866644.2189782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.290600042589437e-05], 0, 2.7886362075805664, 1579866646.997867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0007978647383778437], 0, 3.239022731781006, 1579866649.875441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00022938382694226658], 0, 3.1743412017822266, 1579866652.7438695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006686218105872621], 0, 3.8664331436157227, 1579866655.6287873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.272010623129038e-05], 0, 2.853620767593384, 1579866658.4613636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010308080496054114], 0, 1.2902464866638184, 1579866659.723104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.013316256701356e-05], 0, 1.2723321914672852, 1579866660.9933567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.467493713606655e-05], 0, 2.883246660232544, 1579866663.8264172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021840920385974452], 0, 3.0598814487457275, 1579866666.6875088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002097741288175411], 0, 3.064509868621826, 1579866669.551228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026399894257034723], 0, 3.21362566947937, 1579866672.4120696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.083850601534113e-05], 0, 1.3678476810455322, 1579866673.6698737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00019256755536688902], 0, 2.9881582260131836, 1579866676.5014029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.676008165949307e-05], 0, 2.8965582847595215, 1579866679.36697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010940979649243465], 0, 2.7865724563598633, 1579866682.1956217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.03329376104063e-05], 0, 1.2631399631500244, 1579866683.4530985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.707482809634939e-05], 0, 2.8740665912628174, 1579866686.3133361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019812853511374877], 0, 1.3434946537017822, 1579866687.5755117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003145563422607326], 0, 3.1961276531219482, 1579866690.4259958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.497428360946746e-05], 0, 2.830629587173462, 1579866693.277442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011505672502870263], 0, 1.3406486511230469, 1579866694.5395904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.463008118874154e-05], 0, 2.840719699859619, 1579866697.4150958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.426853964529982e-05], 0, 2.8546054363250732, 1579866700.284371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019579192417408265], 0, 3.0786094665527344, 1579866704.9018538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.94115115290187e-05], 0, 2.766225814819336, 1579866707.6820483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.7555865126756536e-05], 0, 2.8554954528808594, 1579866710.5422173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013297888191588164], 0, 1.3777697086334229, 1579866711.8001924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000101706245093054], 0, 1.2934107780456543, 1579866713.0573928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.955966863446851e-05], 0, 2.8745362758636475, 1579866715.9251816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003048684905947178], 0, 3.266817569732666, 1579866718.7848916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0007803439066279632], 0, 3.2897517681121826, 1579866721.6636608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00028473027345082434], 0, 1.6610875129699707, 1579866722.9292006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.854329586767198e-05], 0, 1.240626573562622, 1579866724.190328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003907579992716679], 0, 3.130199909210205, 1579866727.0528502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002795758004179728], 0, 3.360569715499878, 1579866729.9150307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003085318184253916], 0, 2.9088969230651855, 1579866732.6058989], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002613242789059941], 0, 3.2327306270599365, 1579866735.4503613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00022221363813747225], 0, 1.4177567958831787, 1579866736.7122817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003122883290272069], 0, 3.2968225479125977, 1579866739.5598695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017827917338065658], 0, 1.5490484237670898, 1579866740.8275166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003065876901676829], 0, 3.555668592453003, 1579866743.6967123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.088946458080194e-05], 0, 1.2556354999542236, 1579866744.954991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.55107557670592e-05], 0, 2.8124797344207764, 1579866747.786121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3151524452234883e-05], 0, 2.6849820613861084, 1579866750.4883673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001620151705777634], 0, 1.4498884677886963, 1579866751.7518804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0007748566346749226], 0, 1.7556424140930176, 1579866753.022354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.791815678849509e-05], 0, 2.814875364303589, 1579866755.8572469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.7443195775300104e-05], 0, 2.904012441635132, 1579866758.7217097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.012560340425532e-05], 0, 1.251467227935791, 1579866759.977667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001824977727520436], 0, 1.499699592590332, 1579866761.243946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026905014980772445], 0, 3.2362468242645264, 1579866764.1114388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00014054282940969783], 0, 2.896205186843872, 1579866766.966203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012134704784399224], 0, 1.2219264507293701, 1579866768.2275646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.571008192628606e-05], 0, 1.2633156776428223, 1579866769.4808128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002067373470103093], 0, 1.5063560009002686, 1579866770.7460554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00024768975892857146], 0, 3.2664906978607178, 1579866773.611869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.658870994794679e-05], 0, 1.2406890392303467, 1579866774.8705943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031516236114375245], 0, 3.827089548110962, 1579866777.7407155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.219876201284962e-05], 0, 2.9114768505096436, 1579866780.6130698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.375419956765706e-05], 0, 2.942847728729248, 1579866783.4640276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000402446308681672], 0, 1.5521085262298584, 1579866784.7307777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003501203617850953], 0, 3.146717071533203, 1579866787.6070504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.836859370547055e-05], 0, 2.8310439586639404, 1579866790.4346423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.306328185509056e-05], 0, 2.830076217651367, 1579866793.2702556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00038927964731390026], 0, 3.1210079193115234, 1579866796.1432784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.884374568005937e-05], 0, 1.5605416297912598, 1579866797.6952155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.414915565568188e-05], 0, 2.8441667556762695, 1579866800.5493267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.424255283670667e-05], 0, 2.812636137008667, 1579866803.3064191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.930046932194923e-05], 0, 2.790752410888672, 1579866806.0455115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.89896014411589e-05], 0, 2.8010733127593994, 1579866808.86253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.957331599321634e-05], 0, 2.8894050121307373, 1579866811.7302022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001367104273224044], 0, 1.5092401504516602, 1579866814.1475155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.7865998794024264e-05], 0, 2.7673702239990234, 1579866816.8933225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.0887890800694285e-05], 0, 2.8721394538879395, 1579866819.7598615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013355011436170212], 0, 1.3855564594268799, 1579866821.0223358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00021510231471535984], 0, 1.3332066535949707, 1579866822.2845123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.511375215594682e-05], 0, 2.7733418941497803, 1579866825.0703657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.942548898694749e-05], 0, 2.8585212230682373, 1579866827.9186502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000319216234563972], 0, 1.8125975131988525, 1579866829.1837628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001491392131269534], 0, 1.2840967178344727, 1579866830.4433658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023654587121928165], 0, 1.3825271129608154, 1579866831.7037036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.092284815342355e-05], 0, 2.8155198097229004, 1579866834.531276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014561186403033586], 0, 3.0756587982177734, 1579866837.4002397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013547410373722138], 0, 3.1256608963012695, 1579866840.2789357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.686477606373961e-05], 0, 2.7988922595977783, 1579866843.0896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.423486317988812e-05], 0, 2.8973634243011475, 1579866845.9487066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.890866247021034e-05], 0, 2.3986220359802246, 1579866848.3296986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.0789976776784365e-05], 0, 2.8580973148345947, 1579866851.1865642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.278167675544794e-05], 0, 2.874293327331543, 1579866854.0640273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.505417780580075e-05], 0, 2.8556182384490967, 1579866856.939347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.141900368597052e-05], 0, 2.910985231399536, 1579866859.8162801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4581472478981835e-05], 0, 2.6504945755004883, 1579866862.4818728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.833106763896123e-05], 0, 2.779630422592163, 1579866865.2825024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.91818111695021e-05], 0, 1.3857507705688477, 1579866866.546966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003160243828984596], 0, 1.6597330570220947, 1579866867.8181312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.812950461325542e-05], 0, 2.8143177032470703, 1579866870.5224705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0005809157120173223], 0, 3.3915324211120605, 1579866873.3921835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.153777972266425e-05], 0, 2.8115923404693604, 1579866876.1938012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.522606960609795e-05], 0, 2.7462611198425293, 1579866878.944844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028485422814013105], 0, 1.751643180847168, 1579866880.208906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011168779510914617], 0, 2.862140655517578, 1579866883.0804145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.658619911378608e-05], 0, 2.742034673690796, 1579866885.8350983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.749673863312429e-05], 0, 2.9328019618988037, 1579866888.6992416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.005577522796353e-05], 0, 2.844135046005249, 1579866891.5106237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.8090589763399326e-05], 0, 2.6869475841522217, 1579866894.1823525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011898897788873038], 0, 1.4479286670684814, 1579866895.4430163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001959367721641502], 0, 1.442049503326416, 1579866896.714286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.554904747262231e-05], 0, 2.8499724864959717, 1579866899.535913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.178257510749038e-05], 0, 2.892249584197998, 1579866902.3589737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013249865524540282], 0, 1.2983014583587646, 1579866903.6188977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.839682973370966e-05], 0, 2.8375706672668457, 1579866906.4750745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4471484269303615e-05], 0, 2.5122568607330322, 1579866909.0020566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.45494655921916e-05], 0, 2.7847530841827393, 1579866911.8028653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.545607318025258e-05], 0, 2.8074660301208496, 1579866914.5649319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.057256118475943e-05], 0, 2.7457754611968994, 1579866917.286577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.11445116092545e-05], 0, 2.7682673931121826, 1579866920.0009437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.133988618850708, 1579866813.008482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010916410131255127], 0, 2.81532883644104, 1579866922.8852954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.831516876979294e-05], 0, 2.8577256202697754, 1579866925.7419555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001020258393639792], 0, 1.2315897941589355, 1579866928.5747848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.279168554006969e-05], 0, 2.851862907409668, 1579866931.44759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013342281212604706], 0, 1.3831372261047363, 1579866932.7129486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00028710055772646537], 0, 3.1461825370788574, 1579866935.5907264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000163242254226992], 0, 2.9176926612854004, 1579866938.454958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028343883403954804], 0, 3.373194456100464, 1579866941.3162766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.222548919003604e-05], 0, 2.8501949310302734, 1579866944.1436713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00022255655638166047], 0, 2.9570963382720947, 1579866947.0218194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013550280400921033], 0, 1.3295226097106934, 1579866948.278091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0004091899576011157], 0, 2.8351731300354004, 1579866950.9203281], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.432083602577484e-05], 0, 3.5477592945098877, 1579866954.44237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.623511960595352e-05], 0, 3.12534761428833, 1579866957.3126373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.9061534237688006e-05], 0, 1.273815393447876, 1579866958.5700653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.583521693263361e-05], 0, 2.809309959411621, 1579866961.4234583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00019095733019317912], 0, 2.9541091918945312, 1579866964.2786064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.85912326192283e-05], 0, 1.3797898292541504, 1579866965.5411193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00040592293264379414], 0, 3.118391275405884, 1579866968.4046798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004010381315266037], 0, 3.099278211593628, 1579866971.274576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015583312916796508], 0, 1.3039875030517578, 1579866972.5297942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.9755228384931e-05], 0, 2.8516318798065186, 1579866975.377402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000307155229684146], 0, 1.5776934623718262, 1579866976.6410367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.485031586983993e-05], 0, 2.903337240219116, 1579866979.5109642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003116977741747573], 0, 3.2113394737243652, 1579866982.3746672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.730362565866106e-05], 0, 2.780616521835327, 1579866985.1794832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.767804528913709e-05], 0, 2.9355368614196777, 1579866988.0274472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.8715246276285047e-05], 0, 2.849673271179199, 1579866990.8911998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.296845040573545e-05], 0, 2.8525073528289795, 1579866993.7303653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015788955460867862], 0, 2.981003522872925, 1579866996.5940228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010924054729729729], 0, 1.3777108192443848, 1579866997.856149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8946671511846084e-05], 0, 2.752314567565918, 1579867000.6296806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00028466626235875705], 0, 3.154367446899414, 1579867003.501139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.757682979241789e-05], 0, 2.8140456676483154, 1579867006.3358386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00026730879335548174], 0, 2.952519655227661, 1579867009.204389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00035415975750220657], 0, 3.131119728088379, 1579867012.0663311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0002632296586319218], 0, 2.946319818496704, 1579867014.9418905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00023299043774726555], 0, 1.3325295448303223, 1579867016.1993327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.195622664306604e-05], 0, 2.9416399002075195, 1579867019.0588753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017536517242888402], 0, 3.022791624069214, 1579867021.9131386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.205412817584926e-05], 0, 1.2630486488342285, 1579867023.1822417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00017177485290588033], 0, 1.3233058452606201, 1579867024.444793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.663924926365796e-05], 0, 2.866176128387451, 1579867027.3124948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013308284494903457], 0, 3.0912954807281494, 1579867030.1730773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.0610521337236176e-05], 0, 2.779479742050171, 1579867032.9751735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.267726577893743e-05], 0, 2.856787919998169, 1579867035.8472567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018043256557784778], 0, 1.5251810550689697, 1579867037.1936066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.647900396825397e-05], 0, 1.3064615726470947, 1579867038.455869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.598738924802111e-05], 0, 1.2394545078277588, 1579867039.7125435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003110789515879164], 0, 3.4413201808929443, 1579867042.5769413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001327389770714345], 0, 2.9177632331848145, 1579867047.0295897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.54359016993607e-05], 0, 3.024956464767456, 1579867049.8316066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0005890336265544989], 0, 3.5452678203582764, 1579867052.7051377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000807398687968048], 0, 3.348374128341675, 1579867055.5904758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002334301686100746], 0, 1.3630781173706055, 1579867056.847725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.379386046140337e-05], 0, 2.8122215270996094, 1579867059.690979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.135898226645556e-05], 0, 2.778663158416748, 1579867062.4964168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003086113729074466], 0, 3.513658285140991, 1579867065.3564541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012817838702191664], 0, 2.7212743759155273, 1579867068.0338318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0008158578239757208], 0, 3.2148969173431396, 1579867070.9116228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00017280278608425414], 0, 1.2853178977966309, 1579867072.1705923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008171171213960546], 0, 3.3387959003448486, 1579867075.051292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.724358014178447e-05], 0, 2.83835506439209, 1579867077.9033353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002783061213592233], 0, 3.505600690841675, 1579867080.7665877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.868814263451798e-05], 0, 2.8386385440826416, 1579867083.5880098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003012629288913774], 0, 3.1146457195281982, 1579867086.4643865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.832976125214142e-05], 0, 1.2407951354980469, 1579867087.7313058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.661576955161626e-05], 0, 2.818617582321167, 1579867090.5691507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00013473057033549146], 0, 2.960594892501831, 1579867093.4229107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001799988414152299], 0, 1.385223150253296, 1579867094.6796186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013877827186801857], 0, 3.132391929626465, 1579867097.552344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4298664265228864e-05], 0, 2.6995816230773926, 1579867100.2277193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010202961184738955], 0, 1.2584049701690674, 1579867101.5011728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.355450492332527e-05], 0, 2.746311902999878, 1579867104.2701051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003921037738644644], 0, 3.0568370819091797, 1579867107.1479971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.199741087778081e-05], 0, 2.872941493988037, 1579867109.9797015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00037504289391829157], 0, 3.102231502532959, 1579867112.8551033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026294396808337406], 0, 3.087101936340332, 1579867115.7276378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.709954220638094e-05], 0, 1.2644665241241455, 1579867116.9913325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.513748718197237e-05], 0, 2.775214910507202, 1579867119.7606711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.621917191674433e-05], 0, 2.779664993286133, 1579867122.5237014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002504555455], 0, 1.4183001518249512, 1579867123.7847304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.812452368706351e-05], 0, 2.7014620304107666, 1579867126.488312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020334839226100152], 0, 3.0588488578796387, 1579867129.3524537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.760492708559832e-05], 0, 2.9045157432556152, 1579867132.183551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.455590271419984e-05], 0, 2.8586838245391846, 1579867135.0501184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.812255347193912e-05], 0, 2.7594473361968994, 1579867137.7523208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00021884726790393012], 0, 1.5310657024383545, 1579867139.016708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014786044708487084], 0, 1.4561457633972168, 1579867140.2802565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001618524381260097], 0, 1.3465161323547363, 1579867141.54431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.201907213700487e-05], 0, 1.233989953994751, 1579867142.8072693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.4644418976689764e-05], 0, 2.7680282592773438, 1579867145.5511472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002773357937359405], 0, 3.4968600273132324, 1579867148.406014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008137134243037975], 0, 3.40254807472229, 1579867151.2737453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000101327536099273], 0, 2.8539388179779053, 1579867154.144993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.72820777389418e-05], 0, 2.904907464981079, 1579867157.0132155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00030433925935778074], 0, 3.235732316970825, 1579867159.8692272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00028339194280356306], 0, 1.6724216938018799, 1579867161.34046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.351625288756188e-05], 0, 2.9132840633392334, 1579867165.4048743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008108753854251013], 0, 1.717156171798706, 1579867166.675143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018961953791291294], 0, 1.4445371627807617, 1579867167.9533546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0004052865732997481], 0, 3.0635881423950195, 1579867170.8212874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002840094513852126], 0, 3.428579568862915, 1579867173.6880403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002942978005129145], 0, 3.0070960521698, 1579867176.5521457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026079295984264875], 0, 3.223292827606201, 1579867179.3907492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001542196489423077], 0, 3.00162410736084, 1579867182.2503016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001727258360939699], 0, 2.9715356826782227, 1579867185.0961628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0008279814838378656], 0, 3.3476576805114746, 1579867187.9764497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0003083748258027303], 0, 2.9235825538635254, 1579867190.8354728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018316020871291756], 0, 2.9798872470855713, 1579867193.6370027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.036103191164273e-05], 0, 2.846501588821411, 1579867196.5007424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015618723876404495], 0, 1.4146332740783691, 1579867197.7632017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.986905579511303e-05], 0, 2.8279895782470703, 1579867200.6120296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.758426108500019e-05], 0, 2.914879083633423, 1579867203.4267285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002606777200389737], 0, 3.252929210662842, 1579867206.2861261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013890608281915355], 0, 2.9606964588165283, 1579867209.1286542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002302109898873822], 0, 1.3392107486724854, 1579867210.3929648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.3862707335078186e-05], 0, 2.7305712699890137, 1579867213.0993423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.709817485390023e-05], 0, 2.883819818496704, 1579867215.9209013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00027784647793505416], 0, 1.5006873607635498, 1579867217.1840203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.5915776135627715e-05], 0, 2.8036928176879883, 1579867219.957054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001360291779016037], 0, 1.404186725616455, 1579867221.2148795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003591287396832478], 0, 3.182387351989746, 1579867224.0825012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012874697843534658], 0, 2.88090181350708, 1579867226.912172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001803328368881904], 0, 3.063840389251709, 1579867229.7732174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00028842171056388293], 0, 3.0287864208221436, 1579867232.6503685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.599123447903545e-05], 0, 2.840258836746216, 1579867235.494548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015958244812221516], 0, 1.3427019119262695, 1579867236.7526283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.165611237113403e-05], 0, 2.8665034770965576, 1579867239.6213129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.835971991132373e-05], 0, 1.2805569171905518, 1579867240.8758667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.241724988001919e-05], 0, 2.814262628555298, 1579867243.6571593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00016700838222498445], 0, 3.271528959274292, 1579867246.5283434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.111681489720773e-05], 0, 2.8047409057617188, 1579867249.3641615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.018124629555467e-05], 0, 1.2903742790222168, 1579867250.6242104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002761627855567806], 0, 1.4142248630523682, 1579867251.8851192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00024757250828182943], 0, 1.4101297855377197, 1579867253.144063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.261323640230933e-05], 0, 2.7630391120910645, 1579867255.9002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.232708758156606e-05], 0, 3.0482547283172607, 1579867258.7757037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.974392775630406e-05], 0, 1.326526403427124, 1579867260.1166635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.987164636332431e-05], 0, 2.775780439376831, 1579867262.9169781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003833586792947343], 0, 3.106565237045288, 1579867265.780159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001262974113447356], 0, 2.841045618057251, 1579867268.645463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.862798545625997e-05], 0, 2.8580150604248047, 1579867271.5210578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.826917208218598e-05], 0, 2.914954423904419, 1579867274.3855863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018519133430656932], 0, 1.428532600402832, 1579867275.661973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.532980402894582e-05], 0, 1.2511186599731445, 1579867276.9245489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0002613015111364006], 0, 2.9478485584259033, 1579867281.2255158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002498286672868217], 0, 3.2286431789398193, 1579867284.0952787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002721413416694829], 0, 3.076760768890381, 1579867286.9666638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028413440031617774], 0, 3.382969856262207, 1579867289.8450491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002877437936593229], 0, 3.1268086433410645, 1579867292.7073753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00032171903677646305], 0, 1.612788438796997, 1579867293.9787183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.395154777302598e-05], 0, 2.8502185344696045, 1579867296.8376303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.279059078017376e-05], 0, 2.874743938446045, 1579867299.7085874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003068307740329376], 0, 3.201345920562744, 1579867302.5654488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016434709843081313], 0, 2.894982099533081, 1579867305.4297535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030439438583270534], 0, 3.504769802093506, 1579867308.306002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.000161605797517766], 0, 2.932034730911255, 1579867311.1777663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003111007457594449], 0, 3.832105875015259, 1579867314.0537107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006694887314238273], 0, 3.848702907562256, 1579867316.9306006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.210030450170755e-05], 0, 1.3283812999725342, 1579867318.184494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.9941870317175344e-05], 0, 1.3272199630737305, 1579867319.4420767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.49298161021814e-05], 0, 2.775662899017334, 1579867322.2304945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.898915584804068e-05], 0, 2.871083974838257, 1579867325.1054199], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.794590322349313e-05], 0, 2.8726940155029297, 1579867327.9761236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.534091532639545e-05], 0, 2.939979076385498, 1579867330.8424442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001551236371851567], 0, 3.0019145011901855, 1579867333.7125072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.481428814423434e-05], 0, 2.880842924118042, 1579867336.5812743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.712313043786061e-05], 0, 2.917410373687744, 1579867339.4536204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00013042722862356622], 0, 1.3209328651428223, 1579867340.715028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002865428598047915], 0, 3.1696720123291016, 1579867343.5930645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013175237964471967], 0, 2.9064652919769287, 1579867346.465787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00024254080629539953], 0, 1.3401761054992676, 1579867347.7243686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1119244755627275e-05], 0, 2.6986818313598633, 1579867350.4180822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00025104221396149635], 0, 3.1054253578186035, 1579867353.270564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00016223548697200194], 0, 1.3356642723083496, 1579867354.532682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.775918135451916e-05], 0, 2.839432954788208, 1579867357.3542466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019504758353481626], 0, 3.03486704826355, 1579867360.225475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.648889826993396e-05], 0, 2.861959457397461, 1579867363.0498712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.117610599976609e-05], 0, 2.783531665802002, 1579867365.848025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031876627549419517], 0, 1.8247363567352295, 1579867367.1280146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.419847680638496e-05], 0, 2.7656362056732178, 1579867369.9127429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.887698817010422e-05], 0, 2.8232581615448, 1579867372.695252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00028514366790648247], 0, 3.067188024520874, 1579867375.56138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002607234559895833], 0, 1.3278193473815918, 1579867376.820061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.914451884723285e-05], 0, 2.7418875694274902, 1579867379.5605452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.8005627321003484e-05], 0, 2.8319997787475586, 1579867382.3793018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001742142899054656], 0, 3.007103681564331, 1579867385.2371514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028758969796863866], 0, 3.3633627891540527, 1579867388.1121094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.8361791124602486e-05], 0, 2.8768019676208496, 1579867390.9813251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00040306610802700677], 0, 3.0655367374420166, 1579867393.8541694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.473865658354472e-05], 0, 2.7530500888824463, 1579867396.6351001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.404582272727273e-05], 0, 1.2768075466156006, 1579867397.8932517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.7629614775443226e-05], 0, 2.971092939376831, 1579867400.7633605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00025395795674060094], 0, 3.0782084465026855, 1579867405.2360814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.832441324800814e-05], 0, 2.8453269004821777, 1579867408.1012309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002464794420134639], 0, 3.113926649093628, 1579867410.9656942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00017132574730354392], 0, 1.3154847621917725, 1579867412.2273092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017051671209800917], 0, 1.468578815460205, 1579867413.4892454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.440211344813204e-05], 0, 2.8552989959716797, 1579867416.3085594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00023616716607773852], 0, 1.5363922119140625, 1579867417.5729935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.320284557602593e-05], 0, 2.8435113430023193, 1579867420.4151711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000225694711201458], 0, 3.1341233253479004, 1579867423.2841785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00017888980936565924], 0, 3.025775909423828, 1579867426.1605277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2034920110366904e-05], 0, 2.780407428741455, 1579867428.8777227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003061896782394233], 0, 3.024695634841919, 1579867431.7520235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.534973860615268e-05], 0, 1.2896325588226318, 1579867433.012932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000137129768483023], 0, 1.3121991157531738, 1579867434.2713661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015634492386416499], 0, 1.3894977569580078, 1579867435.5423195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.820779998063705e-05], 0, 2.8986623287200928, 1579867438.4113925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.887058763068248e-05], 0, 1.290421724319458, 1579867439.6747813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015436911490208078], 0, 1.3950140476226807, 1579867440.9467907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.327244021589252e-05], 0, 2.887380838394165, 1579867443.799799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001293320297004132], 0, 1.3395109176635742, 1579867445.0592287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.12009508677585e-05], 0, 1.3033998012542725, 1579867446.3218942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006687488436981758], 0, 3.918456792831421, 1579867449.1993523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003063252486620795], 0, 3.557063341140747, 1579867452.0581684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.024788310144725e-05], 0, 1.2746386528015137, 1579867453.3173597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031127610175709595], 0, 3.5547173023223877, 1579867456.1890898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.523365847953216e-05], 0, 2.855849266052246, 1579867459.0466828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00028891131788908765], 0, 3.1420726776123047, 1579867461.9216728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026749750448952443], 0, 3.070150375366211, 1579867464.7879887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0007795833610894942], 0, 1.783329963684082, 1579867466.0588176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00025895845127940035], 0, 1.623985767364502, 1579867467.3252301], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012274695611246944], 0, 1.4040193557739258, 1579867468.5899267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012435440515511654], 0, 2.9847612380981445, 1579867471.4579566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00018409802976299835], 0, 1.3343844413757324, 1579867472.7251358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.231158155343556e-05], 0, 2.860152244567871, 1579867475.5907068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030658137714460786], 0, 1.7754147052764893, 1579867476.8564875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015959665055050262], 0, 1.3320157527923584, 1579867478.1137173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.196951899413501e-05], 0, 2.9851465225219727, 1579867480.98905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018150070580922242], 0, 3.155552625656128, 1579867483.8498232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023474529101149964], 0, 1.8126459121704102, 1579867485.1115882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00021152028411491338], 0, 1.5060136318206787, 1579867486.3726676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.122055431766497e-05], 0, 2.767120838165283, 1579867489.050838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.75395339766516e-05], 0, 1.3158392906188965, 1579867490.3151052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015605752102895148], 0, 3.0208210945129395, 1579867493.160726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.075584762154829e-05], 0, 2.859137535095215, 1579867496.032738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00035668023343639576], 0, 3.154770612716675, 1579867498.9150925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00039334733024841694], 0, 3.152423858642578, 1579867501.7936263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003601585409872683], 0, 3.143071174621582, 1579867504.665038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.304647908474137e-05], 0, 2.828458786010742, 1579867507.401384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002772061895718232], 0, 3.488673210144043, 1579867511.6268065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002326785980027868], 0, 1.3884499073028564, 1579867512.8891623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000792978000792393], 0, 1.7256011962890625, 1579867514.1586313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000669146412572856], 0, 3.7568583488464355, 1579867517.0298889], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013344965956313266], 0, 1.4161620140075684, 1579867518.2913675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000204715511536848], 0, 2.815667152404785, 1579867520.9240766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010705116889650006], 0, 1.219269037246704, 1579867522.1811311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003173624462323391], 0, 3.2716453075408936, 1579867525.0552468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.558436897894434e-05], 0, 1.3078176975250244, 1579867526.3610766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002064374537590113], 0, 1.3333382606506348, 1579867527.6240811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00022317349163506581], 0, 1.5356566905975342, 1579867528.88705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002490432508872088], 0, 3.2832767963409424, 1579867531.758508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.571794254273765e-05], 0, 2.8790714740753174, 1579867534.629985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2178715991416854e-05], 0, 2.75407338142395, 1579867537.3414843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.789036069947719e-05], 0, 2.8195419311523438, 1579867540.1943634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010783061928595261], 0, 3.026850461959839, 1579867543.0730495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.648287563173855e-05], 0, 2.8543083667755127, 1579867545.8865047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008194449402129402], 0, 1.8447084426879883, 1579867547.154471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002680555179144385], 0, 1.3534984588623047, 1579867548.4132338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.6074783802032471, 1579867508.672053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.340822951401206e-05], 0, 2.9040274620056152, 1579867551.321686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.987682648613559e-05], 0, 2.7336432933807373, 1579867554.023214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019642537950036737], 0, 2.917661428451538, 1579867556.880791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002315155181586861], 0, 1.3314111232757568, 1579867558.1391299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.0941564673523975e-05], 0, 2.851661443710327, 1579867561.018472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.513024174980814e-05], 0, 2.769655704498291, 1579867563.79139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002475786642582629], 0, 3.321439743041992, 1579867566.6583538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002939666541507773], 0, 1.555485725402832, 1579867567.9209177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013126791196860693], 0, 1.397768497467041, 1579867569.1847749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.937340767460664e-05], 0, 2.841388702392578, 1579867572.0258512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015317353877925653], 0, 1.4856209754943848, 1579867573.283113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002475745263238916], 0, 3.2635176181793213, 1579867576.1465247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.832650073964496e-05], 0, 2.8695342540740967, 1579867578.9737093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.474196772258219e-05], 0, 2.8766024112701416, 1579867581.8468733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.153073830912171e-05], 0, 1.3097074031829834, 1579867583.1082797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002848725414237767], 0, 3.3974499702453613, 1579867585.9811826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00022029866274938506], 0, 3.1902103424072266, 1579867588.8521922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019381090383224873], 0, 3.138862133026123, 1579867591.7164755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.305763560372939e-05], 0, 2.8274779319763184, 1579867594.5465534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.481650528727529e-05], 0, 2.908193349838257, 1579867597.4162304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.966184356674716e-05], 0, 2.888784646987915, 1579867600.2871218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016604600150850246], 0, 1.6722965240478516, 1579867601.7611756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.845678985537979e-05], 0, 2.8483073711395264, 1579867604.6263547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00030005311392167883], 0, 3.245638370513916, 1579867607.4797304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.476134253455481e-05], 0, 2.867818832397461, 1579867610.3446815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011328602557562876], 0, 2.8182339668273926, 1579867613.1935308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.733359747186293e-05], 0, 2.8496806621551514, 1579867616.043288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.661192152658662e-05], 0, 2.8477864265441895, 1579867618.8996618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014906160896894642], 0, 2.884247064590454, 1579867624.424597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001158154985486212], 0, 2.8305368423461914, 1579867627.2651393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00019174327494590044], 0, 2.875579833984375, 1579867630.103868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0002951340025706941], 0, 2.7012171745300293, 1579867632.7812083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0014588644841341794], 0, 3.5137829780578613, 1579867635.6706154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0003405354073655671], 0, 2.7067630290985107, 1579867638.3678482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00016390622185810257], 0, 1.4058489799499512, 1579867639.6311772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013589334379785604], 0, 2.814049243927002, 1579867642.4762514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011095408675013759], 0, 2.8224446773529053, 1579867645.3417873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005243233283533615], 0, 2.9499433040618896, 1579867648.2188458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0011249303831123519], 0, 4.404842376708984, 1579867651.100138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.796335621231923e-05], 0, 2.860083818435669, 1579867653.9712284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0011215719435933146], 0, 4.373425483703613, 1579867656.8532414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.000576013017876296], 0, 2.944866180419922, 1579867659.7251775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.081245193687231e-05], 0, 2.775942325592041, 1579867662.5209906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0011302187393132446], 0, 4.417358875274658, 1579867665.4046464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013181233809289348], 0, 2.8480348587036133, 1579867668.2600386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011747361150338335], 0, 2.8292641639709473, 1579867671.1027968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0011332594975473021], 0, 4.205747365951538, 1579867673.9909384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.789124561854723e-05], 0, 2.814531087875366, 1579867676.7976794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.36416276973012e-05], 0, 2.795433282852173, 1579867679.5777826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0002584343125536665], 0, 2.8213157653808594, 1579867682.2762427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.374522673646954e-05], 0, 1.2599279880523682, 1579867683.5382154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.939992645858193e-05], 0, 1.5146048069000244, 1579867685.0578523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017855395444734751], 0, 2.8676071166992188, 1579867687.864203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00019432896393112984], 0, 2.819514513015747, 1579867690.6300926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00013537462351190474], 0, 1.283759593963623, 1579867691.8919606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.10156615708656e-05], 0, 1.292970895767212, 1579867693.1950617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00014967387461660005], 0, 2.9063165187835693, 1579867696.060969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003811557837065269], 0, 3.212892532348633, 1579867698.9136763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001155294386066344], 0, 2.825007200241089, 1579867701.7603257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002819959050367261], 0, 2.9669878482818604, 1579867704.631616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00016659581025957974], 0, 3.0244271755218506, 1579867707.5114493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002476783725643024], 0, 3.1668543815612793, 1579867710.3480763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002372756270230141], 0, 3.6847646236419678, 1579867713.202829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.420526754176611e-05], 0, 2.901991844177246, 1579867716.0782552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.730875488558544e-05], 0, 2.916332483291626, 1579867718.9498227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00023235109725223832], 0, 2.794609308242798, 1579867721.647252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.288654133417194e-05], 0, 2.848992347717285, 1579867724.4942915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021607347786652226], 0, 2.9584667682647705, 1579867727.3387523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.1017589264395256e-05], 0, 2.4423296451568604, 1579867729.7920384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.278820118685771e-05], 0, 1.2528321743011475, 1579867731.0552523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.20447731018066406, 1579867621.7154248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.428376347459612e-05], 0, 2.797213554382324, 1579867733.9236715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011580434783108963], 0, 1.2441511154174805, 1579867735.1881425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00023811459535104366], 0, 2.8346328735351562, 1579867737.8907595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0005168172283970446], 0, 3.605630397796631, 1579867740.7628238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00012004284487246226], 0, 2.9147567749023438, 1579867743.6396828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005172346839721255], 0, 2.756464719772339, 1579867748.6285424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0005190663132686084], 0, 3.649979591369629, 1579867751.4965944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011404576210956779], 0, 2.9114813804626465, 1579867754.3762176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.280275015715857e-05], 0, 2.8531527519226074, 1579867757.2254956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005728530772270115], 0, 3.554856061935425, 1579867760.0736394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005734643110151188], 0, 3.5669353008270264, 1579867762.9229722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0003221483801117319], 0, 2.5978033542633057, 1579867765.519167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00025641310004810005], 0, 3.199603319168091, 1579867768.3725505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001417852037416481], 0, 2.8633759021759033, 1579867771.2107952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002029806817393624], 0, 2.841433048248291, 1579867773.9344773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005865359945335277], 0, 2.9512135982513428, 1579867776.8047357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010233327825377397], 0, 1.2307744026184082, 1579867778.0658195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.689163004531195e-05], 0, 1.3298351764678955, 1579867779.424128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.4416075609092145e-05], 0, 2.71266508102417, 1579867782.1428046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021045730978260868], 0, 3.236083507537842, 1579867784.9747198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005726179910522549], 0, 3.6078040599823, 1579867787.829125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020515627094039055], 0, 3.290767192840576, 1579867790.6761029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018694055418574617], 0, 2.9621293544769287, 1579867793.516107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013867316783891878], 0, 1.3169867992401123, 1579867794.7798376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00016743750516431925], 0, 3.058180809020996, 1579867797.640716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0014400989517426273], 0, 3.5973732471466064, 1579867800.526404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002488036912542795], 0, 3.158923625946045, 1579867803.3761864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021606643769407318], 0, 3.260671377182007, 1579867806.2336953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010217093394589076], 0, 1.2427723407745361, 1579867807.4899476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005658933268275373], 0, 3.1303675174713135, 1579867810.3364158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.799453609353818e-05], 0, 2.7730486392974854, 1579867813.1147265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00012470826833061192], 0, 2.8968961238861084, 1579867815.9705343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001151806761350673], 0, 1.2832691669464111, 1579867817.2362716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0005122313654273912], 0, 3.6891870498657227, 1579867820.1117616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.000370736359763605], 0, 2.7785019874572754, 1579867822.8137028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00016104087672774028], 0, 1.303004503250122, 1579867824.0765095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0002627403441984057], 0, 2.712188243865967, 1579867826.73749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0003555002877218935], 0, 2.619394302368164, 1579867829.3326178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0011427389452736319], 0, 4.3858959674835205, 1579867832.2098212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00017695684750957855], 0, 2.9936916828155518, 1579867835.0867093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0002094607244083262], 0, 2.694239377975464, 1579867837.7286813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.091488430279809e-05], 0, 2.93841552734375, 1579867840.520986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005975958673393124], 0, 3.0640816688537598, 1579867843.3762665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00022355540782039845], 0, 2.8228600025177, 1579867846.073816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.728041361205639e-05], 0, 1.2494959831237793, 1579867847.3304045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.755748726176584e-05], 0, 1.2858002185821533, 1579867848.5895317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.779531229711666e-05], 0, 1.268237590789795, 1579867849.8704917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.4318859384059206e-05], 0, 2.84468936920166, 1579867852.7079403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001804228770059477], 0, 2.9745566844940186, 1579867855.5722778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001224997792097546], 0, 2.8315269947052, 1579867858.4041543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000636005392149088], 0, 3.166490077972412, 1579867861.2690148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00017885075019472571], 0, 2.993302583694458, 1579867864.1329641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00022654198995865327], 0, 2.7838244438171387, 1579867866.8802664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005075216791443851], 0, 2.9108223915100098, 1579867871.854058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.819174725367585e-05], 0, 2.867011070251465, 1579867874.7294793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.909904140969163e-05], 0, 2.7826693058013916, 1579867877.5248463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0003978691626617375], 0, 2.7919373512268066, 1579867880.2295325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012573524673872532], 0, 1.2590110301971436, 1579867881.4987547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.152639098850165e-05], 0, 2.601639986038208, 1579867884.1112702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005615258382564841], 0, 3.0721070766448975, 1579867886.9026022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00012179660328467152], 0, 1.2813143730163574, 1579867888.1637282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005753929370277078], 0, 3.4918830394744873, 1579867891.0210567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.957631239210852e-05], 0, 2.864785671234131, 1579867893.8905644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001005460144144144], 0, 1.2394380569458008, 1579867895.1536033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.68952145327224e-05], 0, 2.7836625576019287, 1579867897.9135544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005750351498271226], 0, 2.7889516353607178, 1579867900.6027803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0011244739944173063], 0, 4.386765003204346, 1579867903.4823496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.370770383973288e-05], 0, 1.2824504375457764, 1579867904.7405791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0007028904771528998], 0, 3.0677196979522705, 1579867907.603486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011342452650378625], 0, 2.82041072845459, 1579867910.4305234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[8.083624082453494e-05], 0, 2.8992979526519775, 1579867913.2958348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010011901436122469], 0, 1.2529523372650146, 1579867914.558367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00013746932256401443], 0, 2.8766205310821533, 1579867917.4084811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[4.109517313385071e-05], 0, 2.7406933307647705, 1579867920.1637619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005769269153908139], 0, 2.721193313598633, 1579867922.7523034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[6.299602601280994e-05], 0, 2.820704936981201, 1579867925.603321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.88846215575955e-05], 0, 1.2802317142486572, 1579867926.8596764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00032877156211687784], 0, 3.2487785816192627, 1579867929.7250648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011186222289030273], 0, 2.8241121768951416, 1579867932.571392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[6.360387290955258e-05], 0, 2.5640430450439453, 1579867935.1771102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.915121109523514e-05], 0, 2.8303890228271484, 1579867938.0184023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011760512257067138], 0, 2.8590195178985596, 1579867940.864803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005914462191376255], 0, 1.9733645915985107, 1579867942.1333766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0002261968552415134], 0, 2.853511095046997, 1579867944.8462405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005881069081931237], 0, 3.5658648014068604, 1579867947.7183506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.848207141464366e-05], 0, 2.838446617126465, 1579867950.580426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.472193832912704e-05], 0, 1.2773535251617432, 1579867951.8425603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005996137657121606], 0, 3.1490910053253174, 1579867954.7167108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007568580207156308], 0, 4.17378306388855, 1579867957.5890832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003711579073475046], 0, 3.2526743412017822, 1579867960.453683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00012254953402030612], 0, 2.96659517288208, 1579867963.3320959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003495735969986951], 0, 3.1983134746551514, 1579867966.1988165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005742170480085349], 0, 2.980679512023926, 1579867969.0756848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0003972912876476378], 0, 3.0070981979370117, 1579867971.954203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005754515264990329], 0, 2.7891948223114014, 1579867974.6325681], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010577751517751088], 0, 2.819610595703125, 1579867977.4821906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.401121378694382e-05], 0, 2.8165440559387207, 1579867980.294308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023666288323442134], 0, 3.6437089443206787, 1579867983.1385996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.545427222185885e-05], 0, 1.2663373947143555, 1579867984.403233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001222824926481734], 0, 2.891101837158203, 1579867987.2735155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.571249499386039e-05], 0, 2.8550148010253906, 1579867990.1317644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.973216482274566e-05], 0, 2.700906991958618, 1579867994.6895509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003259835521360599], 0, 3.266744613647461, 1579867997.5620692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012503313424725208], 0, 1.2246124744415283, 1579867998.8306546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003345621609410785], 0, 2.9818570613861084, 1579868001.692396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001033108276004545], 0, 1.2372627258300781, 1579868002.9496121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012064916350084154], 0, 1.2405600547790527, 1579868004.208886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.001121308663428175], 0, 4.4048752784729, 1579868007.0970068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00038012832719836403], 0, 2.7877860069274902, 1579868009.7694771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011607870147069584], 0, 2.8134241104125977, 1579868012.5928054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.370084008377128e-05], 0, 2.8565433025360107, 1579868015.4640005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.644044815222263e-05], 0, 2.856050491333008, 1579868018.3509703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.000258222260897539], 0, 3.163843870162964, 1579868021.2136724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.895700929872141e-05], 0, 1.284313678741455, 1579868022.4918563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012486808850716377], 0, 2.889488935470581, 1579868025.3687756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.000236240048927417], 0, 3.693925619125366, 1579868028.2333508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002383867443879078], 0, 3.7228684425354004, 1579868031.0747545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020474879732484077], 0, 3.257573127746582, 1579868033.9411461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005708661008788689], 0, 2.9909229278564453, 1579868036.627071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.32718373094006e-05], 0, 2.8398945331573486, 1579868039.475092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001068880932326844], 0, 3.0227487087249756, 1579868042.3515077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.268233296301137e-05], 0, 2.878544569015503, 1579868045.2233107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[4.109657411733475e-05], 0, 2.747544288635254, 1579868047.9876242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001158079692022693], 0, 1.2983806133270264, 1579868049.2501028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.346817486252945e-05], 0, 2.8817365169525146, 1579868052.1245935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00018500099700598805], 0, 2.8160274028778076, 1579868054.8880687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003944200974773451], 0, 3.2393126487731934, 1579868057.7605948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.635942423882582e-05], 0, 2.7353200912475586, 1579868060.4982414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00027937696513857417], 0, 2.97983455657959, 1579868063.3519692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003344980447044078], 0, 3.20802640914917, 1579868066.207607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0002800930111399926], 0, 2.716561794281006, 1579868068.909841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00018882624277524276], 0, 3.0510201454162598, 1579868071.782999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.520586702824012e-05], 0, 1.2662734985351562, 1579868073.059804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00013675965447570334], 0, 2.9103925228118896, 1579868075.9186833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00036745385910893396], 0, 3.202378273010254, 1579868078.750754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0002477821848275862], 0, 2.899909496307373, 1579868081.623174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00019175918500797447], 0, 2.868204116821289, 1579868084.4414952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.35861659049987793, 1579867992.0767212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005667162102466793], 0, 3.038961410522461, 1579868087.1704595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00017910779027355622], 0, 1.409468412399292, 1579868088.4324055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005061681606164383], 0, 2.704287052154541, 1579868091.092123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002872094022495983], 0, 2.9812049865722656, 1579868093.9597993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012810737334857723], 0, 1.2381198406219482, 1579868095.2266457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005659582464828363], 0, 1.4820940494537354, 1579868096.4970174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.52588148687457e-05], 0, 2.8760933876037598, 1579868099.3684206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.215743008294104e-05], 0, 2.8495779037475586, 1579868102.2358792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010062463711495116], 0, 2.83770489692688, 1579868105.092042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0006154915168841137], 0, 3.08597469329834, 1579868107.9574444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023857147584361527], 0, 3.6919422149658203, 1579868110.8184721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016727634048287478], 0, 2.8248651027679443, 1579868116.632601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012708726915520627], 0, 2.8702030181884766, 1579868119.5116236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019420666751453487], 0, 2.8880183696746826, 1579868122.3704884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000143676171859478], 0, 3.0383331775665283, 1579868125.209823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.788130873243188e-05], 0, 1.2764465808868408, 1579868126.4898443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4540932283393095e-05], 0, 2.7762656211853027, 1579868129.213129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0006186428037634409], 0, 3.5876238346099854, 1579868132.0885377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.926710442434311e-05], 0, 2.8909976482391357, 1579868134.9599729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00031883209935639585], 0, 3.539731502532959, 1579868137.7897744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003880113821901324], 0, 3.186488151550293, 1579868140.666391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.349050748306463e-05], 0, 2.797475814819336, 1579868143.4942317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019332994741990707], 0, 2.9068241119384766, 1579868146.3130152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019717965960573038], 0, 2.9469552040100098, 1579868149.181118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00033296078902866574], 0, 3.1023476123809814, 1579868152.057166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.52690292289198e-05], 0, 2.8642325401306152, 1579868154.9200597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00034105227584708953], 0, 3.587895631790161, 1579868157.7252426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00044729460542335364], 0, 3.20145320892334, 1579868160.6066377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019481654084710994], 0, 2.8977434635162354, 1579868163.4791284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005731560459814528], 0, 3.3653242588043213, 1579868166.1510384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00021420973633569422], 0, 2.9455888271331787, 1579868169.0095043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.437840327232681e-05], 0, 2.8270976543426514, 1579868171.870558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011899063789799527], 0, 3.1202285289764404, 1579868174.7446902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013060100738876258], 0, 2.8736188411712646, 1579868177.608539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020766853967230033], 0, 3.1836724281311035, 1579868180.476908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.183424824313224e-05], 0, 1.240504503250122, 1579868181.7444098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.739445934240223e-05], 0, 2.817002773284912, 1579868184.5867615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.458512797910545e-05], 0, 2.8732831478118896, 1579868187.4334962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015506516724112096], 0, 1.5437135696411133, 1579868188.729123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.70915990161453e-05], 0, 2.815016984939575, 1579868191.5712333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.180183648412617e-05], 0, 2.92938232421875, 1579868194.4094484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.607545294117647e-05], 0, 2.9784011840820312, 1579868197.2659607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.6287193807941224e-05], 0, 2.8700168132781982, 1579868200.1298237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000169215833755702], 0, 1.4041519165039062, 1579868201.3930852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019426335480734168], 0, 2.8945887088775635, 1579868204.2422502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010805703409417169], 0, 2.7012128829956055, 1579868206.9462557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.390679756452956e-05], 0, 2.8656060695648193, 1579868209.815213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.602460372764671e-05], 0, 1.3519978523254395, 1579868211.097732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.30515022073315e-05], 0, 2.9783108234405518, 1579868213.9466774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001344198101055431], 0, 2.931135416030884, 1579868216.8188663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006558742039072039], 0, 4.420894145965576, 1579868219.6931684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00030907774331859255], 0, 3.1170361042022705, 1579868222.557313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00023728468278500384], 0, 2.814729690551758, 1579868225.3339655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003427357268177804], 0, 1.7051162719726562, 1579868226.760567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005361727976445396], 0, 3.384868621826172, 1579868229.4603207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000729904815920398], 0, 3.831448554992676, 1579868232.3414326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001550876373840898], 0, 3.094505548477173, 1579868235.1756918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.414299807564908e-05], 0, 2.4839117527008057, 1579868237.6956546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002699355308786611], 0, 2.998119831085205, 1579868240.570024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00024054939921681778], 0, 1.4383528232574463, 1579868244.2510493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001776585213580384], 0, 2.971764087677002, 1579868247.1087956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013039351834981782], 0, 1.3182508945465088, 1579868248.3729632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.774626719142888e-05], 0, 2.928053140640259, 1579868251.2312977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.028057772824614e-05], 0, 2.936882257461548, 1579868254.098219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017383961094914158], 0, 2.9026362895965576, 1579868256.9679224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.044694440901759e-05], 0, 2.853323459625244, 1579868259.832762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010830231080176684], 0, 2.913398027420044, 1579868262.7120693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.766887557629284e-05], 0, 2.8000612258911133, 1579868265.5237255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00046414035508301777], 0, 3.3984503746032715, 1579868268.3725002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005457611314160903], 0, 3.405665397644043, 1579868271.066959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00021122399736321688], 0, 2.9164226055145264, 1579868273.9201264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028852477564905997], 0, 3.09078049659729, 1579868276.7919672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005471396943409014], 0, 3.5741801261901855, 1579868279.672134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012004047492647613], 0, 3.0832695960998535, 1579868282.5190103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019680890173764072], 0, 2.9535675048828125, 1579868285.3865259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00024462068636154906], 0, 3.1480398178100586, 1579868288.2339187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012298674001959346], 0, 1.3141791820526123, 1579868289.499225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011090537048928596], 0, 2.8486716747283936, 1579868292.3249216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.480152732724547e-05], 0, 2.851344347000122, 1579868295.1889324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011896162933076696], 0, 2.868757486343384, 1579868298.046058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013733052286468535], 0, 2.926420211791992, 1579868300.9157238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.5488542512216156e-05], 0, 2.8223683834075928, 1579868303.708111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.63954366291919e-05], 0, 1.2633237838745117, 1579868304.9736552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0012165452443438913], 0, 4.453521251678467, 1579868307.8585148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002268646758651889], 0, 1.3107926845550537, 1579868309.1263294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.991900513862333e-05], 0, 1.258049726486206, 1579868310.388157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001546706638996139], 0, 2.868823766708374, 1579868313.2440274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.034982795457101e-05], 0, 2.893653631210327, 1579868316.1068873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006186286853668105], 0, 4.385620355606079, 1579868318.9316478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.69060228899043e-05], 0, 2.7737326622009277, 1579868321.7024112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001314223438313802], 0, 2.8769564628601074, 1579868324.5760808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00020956601056475806], 0, 2.9245471954345703, 1579868327.440171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00033939155877895646], 0, 3.5471410751342773, 1579868330.2449467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.564240378952048e-05], 0, 1.2629961967468262, 1579868331.5066252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.402501086695004e-05], 0, 2.9115118980407715, 1579868334.348772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.499752796773628e-05], 0, 2.8509976863861084, 1579868337.1441035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005448836866233322], 0, 3.6262123584747314, 1579868339.9903743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003666995333180147], 0, 3.19130277633667, 1579868342.8358464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.770110255675715e-05], 0, 2.8662304878234863, 1579868345.7062323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8247688662445586e-05], 0, 2.7380664348602295, 1579868348.4630842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007548661058536586], 0, 3.7400031089782715, 1579868351.2413886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001967533077497201], 0, 2.9038784503936768, 1579868354.063922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007383637704298535], 0, 3.7500360012054443, 1579868356.8657272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.115657788278939e-05], 0, 2.8627731800079346, 1579868359.728762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016735410680476667], 0, 2.8506274223327637, 1579868362.4435477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000753875145802651], 0, 3.7698285579681396, 1579868365.2055168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0004974346428571429], 0, 2.888106346130371, 1579868367.8844855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001979920109696129], 0, 2.8426713943481445, 1579868372.9584138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001308526701946949], 0, 1.2749993801116943, 1579868374.2205665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.4408080916293487e-05], 0, 2.8096020221710205, 1579868377.0394087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00031625969792498007], 0, 3.107562303543091, 1579868379.8695152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000618756204862495], 0, 3.499586582183838, 1579868382.6508472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.233424961655074e-05], 0, 2.599597930908203, 1579868385.2859223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012362848037521598], 0, 1.277573823928833, 1579868386.5485327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.4059583867502854e-05], 0, 2.7694127559661865, 1579868389.3344345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012699523772752346], 0, 2.870877265930176, 1579868392.2032535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.407043981020445e-05], 0, 2.9343113899230957, 1579868395.064588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014281904927587426], 0, 3.088383436203003, 1579868397.944641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.817316256514187e-05], 0, 2.860978364944458, 1579868400.8025143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2298681446810866e-05], 0, 2.739549160003662, 1579868403.5323863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.004910263099053e-05], 0, 2.846911907196045, 1579868406.399625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.002427884471491e-05], 0, 2.914196491241455, 1579868409.2538004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00021667120872737099], 0, 3.0002920627593994, 1579868412.1107736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.808690897919776e-05], 0, 1.2316944599151611, 1579868413.3742776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.472348958082873e-05], 0, 2.832557201385498, 1579868416.2480586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.336418985736926e-05], 0, 2.794064998626709, 1579868419.059593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00020129472379284462], 0, 2.943843126296997, 1579868421.9260945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.918344984318216e-05], 0, 2.8173327445983887, 1579868424.7621856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010191859753149256], 0, 2.8675966262817383, 1579868427.6156323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012061178980216674], 0, 1.238147258758545, 1579868428.9036646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011941620797149854], 0, 2.946431875228882, 1579868431.7691762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012433457307870014], 0, 2.9517650604248047, 1579868434.6430624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015474390342130987], 0, 3.066270351409912, 1579868437.4642088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001311961387041143], 0, 2.90848970413208, 1579868440.3124425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003116888975996903], 0, 3.4323720932006836, 1579868443.180892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020374275983305932], 0, 3.1826934814453125, 1579868446.0514083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005897209479539133], 0, 3.387533664703369, 1579868448.7246938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.5795056958531706e-05], 0, 2.8785481452941895, 1579868451.601276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006557006961869619], 0, 4.419618844985962, 1579868454.4574487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017902891614349776], 0, 2.968143939971924, 1579868457.3039184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019342525484764543], 0, 3.00750470161438, 1579868460.1668122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.572204244120473e-05], 0, 2.7973453998565674, 1579868462.9734807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003537313156504513], 0, 3.1466774940490723, 1579868465.8378325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003646407001363017], 0, 3.2268142700195312, 1579868468.6999667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001230459337097962], 0, 1.4171950817108154, 1579868469.9647746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.824290761220363e-05], 0, 2.8030354976654053, 1579868472.7892027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000270610212959838], 0, 3.4082367420196533, 1579868475.6497867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001723693577315116], 0, 2.965850830078125, 1579868478.4838083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.038205907349091e-05], 0, 2.893631935119629, 1579868481.3216355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014151660299731373], 0, 1.2771971225738525, 1579868482.5841324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00033714017676767676], 0, 3.071197509765625, 1579868485.4412541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002540393412839381], 0, 1.3001198768615723, 1579868486.704253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00030718401743963205], 0, 3.081883668899536, 1579868489.5608504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003724400304920305], 0, 3.159827947616577, 1579868492.4357693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003143291854759568], 0, 3.401113986968994, 1579868495.294379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012365329736137667], 0, 2.8577840328216553, 1579868500.2143269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00019812331381438106], 0, 2.8779211044311523, 1579868503.0245082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010094582027707809], 0, 2.807803153991699, 1579868505.8793893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.226869606476101e-05], 0, 2.912619113922119, 1579868508.747166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008732414124293786], 0, 3.7416720390319824, 1579868511.5199065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.94013245777797e-05], 0, 2.834350824356079, 1579868514.3624282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000342702343810549], 0, 3.5707168579101562, 1579868517.207308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005539734423150633], 0, 3.3363006114959717, 1579868519.817552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000614041289893617], 0, 4.446995973587036, 1579868522.6999307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001253199335004308], 0, 2.8256640434265137, 1579868525.5511305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007696047622660596], 0, 3.7156193256378174, 1579868528.2877393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002048820729660214], 0, 2.9370901584625244, 1579868530.9999819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.132253723808078e-05], 0, 2.9259071350097656, 1579868533.8758616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001680621121369817], 0, 1.3931043148040771, 1579868535.140378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006150764388361045], 0, 3.5631704330444336, 1579868537.1117465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006564934592833875], 0, 4.475853204727173, 1579868539.9911516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.944103674756024e-05], 0, 2.8523623943328857, 1579868542.8507464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001358437241753767], 0, 1.3309786319732666, 1579868544.1115701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020551006683008644], 0, 3.1607954502105713, 1579868546.953798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.275647487391106e-05], 0, 2.8208727836608887, 1579868549.781923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7620582174121595e-05], 0, 2.793494939804077, 1579868552.6109648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.012214520711829e-05], 0, 2.9179210662841797, 1579868555.4746442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002936999729828404], 0, 3.1022753715515137, 1579868558.337084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.523212812897752e-05], 0, 2.8234071731567383, 1579868561.1958213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001534312992835432], 0, 2.5777101516723633, 1579868563.7518003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00031382731354939476], 0, 2.9963526725769043, 1579868566.6174314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003345688483522893], 0, 1.7209999561309814, 1579868568.0286748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002274131291502121], 0, 2.8457958698272705, 1579868570.8091052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.391358313181952e-05], 0, 2.642883777618408, 1579868573.4739919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.55733282600526e-05], 0, 2.869717597961426, 1579868576.333072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00032562136914656396], 0, 3.0050923824310303, 1579868579.2007217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.150639513422818e-05], 0, 2.9405882358551025, 1579868582.071403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.695430551926846e-05], 0, 2.8399674892425537, 1579868584.9126077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002837216195750863], 0, 3.1144261360168457, 1579868587.7059374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020320452095657645], 0, 2.928762912750244, 1579868590.5789714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.402796298065441e-05], 0, 2.8665361404418945, 1579868593.4354346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.096131290023406e-05], 0, 2.9125332832336426, 1579868596.2938678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.219672045525413e-05], 0, 2.8675718307495117, 1579868599.1143847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001805892813139213], 0, 2.9045181274414062, 1579868601.8110397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.54806564681323e-05], 0, 1.268873691558838, 1579868603.0782945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.802108168348179e-05], 0, 2.8682734966278076, 1579868605.9437997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.443986216925874e-05], 0, 2.8165533542633057, 1579868608.7865102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003415925465711361], 0, 2.007925510406494, 1579868610.0543401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003371538661555312], 0, 3.085709571838379, 1579868612.8140142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.880621026894865e-05], 0, 2.763213634490967, 1579868615.5608923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0012798929349489795], 0, 2.253497838973999, 1579868616.840561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005552583788888889], 0, 3.4062623977661133, 1579868619.5360057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.208290990828987e-05], 0, 2.8606674671173096, 1579868622.388556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.30151987075805664, 1579868623.3410075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008650092414373947], 0, 3.7482547760009766, 1579868627.2979057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.760144084791387e-05], 0, 1.413419246673584, 1579868628.7159665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.238167246645787e-05], 0, 2.830930709838867, 1579868631.5896833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.757629512929182e-05], 0, 2.8433573246002197, 1579868634.4219031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.121474236852599e-05], 0, 2.8460605144500732, 1579868637.2781897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010723148700771416], 0, 2.825409173965454, 1579868640.1118062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00031864409583086346], 0, 2.972585916519165, 1579868642.987121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003138220992202729], 0, 3.425689458847046, 1579868645.8535721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.598614407918856e-05], 0, 2.8466038703918457, 1579868648.7330863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000337898496124031], 0, 2.0209853649139404, 1579868650.0004694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020632743001019888], 0, 3.203429698944092, 1579868652.8819964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00013537240447922288], 0, 1.2349748611450195, 1579868654.1467073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003120000155490768], 0, 3.4089016914367676, 1579868657.0045605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.53832262051391e-05], 0, 2.716763496398926, 1579868659.7573323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.357944922691182e-05], 0, 2.881136655807495, 1579868662.6057274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.834342299945066e-05], 0, 2.8388454914093018, 1579868665.4685984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017865640981266725], 0, 1.3866839408874512, 1579868666.7324383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010678202198505869], 0, 1.3011689186096191, 1579868667.9946601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.001216659515813253], 0, 4.4741294384002686, 1579868670.8817716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.074878050281294e-05], 0, 2.847376823425293, 1579868673.742126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001612441331026763], 0, 2.8650271892547607, 1579868676.5678306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011304549662494726], 0, 2.83502197265625, 1579868679.4317062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012609125667842742], 0, 1.3300583362579346, 1579868680.6916332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002924779856546214], 0, 3.1009180545806885, 1579868683.5595124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002962919475743349], 0, 2.7831838130950928, 1579868686.2779884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010142316735758224], 0, 2.6999847888946533, 1579868688.9922938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.433263008009493e-05], 0, 1.3189387321472168, 1579868690.256448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00043421224301825993], 0, 3.1755340099334717, 1579868693.1394885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.049378024373882e-05], 0, 2.9437263011932373, 1579868696.0163045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00034477395455626936], 0, 2.816580295562744, 1579868698.6277807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002883757998557519], 0, 3.0611610412597656, 1579868701.4810228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002847543700787402], 0, 2.7618041038513184, 1579868704.204271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031287861023930955], 0, 3.396310806274414, 1579868707.0493584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.91810854521288e-05], 0, 2.872704029083252, 1579868709.9156334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013156911883525706], 0, 1.3301334381103516, 1579868711.1770391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012328407949089245], 0, 2.971497058868408, 1579868714.0515168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00020557972669383597], 0, 3.1627635955810547, 1579868716.9218771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013084604835337165], 0, 1.3225791454315186, 1579868718.1846404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.3709338313918496e-05], 0, 2.6692159175872803, 1579868720.8962185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001668212992493745], 0, 1.4080233573913574, 1579868722.1595778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.677163164877078e-05], 0, 2.825049638748169, 1579868725.0281818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002272792544835414], 0, 1.3353376388549805, 1579868726.2926137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00032011420716219027], 0, 2.8837034702301025, 1579868729.0460463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.239883358035739e-05], 0, 2.677131414413452, 1579868731.7550526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.721511022937276e-05], 0, 2.834808826446533, 1579868734.610135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.11624429427593e-05], 0, 1.2568786144256592, 1579868735.868562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.886289051453863e-05], 0, 2.97766375541687, 1579868738.7332168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.06146260999331e-05], 0, 2.543598175048828, 1579868743.6203868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003387568975787444], 0, 3.537219762802124, 1579868746.445669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017968106363208655], 0, 2.9339284896850586, 1579868749.1828651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.556827900041749e-05], 0, 2.8106372356414795, 1579868752.0353324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.323454468858416e-05], 0, 1.224923849105835, 1579868753.306508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.365776932726987e-05], 0, 2.822721004486084, 1579868756.1535811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012312917547373288], 0, 2.922487258911133, 1579868759.0021458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.661890802498798e-05], 0, 2.8998000621795654, 1579868761.8466413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.0426229458538433e-05], 0, 2.8235440254211426, 1579868764.683168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.082465958520462e-05], 0, 2.9321320056915283, 1579868767.5383863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.801088346201425e-05], 0, 2.8631622791290283, 1579868770.3766654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005715594091432962], 0, 3.387669324874878, 1579868773.0541737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001323826403249631], 0, 2.9156312942504883, 1579868775.9257565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.428442601973588e-05], 0, 2.680945873260498, 1579868778.6325471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.155045924446878e-05], 0, 2.863708257675171, 1579868781.4892182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028476186448184236], 0, 3.129467487335205, 1579868784.3542717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.126138879636639e-05], 0, 2.8530611991882324, 1579868787.2146971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003929836538743583], 0, 3.1828551292419434, 1579868790.0836158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.866916731688554e-05], 0, 2.872664213180542, 1579868792.9521132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.249834596668004e-05], 0, 2.8403303623199463, 1579868795.823753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.646202024645805e-05], 0, 2.7200872898101807, 1579868798.5779092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.9977006830907054e-05], 0, 2.844961643218994, 1579868801.4343412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017159339353591755], 0, 3.005657434463501, 1579868804.281566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002720957668690958], 0, 3.415938377380371, 1579868807.1538413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013080357721005677], 0, 2.8493258953094482, 1579868810.0199997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002885905041292639], 0, 3.072272777557373, 1579868812.88672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00027580524610378487], 0, 2.945521831512451, 1579868815.754955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008700523907586993], 0, 3.7470695972442627, 1579868818.4987943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.834814562956063e-05], 0, 1.2455394268035889, 1579868819.7706082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001974729625061065], 0, 3.0984113216400146, 1579868822.6492734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.727037178315455e-05], 0, 2.859957695007324, 1579868825.5055149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.591446001181746e-05], 0, 2.8647966384887695, 1579868828.3691003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011171257112360349], 0, 2.802194833755493, 1579868831.1730056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010971713835785999], 0, 2.88618803024292, 1579868834.0175135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012297261822191802], 0, 2.9786832332611084, 1579868836.8945763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013384391835937498], 0, 1.2924778461456299, 1579868838.1828477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.772463699421965e-05], 0, 2.9359161853790283, 1579868841.0527213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010481892061164642], 0, 1.3504228591918945, 1579868842.3096395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013884794901656314], 0, 2.0822854042053223, 1579868844.178963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000612326541444867], 0, 4.408795595169067, 1579868847.0565128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028214535219683656], 0, 3.0939218997955322, 1579868849.9183648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.386817854739759e-05], 0, 2.838723659515381, 1579868852.792892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.096485859604507e-05], 0, 2.9579670429229736, 1579868855.6718264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028991332689530687], 0, 3.0661633014678955, 1579868858.536514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.995888652034015e-05], 0, 2.881174087524414, 1579868861.3323822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000314510647151277], 0, 3.4004383087158203, 1579868864.1873126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.98664859378882e-05], 0, 2.8610951900482178, 1579868867.0445545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.318587494313529e-05], 0, 2.8464713096618652, 1579868869.9045432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.431207221960415e-05], 0, 2.8676652908325195, 1579868875.0611856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017098152102541038], 0, 3.443690538406372, 1579868877.785661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.494192195991848e-05], 0, 1.5416479110717773, 1579868879.0458028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017053421176470589], 0, 1.9852492809295654, 1579868880.3065886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012142869664645845], 0, 3.041053533554077, 1579868883.1268394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00035559786902334014], 0, 3.7731223106384277, 1579868885.9328732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.24890375137329102, 1579868871.9823713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.078971731042051e-05], 0, 2.7333550453186035, 1579868888.6985836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.387530143582817e-05], 0, 2.643235445022583, 1579868891.3754044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.805488548930031e-05], 0, 3.0560553073883057, 1579868894.2217615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.291821340484673e-05], 0, 2.9460346698760986, 1579868897.0833669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010378399385749385], 0, 2.8953614234924316, 1579868899.9439645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.306105543843211e-05], 0, 2.954665422439575, 1579868902.8187351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001713095233411137], 0, 2.0370495319366455, 1579868904.105985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011020260178061113], 0, 1.3129806518554688, 1579868905.3675125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.325336686341341e-05], 0, 1.3606853485107422, 1579868906.6302872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.3118870781527536e-05], 0, 2.785088062286377, 1579868909.4179544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.352600191185179e-05], 0, 2.492018461227417, 1579868911.9313953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00021883578922845005], 0, 3.540126323699951, 1579868914.7757473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.318142186333451e-05], 0, 2.8611180782318115, 1579868917.6346211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031085411717683757], 0, 3.4143662452697754, 1579868920.4775383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8151256660796456e-05], 0, 2.657226324081421, 1579868923.1411784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.413107989973367e-05], 0, 2.6931238174438477, 1579868925.8691351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016328131174006333], 0, 3.609487533569336, 1579868928.7185733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017277978535217342], 0, 3.5527515411376953, 1579868931.578148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.22515439987182617, 1579868872.0913765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.958745134449518e-05], 0, 2.7950286865234375, 1579868934.4033346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8556964215776835e-05], 0, 2.7608752250671387, 1579868937.1623988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.37124180793762207, 1579868872.0915287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.933437591729472e-05], 0, 2.819646120071411, 1579868940.0155025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.470714299524693e-05], 0, 2.9056854248046875, 1579868942.8773077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017111982095046853], 0, 2.0209808349609375, 1579868944.1620047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001810682989910314], 0, 3.6103732585906982, 1579868947.0359762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.810153055015634e-05], 0, 2.957106828689575, 1579868949.9047933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.855047417182062e-05], 0, 2.734633207321167, 1579868952.6509614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.043001087296784e-05], 0, 2.6056010723114014, 1579868955.2619686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0910211671820118e-05], 0, 2.5539355278015137, 1579868957.7712767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.636456801027783e-05], 0, 3.0919573307037354, 1579868960.6406515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.712695534683194e-05], 0, 1.3557043075561523, 1579868961.9035184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00019964654363223305], 0, 3.40293550491333, 1579868964.5869095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.301299107041292e-05], 0, 2.1981544494628906, 1579868966.8097222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.4543421308110507e-05], 0, 2.973925828933716, 1579868969.6645339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015283623866666667], 0, 3.034642219543457, 1579868972.5231855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015608542924343396], 0, 2.9692904949188232, 1579868975.3642735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00022120154457072437], 0, 3.2000083923339844, 1579868978.2404864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.344671451921212e-05], 0, 2.7807462215423584, 1579868981.0385113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001524637771176112], 0, 1.5258097648620605, 1579868982.2986803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019775945461736205], 0, 1.5777804851531982, 1579868983.5590618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001211771827119413], 0, 3.0500693321228027, 1579868988.8765988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.483475285950037e-05], 0, 2.768503189086914, 1579868991.6862214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.012929962305017e-05], 0, 2.5801644325256348, 1579868994.280604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.6881474173932154e-05], 0, 2.7733895778656006, 1579868997.0483894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1869252085483316e-05], 0, 2.708440065383911, 1579868999.7084532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.509177269251466e-05], 0, 2.8042805194854736, 1579869002.542381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.852857633195437e-05], 0, 2.7428956031799316, 1579869005.2865112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.6422773549775996e-05], 0, 2.81072998046875, 1579869008.1305842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3085515522320414e-05], 0, 2.702878952026367, 1579869010.845146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.517878917297214e-05], 0, 2.8114752769470215, 1579869013.6864698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.119276710755194e-05], 0, 2.3130433559417725, 1579869016.0307596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.140888713670819e-05], 0, 3.1267194747924805, 1579869018.8985462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.31073427200317383, 1579868984.4893923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.290489928516294e-05], 0, 2.8196637630462646, 1579869021.7523272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.672732592523712e-05], 0, 1.4749150276184082, 1579869023.0189834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0977444613963944e-05], 0, 2.7788360118865967, 1579869025.7795553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011368837076608321], 0, 1.320763111114502, 1579869027.0380013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.6744960313809056e-05], 0, 2.7943384647369385, 1579869029.7574685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.647129360479042e-05], 0, 2.883606433868408, 1579869032.6013513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.645401414974704e-05], 0, 2.2404816150665283, 1579869034.857323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.452065665738162e-05], 0, 2.7991695404052734, 1579869037.7040617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.794184996944954e-05], 0, 2.96634578704834, 1579869040.5275795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.504762337857089e-05], 0, 1.2611758708953857, 1579869041.7904897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.28270548516627e-05], 0, 2.8541359901428223, 1579869044.6532724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001563000830883794], 0, 3.4251811504364014, 1579869047.4959497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2244366633306646e-05], 0, 2.8256125450134277, 1579869050.3606954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.582993683771878e-05], 0, 3.071038246154785, 1579869053.227011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.399476178343948e-05], 0, 1.4620418548583984, 1579869054.489884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.196328273914578e-05], 0, 2.716161012649536, 1579869057.2390254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2396250821196155e-05], 0, 2.8592584133148193, 1579869060.0391777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013218251617588803], 0, 1.5433151721954346, 1579869061.299401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015633133297455969], 0, 3.401754140853882, 1579869064.1485426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.29852843284606934, 1579868984.959063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013384141348855882], 0, 1.5782852172851562, 1579869065.4552615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010571961432041398], 0, 1.5421409606933594, 1579869066.7146711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.62570245860886e-05], 0, 2.574930191040039, 1579869069.3317814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.786892719334254e-05], 0, 2.7276246547698975, 1579869072.0135944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.232256941544885e-05], 0, 3.1073129177093506, 1579869074.8512325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.461743653446562e-05], 0, 2.713827133178711, 1579869077.587425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6423962678253117e-05], 0, 2.6063034534454346, 1579869080.148146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003414398131126116], 0, 3.769824981689453, 1579869082.9514809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.220825584488668e-05], 0, 2.915048599243164, 1579869085.8137496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026328006061620895], 0, 3.777212381362915, 1579869088.6209056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003359313114700066], 0, 2.817993402481079, 1579869089.9049852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017362152346686715], 0, 3.588804244995117, 1579869092.7831464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014526027733985684], 0, 3.0641298294067383, 1579869095.6408117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.980010638084493e-05], 0, 2.8442018032073975, 1579869098.4649854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015607101225204202], 0, 3.3994534015655518, 1579869101.3231237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.37077882928475e-05], 0, 2.8383779525756836, 1579869106.2589717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8560548724309e-05], 0, 2.6963953971862793, 1579869108.982357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.421047987675718e-05], 0, 1.259138822555542, 1579869110.2409708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.855718458991781e-05], 0, 2.650217294692993, 1579869112.9008715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010856234333086204], 0, 3.16591477394104, 1579869115.7687662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010414575676377084], 0, 2.9387717247009277, 1579869118.630568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0118606924475292e-05], 0, 2.6072354316711426, 1579869121.2473557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006190343848837209], 0, 4.419494390487671, 1579869124.0967374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.755742751613615e-05], 0, 2.6952333450317383, 1579869126.8348074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.343428697161775e-05], 0, 2.8824448585510254, 1579869129.63878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014553839249208502], 0, 3.0713982582092285, 1579869132.5014052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.036205249693546e-05], 0, 2.681215763092041, 1579869135.2073574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.159316322897484e-05], 0, 1.494584321975708, 1579869136.4721735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.082564574382168e-05], 0, 2.830827474594116, 1579869139.283184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013358386476190477], 0, 3.150346040725708, 1579869142.1527286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.643857455824607e-05], 0, 1.8011696338653564, 1579869143.8884087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2148120054994516e-05], 0, 2.4237804412841797, 1579869146.3396664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026855327542445553], 0, 3.75608491897583, 1579869149.1392593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2788140752615955e-05], 0, 2.677922010421753, 1579869151.8437471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.099770245731322e-05], 0, 2.4948976039886475, 1579869154.3491912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00033707535512442004], 0, 4.4075706005096436, 1579869157.200362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1428365059935844e-05], 0, 2.666377544403076, 1579869159.8664162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.656062797483039e-05], 0, 2.891411781311035, 1579869162.7284164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.190918724055058e-05], 0, 2.719494342803955, 1579869165.4722366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.952791223681467e-05], 0, 1.265089988708496, 1579869166.733341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.620020244184128e-05], 0, 2.8451826572418213, 1579869169.589998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8811529036597826e-05], 0, 2.778691291809082, 1579869172.3632276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015704342265112178], 0, 3.0983996391296387, 1579869175.2220883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.430335010693918e-05], 0, 2.8750498294830322, 1579869178.0543494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.46550965309143066, 1579869103.536016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.459573105720947e-05], 0, 2.732236385345459, 1579869180.8490283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.83027072287978e-05], 0, 3.083148717880249, 1579869183.7003741], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.362096356275304e-05], 0, 1.5326857566833496, 1579869184.998085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3637387657058386e-05], 0, 2.7140376567840576, 1579869187.733428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015958221552686116], 0, 1.8391475677490234, 1579869188.9960341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000146039980351322], 0, 3.0679876804351807, 1579869191.867288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.2358438663204106e-05], 0, 1.345130443572998, 1579869193.1710536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011789813443589325], 0, 2.671741485595703, 1579869195.7636642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.1396836251081674e-05], 0, 2.775883197784424, 1579869198.525218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.505508314336373e-05], 0, 1.503546953201294, 1579869199.81321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.904812702219954e-05], 0, 1.672302484512329, 1579869201.426413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013228324287118976], 0, 3.1769161224365234, 1579869204.3030338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8850744790611126e-05], 0, 2.803148031234741, 1579869207.099329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.450316389989809e-05], 0, 2.6853220462799072, 1579869209.8270645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.199055944863029e-05], 0, 2.6283442974090576, 1579869212.461098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.702436203367279e-05], 0, 2.683204174041748, 1579869215.0649443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00022072362514108352], 0, 3.4660444259643555, 1579869217.8599322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.099021412881118e-05], 0, 2.8778812885284424, 1579869220.7368007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.403220305842061e-05], 0, 2.943850040435791, 1579869225.8032622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010269054728411541], 0, 1.29427170753479, 1579869227.067535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001984184009981285], 0, 3.1766345500946045, 1579869229.9052527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.696294401360138e-05], 0, 2.7732720375061035, 1579869232.712515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.380322698430369e-05], 0, 2.7745797634124756, 1579869235.5161657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00027705617294053464], 0, 3.7417330741882324, 1579869238.2472134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.42372684350409e-05], 0, 2.993788242340088, 1579869241.1205378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.494402702528795e-05], 0, 1.4749200344085693, 1579869242.3911312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.6773711930538e-05], 0, 3.1098954677581787, 1579869245.2087312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.895583543219396e-05], 0, 2.9029335975646973, 1579869248.0760646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.449625125563426e-05], 0, 1.337986946105957, 1579869249.339165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001341253425772169], 0, 2.9978015422821045, 1579869252.21722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015588749167315174], 0, 1.8187665939331055, 1579869253.4807093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003379511229243045], 0, 3.7766032218933105, 1579869256.2824428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.753500659110202e-05], 0, 3.0116915702819824, 1579869259.0589964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00033816450010537406], 0, 4.461613893508911, 1579869261.9221354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.3168243666088024e-05], 0, 2.684767246246338, 1579869264.6176076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7766324030653094e-05], 0, 2.257978677749634, 1579869266.8818648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.27825474739074707, 1579869222.9087815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.015558642892521e-05], 0, 2.713137626647949, 1579869269.6432116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.6853699588087684e-05], 0, 2.770230531692505, 1579869272.4164457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.392654252550489e-05], 0, 2.8746256828308105, 1579869275.284595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000335264384341637], 0, 4.422966480255127, 1579869278.1386812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00033892385031982945], 0, 4.404508829116821, 1579869280.9766023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.565886260203383e-05], 0, 1.460008144378662, 1579869282.2381918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019299463303635927], 0, 3.170771837234497, 1579869285.0922036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006189379446153847], 0, 4.432582378387451, 1579869287.9649549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.517062040190736e-05], 0, 1.3801686763763428, 1579869289.224882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.3785263925443324e-05], 0, 1.3739738464355469, 1579869290.4991395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010578743065231159], 0, 1.3126025199890137, 1579869291.7630126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015769710605317375], 0, 3.1510400772094727, 1579869294.6258457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.415913960501553e-05], 0, 2.6857316493988037, 1579869297.3170571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001866430997423629], 0, 3.429070472717285, 1579869300.0421438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1414515397047734e-05], 0, 2.6046347618103027, 1579869302.6549637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1206762634444296e-05], 0, 2.7241287231445312, 1579869305.423431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.800142381834023e-05], 0, 3.0148816108703613, 1579869308.3000784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010160441132879909], 0, 1.3386945724487305, 1579869309.5626898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003788915827922078], 0, 2.716726779937744, 1579869311.2293985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2523997014083574e-05], 0, 2.5003116130828857, 1579869313.6815841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.447998866174197e-05], 0, 2.783412218093872, 1579869316.4500718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2745655182769867e-05], 0, 2.792041301727295, 1579869319.177761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013395477254217567], 0, 3.1651110649108887, 1579869322.0474262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.558039988853281e-05], 0, 2.8229639530181885, 1579869324.8868794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4342044940784435e-05], 0, 2.739108085632324, 1579869327.6144059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.7507213565668205e-05], 0, 2.8454182147979736, 1579869330.4624257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3705697771419706e-05], 0, 2.461449384689331, 1579869332.9400718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.5707676058826996e-05], 0, 2.34649920463562, 1579869335.3130732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.225126154920289e-05], 0, 2.998096227645874, 1579869338.1696029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015209698483009709], 0, 1.3623616695404053, 1579869341.5539331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.710406301334144e-05], 0, 2.802927255630493, 1579869344.3563352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003152185777559055], 0, 3.5799129009246826, 1579869347.2128131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011777198752354049], 0, 1.3176321983337402, 1579869348.4751692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.705580781922226e-05], 0, 2.912153959274292, 1579869351.3340943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001716188872188466], 0, 3.600501298904419, 1579869354.2001154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.349710492036405e-05], 0, 2.701993703842163, 1579869356.9319956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.192074875553097e-05], 0, 2.698856830596924, 1579869359.6440513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4464290492701264e-05], 0, 2.7082576751708984, 1579869362.3692324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.951046172222223e-05], 0, 2.914156675338745, 1579869365.238031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.389665132355421e-05], 0, 2.7876439094543457, 1579869367.9547608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.752135047630907e-05], 0, 3.001779556274414, 1579869370.7483568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016448770146501384], 0, 2.996774435043335, 1579869373.6088848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.032591516552537e-05], 0, 2.917783260345459, 1579869376.4790738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.159926928989631e-05], 0, 2.768256425857544, 1579869379.285246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.3112183701686394e-05], 0, 2.9119770526885986, 1579869382.104938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00033334095729890763], 0, 2.8572614192962646, 1579869383.376556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.207325571214393e-05], 0, 2.92445969581604, 1579869386.233109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.017357509157509e-05], 0, 2.7213706970214844, 1579869388.909448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012148002319086935], 0, 1.333695888519287, 1579869390.170083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0397685017279937e-05], 0, 2.677178144454956, 1579869392.8433015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019443421962503043], 0, 3.162384271621704, 1579869395.6917946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.4171249545329294e-05], 0, 2.9406604766845703, 1579869398.5468867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.677722992876978e-05], 0, 2.950005531311035, 1579869401.400788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.16410795254395e-05], 0, 2.796828508377075, 1579869404.1769438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.729248483579868e-05], 0, 2.862543821334839, 1579869407.0255156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.534922095810816e-05], 0, 2.9274096488952637, 1579869409.8897603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2803414382436075e-05], 0, 2.496018886566162, 1579869412.391598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.221095955171369e-05], 0, 2.496621608734131, 1579869414.9158587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.1115977980742e-05], 0, 1.4635636806488037, 1579869416.1776402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.408134332741967e-05], 0, 2.4165914058685303, 1579869418.5988438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.851180099884749e-05], 0, 2.8636655807495117, 1579869421.4580882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.538654638657448e-05], 0, 2.716184377670288, 1579869424.2031307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.51759033824157e-05], 0, 3.150564670562744, 1579869427.0495594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.188771802899339e-05], 0, 2.8647539615631104, 1579869429.776974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7641571176911546e-05], 0, 2.6436142921447754, 1579869432.4237752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.017896791283487e-05], 0, 2.9860143661499023, 1579869435.2823677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.30868485095482e-05], 0, 2.8969154357910156, 1579869438.1280077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.795009639369622e-05], 0, 2.944908618927002, 1579869440.9997554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.177471125060358e-05], 0, 2.676694631576538, 1579869443.709489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.438506311809191e-05], 0, 2.6851909160614014, 1579869446.4341214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.789887813288996e-05], 0, 2.811980724334717, 1579869449.209174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.649787500761035e-05], 0, 2.835799217224121, 1579869452.0365434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000172383975194974], 0, 3.5349349975585938, 1579869454.8757095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.647480558940724e-05], 0, 2.203671932220459, 1579869457.083078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.192646952052699e-05], 0, 2.828472137451172, 1579869459.8747106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.075215739918966e-05], 0, 2.822378396987915, 1579869462.6757202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001380865544760583], 0, 3.367112159729004, 1579869465.510628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.121355641106223e-05], 0, 2.869018316268921, 1579869469.597048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.857439348769015e-05], 0, 2.9390931129455566, 1579869472.4702907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013531589559697462], 0, 1.3802616596221924, 1579869473.7322836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.1005764010078236e-05], 0, 2.817765951156616, 1579869476.4954548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.733036017109752e-05], 0, 2.9750657081604004, 1579869479.3632152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.083475873325085e-05], 0, 2.7361435890197754, 1579869482.1300359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.26019152998013e-05], 0, 2.989666223526001, 1579869484.9925325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.784636666242633e-05], 0, 2.8884050846099854, 1579869487.8434634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026710908741140734], 0, 3.8112707138061523, 1579869490.66965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002149450303322763], 0, 3.451864242553711, 1579869493.4591331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.77758088937454e-05], 0, 2.826866388320923, 1579869496.2877502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.355052001396323e-05], 0, 2.940699338912964, 1579869499.1518133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.588428701884789e-05], 0, 3.001352548599243, 1579869502.0302827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015228467744807123], 0, 2.7880005836486816, 1579869504.3057702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001863962165984804], 0, 3.1583476066589355, 1579869507.1486092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.823832740747917e-05], 0, 2.868419885635376, 1579869509.958501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.596139695931479e-05], 0, 2.7180328369140625, 1579869514.4681816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.971202376161732e-05], 0, 2.7421813011169434, 1579869517.240653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.6926818720880985e-05], 0, 2.823488712310791, 1579869520.0077698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.532630873340747e-05], 0, 2.66265606880188, 1579869522.676932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.729513259750914e-05], 0, 1.3241419792175293, 1579869523.9375372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.27193902663463e-05], 0, 2.9560539722442627, 1579869526.8185096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.686674688468964e-05], 0, 2.8179595470428467, 1579869529.6661625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3514938973925426e-05], 0, 2.689836263656616, 1579869532.3582745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3665165774454714e-05], 0, 2.674800157546997, 1579869535.0783515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.114113641242478e-05], 0, 2.7742843627929688, 1579869537.8775082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013293259127315202], 0, 2.9189491271972656, 1579869540.7225866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.279829908800035e-05], 0, 2.654001474380493, 1579869543.4176674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.104712312014543e-05], 0, 2.487191915512085, 1579869545.947562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0028584438261537e-05], 0, 2.783541202545166, 1579869548.7419872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.9638423398328692e-05], 0, 2.601764678955078, 1579869551.3545413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8877367759217232e-05], 0, 2.7773141860961914, 1579869554.1260455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017349185966101694], 0, 2.801359176635742, 1579869556.876917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011395133192299555], 0, 3.0324597358703613, 1579869559.7530122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017515672092496034], 0, 2.7710750102996826, 1579869562.5188816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.630605604887405e-05], 0, 2.6183784008026123, 1579869565.1760635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004325125634218289], 0, 3.155994415283203, 1579869568.0522082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.196312959231859e-05], 0, 2.5013630390167236, 1579869570.5653439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001125271797235023], 0, 2.9860544204711914, 1579869573.4334817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00020387327711475408], 0, 2.8121302127838135, 1579869576.2119706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.914251409647479e-05], 0, 2.8028690814971924, 1579869579.034996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012178433231141589], 0, 2.7108962535858154, 1579869581.7396665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.712265043087298e-05], 0, 2.794496774673462, 1579869584.518457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.554220944924528e-05], 0, 2.8661105632781982, 1579869587.3246984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015870703136236516], 0, 2.8746609687805176, 1579869590.1576858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012481096316131125], 0, 2.7518057823181152, 1579869592.9121518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0295058340242704e-05], 0, 2.859121799468994, 1579869595.7645905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002681855781055625], 0, 2.7456796169281006, 1579869598.4700534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.356473166101695e-05], 0, 2.787849187850952, 1579869601.2862427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.869301007239534e-05], 0, 1.3871681690216064, 1579869602.5455167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.71984122186221e-05], 0, 2.8126814365386963, 1579869605.3492577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4016069040006906e-05], 0, 1.2708766460418701, 1579869606.6269264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2091954552177313e-05], 0, 2.761294364929199, 1579869609.3421028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010829380875849423], 0, 1.3565843105316162, 1579869610.6047258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018461935118164173], 0, 2.9449055194854736, 1579869613.4828267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002931434971730804], 0, 3.055734634399414, 1579869616.3436868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9254052139063823e-05], 0, 2.6484925746917725, 1579869618.9996502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.995544930576366e-05], 0, 1.2867770195007324, 1579869620.258414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.495408621186991e-05], 0, 2.692167043685913, 1579869622.9866252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.941015497709368e-05], 0, 2.778729200363159, 1579869625.7292542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.408568967711682e-05], 0, 2.8421456813812256, 1579869628.5980804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020407420856021272], 0, 2.9825961589813232, 1579869631.4680998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.305202657960691e-05], 0, 2.846529245376587, 1579869634.3272076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.611826978786263e-05], 0, 2.823244333267212, 1579869637.1900184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.10169322785448e-05], 0, 2.8657870292663574, 1579869641.1531413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.909393483591283e-05], 0, 2.6466689109802246, 1579869643.814906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.917050132374244e-05], 0, 2.804774761199951, 1579869646.6330576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010487826967750309], 0, 3.002621650695801, 1579869649.5095105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.342335282030439e-05], 0, 2.6369924545288086, 1579869652.160794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.4447218040783144e-05], 0, 2.8557324409484863, 1579869655.0211108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001597395454636291], 0, 3.1577775478363037, 1579869657.870288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017563696844872918], 0, 2.91563081741333, 1579869660.7240775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.310840534078663e-05], 0, 2.800964832305908, 1579869663.5376945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.616900235726747e-05], 0, 3.010935068130493, 1579869666.413007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010671973676868079], 0, 1.5114963054656982, 1579869667.8975525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.963017879882981e-05], 0, 2.8797385692596436, 1579869670.688078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.4058891565455115e-05], 0, 2.6938552856445312, 1579869673.408105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.331891611930898e-05], 0, 2.6114940643310547, 1579869676.0607812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.638490921296128e-05], 0, 2.7647078037261963, 1579869678.8352292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020311978455614106], 0, 1.469834804534912, 1579869680.0962934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9095610227879815e-05], 0, 2.804349660873413, 1579869682.9053526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.909462633547009e-05], 0, 1.3400721549987793, 1579869684.1651907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002040142818503539], 0, 3.182189702987671, 1579869687.0388062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015863620503169573], 0, 3.1600818634033203, 1579869689.8908255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018391661241017453], 0, 3.082028865814209, 1579869692.7601557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.345607904884319e-05], 0, 2.760849714279175, 1579869695.5394385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.912226642984014e-05], 0, 2.856649398803711, 1579869698.3925993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003047040209434332], 0, 2.811432123184204, 1579869701.1759386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000245437022069642], 0, 1.3440277576446533, 1579869702.440233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018294577556610665], 0, 1.3418102264404297, 1579869703.7046838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.98104036855573e-05], 0, 2.686140775680542, 1579869706.3987575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2493270288671024e-05], 0, 2.77982234954834, 1579869709.180525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.439600578318827e-05], 0, 2.7550723552703857, 1579869711.9218102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028232577370461756], 0, 3.049443006515503, 1579869714.7767467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.939823716186709e-05], 0, 2.740062952041626, 1579869717.5130248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.6329368129674e-05], 0, 2.6004676818847656, 1579869720.119157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.633853375495957e-05], 0, 2.771610975265503, 1579869722.8946357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.0694022900187188e-05], 0, 2.5508086681365967, 1579869725.377575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004458832359767892], 0, 3.1720194816589355, 1579869728.2525575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018197422634708957], 0, 1.3558707237243652, 1579869729.5249872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9404021727425336e-05], 0, 2.786282539367676, 1579869732.3101077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1093144365743726e-05], 0, 2.899167537689209, 1579869735.146756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00021870616269571136], 0, 2.9840381145477295, 1579869738.0074193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.944665450809144e-05], 0, 2.7282347679138184, 1579869740.748729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.161125945405266e-05], 0, 2.8335578441619873, 1579869743.593461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.893278856535977e-05], 0, 1.33897066116333, 1579869744.8585932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.603571570408552e-05], 0, 2.7719032764434814, 1579869747.6430483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.68928980979553e-05], 0, 2.886528253555298, 1579869750.5218813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00016454134970469381], 0, 2.873403787612915, 1579869753.3543859], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001036879529572516], 0, 2.8741793632507324, 1579869756.1990495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7366796717439364e-05], 0, 2.7557780742645264, 1579869758.9924588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011937352355396542], 0, 1.3929297924041748, 1579869760.2555358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.735493058287796e-05], 0, 2.669264078140259, 1579869764.0159657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7477751006200364e-05], 0, 1.2476952075958252, 1579869765.306671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002923739037023527], 0, 3.063032865524292, 1579869768.1620145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012171871854103342], 0, 1.385633945465088, 1579869769.422907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010047893723723724], 0, 1.2939388751983643, 1579869770.685133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.163359472637454e-05], 0, 2.8595376014709473, 1579869773.545409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.155181318064443e-05], 0, 2.629075527191162, 1579869776.195699], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.801565234336458e-05], 0, 2.818640947341919, 1579869779.012253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018883526095049013], 0, 2.7648885250091553, 1579869781.7396748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013393236818296054], 0, 2.9275169372558594, 1579869784.5905766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.389051308317559e-05], 0, 2.696934223175049, 1579869787.304217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001676657402665001], 0, 2.9307634830474854, 1579869790.1731694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012116117301875377], 0, 1.383077621459961, 1579869791.4355526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.557512134413755e-05], 0, 2.8058788776397705, 1579869794.2309976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.637609439857174e-05], 0, 1.2818286418914795, 1579869795.5026321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003119946569823746], 0, 3.0532846450805664, 1579869798.372333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.485431211061808e-05], 0, 2.775315761566162, 1579869801.1478171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.477730440602343e-05], 0, 2.8244855403900146, 1579869803.937741], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018679096018244575], 0, 2.9848978519439697, 1579869806.6850517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.098012426405289e-05], 0, 2.762918710708618, 1579869809.4487276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.903139766758657e-05], 0, 1.3415467739105225, 1579869810.7097197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002776403006422496], 0, 2.915982961654663, 1579869813.560686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.978107898626325e-05], 0, 2.8434624671936035, 1579869816.4151886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.599658221275851e-05], 0, 2.817889928817749, 1579869819.2263157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011591446030381198], 0, 3.007286787033081, 1579869822.1021183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001339038496068983], 0, 2.9107582569122314, 1579869824.9314613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8877418373812036e-05], 0, 2.6760659217834473, 1579869827.6271837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.302659840756408e-05], 0, 1.3591234683990479, 1579869828.8867142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.096606746222116e-05], 0, 1.227691411972046, 1579869830.1620715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8650918984665732e-05], 0, 2.310678720474243, 1579869832.5070362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.225282353573926e-05], 0, 2.8577487468719482, 1579869835.311121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.361310533824753e-05], 0, 1.343261957168579, 1579869836.6336532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00016019660093896714], 0, 2.767551898956299, 1579869839.3796961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000287975343013226], 0, 1.4573066234588623, 1579869840.6447318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.038870311164731e-05], 0, 2.8630893230438232, 1579869843.500992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001319797778148457], 0, 2.890031099319458, 1579869846.323384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.3522778109647164e-05], 0, 2.830186367034912, 1579869849.1006176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.485649629843071e-05], 0, 2.831554651260376, 1579869851.9010293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003570580334140436], 0, 2.7043771743774414, 1579869854.5532448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9099588082901554e-05], 0, 2.4657185077667236, 1579869857.060432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015182060570824522], 0, 1.350212812423706, 1579869858.326588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011708348924731183], 0, 1.3912022113800049, 1579869859.586581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003277260983469345], 0, 2.834080934524536, 1579869862.383311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000175358487638721], 0, 2.898881435394287, 1579869865.2289648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020823100286346477], 0, 2.964277744293213, 1579869868.081333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.6071287254036185e-05], 0, 2.8721296787261963, 1579869870.9191964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00019631711759581882], 0, 2.8784921169281006, 1579869873.744718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012973028564523925], 0, 2.919259548187256, 1579869876.6120198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.132391678944334e-05], 0, 2.925748586654663, 1579869880.630789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.842981269236407e-05], 0, 2.845028877258301, 1579869883.488955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013628833057209423], 0, 2.8943586349487305, 1579869886.3090186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029221923908296943], 0, 3.064117193222046, 1579869889.171205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.201706082409374e-05], 0, 2.7840638160705566, 1579869891.9790616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.803245763203715e-05], 0, 2.9986648559570312, 1579869894.8488295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.103825114350186e-05], 0, 1.3201704025268555, 1579869896.1104736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.691439616736056e-05], 0, 2.790451765060425, 1579869898.9350126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.532982176386417e-05], 0, 2.821620225906372, 1579869901.7559495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003148370670443815], 0, 1.3270351886749268, 1579869903.0195796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.556564249119895e-05], 0, 2.8031506538391113, 1579869905.8575556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011055533068081343], 0, 1.3903741836547852, 1579869907.1188886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.90344435914064e-05], 0, 2.4927172660827637, 1579869909.6228042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.0917013246345444e-05], 0, 2.530949115753174, 1579869912.1024706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4077362366135036e-05], 0, 2.647336959838867, 1579869914.754752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.231374327574896e-05], 0, 2.821967124938965, 1579869917.5082986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.557707422352653e-05], 0, 1.324385643005371, 1579869918.8411028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012000032841372691], 0, 1.2740137577056885, 1579869920.1009927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.423524737244681e-05], 0, 2.767205238342285, 1579869922.885583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00031223471735205617], 0, 2.811281442642212, 1579869925.668553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4419030095992167e-05], 0, 2.752729654312134, 1579869928.4545674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015521170141308556], 0, 2.897693395614624, 1579869931.3093925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.741217824405012e-05], 0, 2.838995933532715, 1579869934.157614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9175946471339614e-05], 0, 2.6186628341674805, 1579869936.781279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003225053401995494], 0, 1.299281358718872, 1579869938.0451975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.962687448814989e-05], 0, 2.890571355819702, 1579869940.9038973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002765142151657123], 0, 3.0214624404907227, 1579869943.7458968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017638100770840214], 0, 2.917107105255127, 1579869946.5995238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.49660717673805e-05], 0, 2.83150577545166, 1579869949.4463866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.545726838460864e-05], 0, 2.761137008666992, 1579869952.2183707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011057433180809762], 0, 2.969923734664917, 1579869955.0564601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00016214009092792046], 0, 2.8025898933410645, 1579869957.852479], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.255100583065979e-05], 0, 2.7090985774993896, 1579869960.5729969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.6344034195187564e-05], 0, 2.8281538486480713, 1579869963.3415534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.752962562352324e-05], 0, 1.2626087665557861, 1579869964.5968363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.572339664193856e-05], 0, 2.8065688610076904, 1579869967.342365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.088420714026223e-05], 0, 2.8209567070007324, 1579869970.08888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020510399877200165], 0, 1.6161887645721436, 1579869971.3536458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.364253569454578e-05], 0, 2.6918952465057373, 1579869974.0719807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.147805674574489e-05], 0, 2.753105401992798, 1579869976.8654191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.4881547576352716e-05], 0, 2.796534776687622, 1579869979.6715727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011902615897549128], 0, 2.975334644317627, 1579869982.5473304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.509705611681806e-05], 0, 1.2784485816955566, 1579869983.8121805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.954257336230984e-05], 0, 2.673375368118286, 1579869986.4107049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6519362104352127e-05], 0, 2.4020872116088867, 1579869988.8314567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.452890709554679e-05], 0, 2.718031883239746, 1579869991.59744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.499679153775399e-05], 0, 2.8806025981903076, 1579869994.4643214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028644192359104047], 0, 3.029268503189087, 1579869997.2948494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020904109391727492], 0, 1.858809471130371, 1579869999.9570472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.879936950743897e-05], 0, 2.3529529571533203, 1579870002.3202286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001330472905444601], 0, 2.928990364074707, 1579870005.1808739], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.227869819856872e-05], 0, 1.3324332237243652, 1579870006.4427254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.327200710806525e-05], 0, 2.781897783279419, 1579870009.1699677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.005541854028672e-05], 0, 2.8572604656219482, 1579870012.0287771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.412224114109979e-05], 0, 2.643543004989624, 1579870014.6899831], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.660127982762305e-05], 0, 2.8893184661865234, 1579870017.5211134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.133884673562235e-05], 0, 3.3602828979492188, 1579870020.9308782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.574149403008218e-05], 0, 2.9213767051696777, 1579870023.7995112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.235710182452374e-05], 0, 2.862722873687744, 1579870026.6067953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4108226074153395e-05], 0, 2.733255386352539, 1579870029.3342607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.1251290411050535e-05], 0, 2.725186824798584, 1579870032.069427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015179681600151673], 0, 2.9113121032714844, 1579870034.9220083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.60900804108026e-05], 0, 1.2474431991577148, 1579870036.1807008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00030172986550060314], 0, 1.3827645778656006, 1579870037.4436224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.277541743533297e-05], 0, 2.6402475833892822, 1579870040.1131725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001964639042395859], 0, 2.876389503479004, 1579870042.9543948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6156155489647875e-05], 0, 3.2684826850891113, 1579870046.2502067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011561029832474227], 0, 3.001405715942383, 1579870049.1269336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.453861014060503e-05], 0, 2.8463854789733887, 1579870051.9572966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028390225965285157], 0, 3.0510172843933105, 1579870054.8132796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013599573967437874], 0, 2.906285285949707, 1579870057.644595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011732626319863756], 0, 2.7181766033172607, 1579870060.3599079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.4929571196613415e-05], 0, 2.7506229877471924, 1579870063.1236167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.005954251791973e-05], 0, 2.831343173980713, 1579870065.9456148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002073619994861914], 0, 3.1700305938720703, 1579870068.818689], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.211992800205708e-05], 0, 2.8779349327087402, 1579870071.6558447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.198398491194009e-05], 0, 2.7637345790863037, 1579870074.3606303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002030788880191895], 0, 3.2048845291137695, 1579870077.2255864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3088680248066154e-05], 0, 2.627396583557129, 1579870079.8930273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5766738095238096e-05], 0, 2.760798692703247, 1579870082.6927667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002132353601857996], 0, 3.1411428451538086, 1579870085.5558674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00036389030859645076], 0, 2.8630332946777344, 1579870088.3766594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00025918549076601896], 0, 2.9453423023223877, 1579870091.2515862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.42689564171724e-05], 0, 2.715292453765869, 1579870093.9765067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.601322634706357e-05], 0, 2.888148069381714, 1579870096.811375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3712016710616836e-05], 0, 2.786259651184082, 1579870099.5384278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.900327652199748e-05], 0, 2.7826430797576904, 1579870102.3411431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.510611982416336e-05], 0, 2.645008087158203, 1579870104.9976041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010321664087619292], 0, 2.875459671020508, 1579870107.8678002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4708804244395e-05], 0, 1.278487205505371, 1579870109.1428633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.92595632573772e-05], 0, 2.8452465534210205, 1579870111.9838603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.391524899363573e-05], 0, 2.68320369720459, 1579870114.6794538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.384560175118082e-05], 0, 2.7056803703308105, 1579870117.3981454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.075095878439332e-05], 0, 2.867731809616089, 1579870120.2622006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.631901324025037e-05], 0, 2.949136972427368, 1579870123.0862346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.788129704292913e-05], 0, 2.87580943107605, 1579870125.9539616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0012521489261275273], 0, 4.3502562046051025, 1579870131.3917153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004529769248733821], 0, 3.2120425701141357, 1579870134.2646232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017641775728693339], 0, 2.850644588470459, 1579870137.1027632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0003753495758231194], 0, 2.8274483680725098, 1579870139.8934715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00039154848133646567], 0, 2.7248659133911133, 1579870142.58556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0006178771233901122], 0, 2.7944085597991943, 1579870145.2673001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013384940553920257], 0, 1.2537803649902344, 1579870146.5218809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005704568884574656], 0, 3.2181289196014404, 1579870149.4019885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.001248675423374613], 0, 4.389989137649536, 1579870152.287984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012118080242842154], 0, 2.8634018898010254, 1579870155.1593196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010253309022094927], 0, 1.2357513904571533, 1579870156.4204972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0006729250570425625], 0, 3.0412399768829346, 1579870159.1725976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0009644579251944943], 0, 4.186270713806152, 1579870162.0533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.839075885575167e-05], 0, 2.854185104370117, 1579870164.925764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.284664332761168e-05], 0, 2.8050241470336914, 1579870167.7335303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.276320893038065e-05], 0, 1.2856032848358154, 1579870168.9940913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011306045547873455], 0, 2.8996970653533936, 1579870171.862842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.3435070096140046e-05], 0, 2.6520185470581055, 1579870174.5261729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0004003969632], 0, 1.62921142578125, 1579870175.7913024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00024926945267295597], 0, 3.18119478225708, 1579870178.6188102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020792448482500323], 0, 3.011260747909546, 1579870181.489117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0006229072976878613], 0, 2.787238836288452, 1579870184.2004588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00021145610726540354], 0, 2.6147878170013428, 1579870186.7584615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.652286770763482e-05], 0, 1.2784373760223389, 1579870188.020524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003575506969159086], 0, 2.9936928749084473, 1579870190.8923178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001337725259548428], 0, 1.587273120880127, 1579870192.4224374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00033302017038216563], 0, 2.638723134994507, 1579870195.0510697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017907635311997138], 0, 1.296170949935913, 1579870196.3157594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012784008435852374], 0, 1.253936767578125, 1579870197.5875077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.685464930522735e-05], 0, 1.2895171642303467, 1579870198.8706217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003357223438463363], 0, 2.457261800765991, 1579870200.5477085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010994175555757191], 0, 1.545240879058838, 1579870202.017833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.915369318537044e-05], 0, 1.2732131481170654, 1579870203.2866104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.621367136857973e-05], 0, 2.8864400386810303, 1579870206.1366296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0008346083627400104], 0, 3.5165815353393555, 1579870209.0086725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.588687493473825e-05], 0, 2.830238103866577, 1579870211.851932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.642171881382858e-05], 0, 2.6988348960876465, 1579870214.5240183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.219027791496258e-05], 0, 2.9082820415496826, 1579870217.3955452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.250089681826353e-05], 0, 2.8526432514190674, 1579870220.2691903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010241873715162363], 0, 2.828843593597412, 1579870223.1188211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.377789791963297e-05], 0, 2.8691861629486084, 1579870225.9871387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010248764362299601], 0, 1.24283766746521, 1579870227.2449095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.000591093453010279], 0, 3.606110095977783, 1579870230.117892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011934780694402874], 0, 2.8223063945770264, 1579870232.956555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0008279699634773662], 0, 3.6164045333862305, 1579870235.831701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002090914556714472], 0, 3.2257676124572754, 1579870238.6916208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011651610476681647], 0, 2.8368587493896484, 1579870241.5104866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001228878255859528], 0, 2.779451370239258, 1579870244.302727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021790574731694062], 0, 2.993060827255249, 1579870248.6530323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011280935730464327], 0, 2.893162488937378, 1579870251.4880068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003041030549847793], 0, 3.2011594772338867, 1579870254.3379753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010158696775821818], 0, 2.8441033363342285, 1579870257.198918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017643563606156002], 0, 1.300046682357788, 1579870258.4678233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.456610093280203e-05], 0, 2.742678165435791, 1579870261.2000196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00020562252331235697], 0, 2.726705312728882, 1579870263.7934186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00020698179909053326], 0, 1.3582346439361572, 1579870265.0565705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007755042544470225], 0, 1.9502990245819092, 1579870266.3281183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.067762268304808e-05], 0, 2.5586724281311035, 1579870268.8968089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0002277925359926639], 0, 2.811871290206909, 1579870271.574287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00037505214581256234], 0, 2.819077730178833, 1579870274.2738094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021389590214477213], 0, 2.9508004188537598, 1579870277.1179907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0004189629527763363], 0, 3.193523406982422, 1579870279.9958265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002099317333071998], 0, 2.9981274604797363, 1579870282.8596418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00045910097780938835], 0, 3.276376247406006, 1579870285.7336447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00027894376094158674], 0, 3.198457956314087, 1579870288.5856423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011937175365437412], 0, 2.883162260055542, 1579870291.4456394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[9.862852722500305e-05], 0, 2.86592698097229, 1579870294.3213992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020908100730403025], 0, 2.993165969848633, 1579870297.178139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0008375394151925078], 0, 3.6351075172424316, 1579870300.056358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0006467196392733564], 0, 2.977634906768799, 1579870302.74741], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0006247356322717623], 0, 2.792978048324585, 1579870305.4007587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005802826628158845], 0, 2.9512665271759033, 1579870308.2689953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.000352145145756055], 0, 2.9765217304229736, 1579870311.145499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00020342797109030837], 0, 2.6839284896850586, 1579870313.7996492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003537312557369815], 0, 2.980059862136841, 1579870316.6598876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00013954052842809364], 0, 1.3648598194122314, 1579870317.9246762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.503763241780861e-05], 0, 2.9078471660614014, 1579870320.8018763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00075473283317757], 0, 3.6654720306396484, 1579870323.6828923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.434898735357302e-05], 0, 2.8483848571777344, 1579870326.5155144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.269972549400964e-05], 0, 2.868429660797119, 1579870329.3875747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0003776633483904465], 0, 2.669266700744629, 1579870332.0095518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00047348350828206343], 0, 1.5762853622436523, 1579870333.2755313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011533581316787316], 0, 1.2768423557281494, 1579870334.537997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.298102486859653e-05], 0, 2.8770432472229004, 1579870337.3969698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 2, 0.6640713214874268, 1579870245.9164834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005747860845470693], 0, 3.23610520362854, 1579870340.3254411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00059961001042502], 0, 2.83237886428833, 1579870343.0125623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002454269141853718], 0, 2.978666067123413, 1579870345.8774152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.21015877053906e-05], 0, 1.2562637329101562, 1579870347.1382005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.29436817436778e-05], 0, 2.8643546104431152, 1579870350.0088937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.588941201879357e-05], 0, 1.2534081935882568, 1579870351.2671423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[8.164622181402563e-05], 0, 1.3063428401947021, 1579870352.5310419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00012710823978685613], 0, 1.3989133834838867, 1579870353.7934635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005718795518035303], 0, 2.776899814605713, 1579870356.4729679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011839299829700272], 0, 1.2559130191802979, 1579870357.7726893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00039727819931187027], 0, 3.249878168106079, 1579870360.6543436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.646977493188011e-05], 0, 1.3437330722808838, 1579870364.1413395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013020193174858986], 0, 2.877012252807617, 1579870367.0133808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0003377596817231284], 0, 2.8648366928100586, 1579870369.8860893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004610695606060606], 0, 3.224475622177124, 1579870372.7601185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.251309433675409e-05], 0, 2.4803359508514404, 1579870375.2548242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00023743478527462123], 0, 1.384981393814087, 1579870376.5181904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00018770579202511043], 0, 2.915661096572876, 1579870379.3902123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001881094640729057], 0, 2.920297861099243, 1579870382.2570398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002388407031412833], 0, 3.219418525695801, 1579870385.1166399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010893068267394269], 0, 2.8784568309783936, 1579870387.9589584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.424402948362926e-05], 0, 2.8495798110961914, 1579870390.771182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.867782755081606e-05], 0, 2.7576797008514404, 1579870393.5333164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.587187678314983e-05], 0, 1.2946767807006836, 1579870394.794718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011534597111085635], 0, 1.2402164936065674, 1579870396.0561037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007564719615384615], 0, 3.6803057193756104, 1579870398.9358716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.249206146562855e-05], 0, 2.952070713043213, 1579870401.7859626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021369253222370171], 0, 2.8998866081237793, 1579870404.644363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.25721511659808e-05], 0, 2.848471164703369, 1579870407.4889219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012604337153712206], 0, 2.8061962127685547, 1579870410.3239174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.000275369602135816], 0, 1.2699644565582275, 1579870411.588768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0007996848472291563], 0, 3.4943838119506836, 1579870414.4515975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002525418995963673], 0, 1.5917901992797852, 1579870415.7124987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.288663792432264e-05], 0, 2.8819944858551025, 1579870418.587713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00023606732341735053], 0, 2.992642641067505, 1579870421.4554455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00021261541455026454], 0, 2.929896354675293, 1579870424.3201966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.564657897213855e-05], 0, 1.2842040061950684, 1579870425.5943143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.038256985797708e-05], 0, 2.551788806915283, 1579870428.111225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.001245437337962963], 0, 4.337781190872192, 1579870431.0004125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005649529898672257], 0, 3.0946338176727295, 1579870433.8832738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003219013699341186], 0, 3.6689372062683105, 1579870436.753485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011157456533296027], 0, 2.892784357070923, 1579870439.5945656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.326095636520174e-05], 0, 2.8898987770080566, 1579870442.4737847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0008268434467382328], 0, 2.067220449447632, 1579870443.7443564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00022930218392581145], 0, 2.790363311767578, 1579870446.409377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023990724390243902], 0, 3.270021677017212, 1579870449.281313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.423506986549957e-05], 0, 2.8127291202545166, 1579870452.0926588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014201528370905996], 0, 1.308777093887329, 1579870453.352496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0006314047037489813], 0, 3.1033849716186523, 1579870456.128474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012482379719149994], 0, 1.2316932678222656, 1579870457.3908489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00021527384752117762], 0, 2.8922035694122314, 1579870460.1615698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.546774261411597e-05], 0, 1.5777666568756104, 1579870461.733929], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4389654786544456e-05], 0, 2.7110648155212402, 1579870464.439136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.317483243840808e-05], 0, 2.8531746864318848, 1579870467.290105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005163806314685314], 0, 2.6874501705169678, 1579870469.9464023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.270011290005891e-05], 0, 2.844858407974243, 1579870472.7900522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012690579852894148], 0, 2.791027069091797, 1579870475.6156864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011917176151182494], 0, 2.849374771118164, 1579870478.4859846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.100199034007456e-05], 0, 2.8765780925750732, 1579870481.3530054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010520852756678889], 0, 2.8202545642852783, 1579870486.3532317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00081453850509684], 0, 3.609182119369507, 1579870489.2086196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010397539278719525], 0, 2.7383675575256348, 1579870491.9587169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010558278828534032], 0, 2.8792507648468018, 1579870494.8287337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.341591715142702e-05], 0, 2.8441829681396484, 1579870497.7007256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.776474579792257e-05], 0, 2.714162826538086, 1579870500.434261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00015841399616028354], 0, 2.979905605316162, 1579870503.3035057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.44977727345694e-05], 0, 2.890187978744507, 1579870506.1640446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[4.747149814803927e-05], 0, 2.895629644393921, 1579870509.0400157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012031009737098345], 0, 2.851454973220825, 1579870511.897449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007827097769156159], 0, 3.5858845710754395, 1579870514.778416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.000572213251911315], 0, 2.796921491622925, 1579870517.4669657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005767838663983903], 0, 2.8786847591400146, 1579870520.0579088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.281231164932251, 1579870482.5531774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.76092003865201e-05], 0, 2.89739990234375, 1579870522.973328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.001922254073897497], 0, 4.485696315765381, 1579870525.866182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0003148431769495772], 0, 1.3083670139312744, 1579870527.128756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00035547826585903086], 0, 2.9929678440093994, 1579870530.0037825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.225496363798803e-05], 0, 2.8612728118896484, 1579870532.8836906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005891033106180665], 0, 2.7769217491149902, 1579870535.5574906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011226931675977654], 0, 2.8343000411987305, 1579870538.4118226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.105538329650906e-05], 0, 2.844801902770996, 1579870541.2763555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.36941801026387e-05], 0, 2.813206911087036, 1579870544.088635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00024240020885116703], 0, 3.6361310482025146, 1579870546.9415293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0012473418825347758], 0, 4.341911554336548, 1579870549.8294568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00032097867164179104], 0, 3.662675380706787, 1579870552.7028189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00022171229408248655], 0, 2.755129098892212, 1579870555.3644602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00014409216763315192], 0, 3.0309298038482666, 1579870558.2395895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0012587565658612628], 0, 4.365480422973633, 1579870561.1256678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00026709698340973584], 0, 1.5942997932434082, 1579870562.612014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002231019755174716], 0, 1.3164191246032715, 1579870563.8774776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012700672333494208], 0, 1.294450044631958, 1579870565.1857562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.38235204049226e-05], 0, 2.8675966262817383, 1579870568.0481696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 2, 0.18662118911743164, 1579870483.6183062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011593402773975071], 0, 2.8812389373779297, 1579870570.9502695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0012466523657407406], 0, 4.1464784145355225, 1579870573.8380609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011653737452229299], 0, 1.3661093711853027, 1579870575.0993245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0002696755350546889], 0, 2.8010730743408203, 1579870577.7903836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010437702511175387], 0, 2.802117347717285, 1579870580.6163888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001317430632846963], 0, 2.7371861934661865, 1579870583.3839974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00019658146792035397], 0, 3.2119452953338623, 1579870586.2373726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018374745794819128], 0, 2.896038055419922, 1579870589.1094966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005748874742857143], 0, 3.099144220352173, 1579870591.980684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012851334857943688], 0, 1.2506921291351318, 1579870593.2463753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0007959980641025641], 0, 3.6173136234283447, 1579870596.1270933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.180706286426124e-05], 0, 2.8452682495117188, 1579870599.0028157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002622358689722358], 0, 3.0001535415649414, 1579870601.8827481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.106293148641931e-05], 0, 2.7979278564453125, 1579870604.6883416], "v": 0.1}
