Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/RippleCarryAdder/TB_RippleCarryAdder_isim_beh.exe -prj C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/RippleCarryAdder/TB_RippleCarryAdder_beh.prj work.TB_RippleCarryAdder 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/RippleCarryAdder/Full_adder.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/RippleCarryAdder/RippleCarryAdder.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/RippleCarryAdder/TB_RippleCarryAdder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 164040 KB
Fuse CPU Usage: 327 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture structural of entity Full_adder [full_adder_default]
Compiling architecture behavioral of entity RippleCarryAdder [\RippleCarryAdder(32)\]
Compiling architecture behavior of entity tb_ripplecarryadder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/RippleCarryAdder/TB_RippleCarryAdder_isim_beh.exe
Fuse Memory Usage: 181480 KB
Fuse CPU Usage: 499 ms
