INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
