# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace -CFLAGS  -DVCD -DVCD_FILE_STR=_adder32.vcd_ -Irtl -Itb --clk clk --cc verilog_modules/adder32/adder32_ghdl.v tb/adder32/test_adder32.sv --exe tb/adder32/test_base.cpp -top-module top --Mdir sim/sim_adder32"
S  14080576  6688629  1749339484   976820581  1746498321           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      6525  6709045  1749339488   905751559  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  6709014  1749339488   903751594  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5076 12322613  1752087692   413175741  1752087692   413175741 "sim/sim_adder32/Vtop.cpp"
T      3603 12322612  1752087692   377175288  1752087692   377175288 "sim/sim_adder32/Vtop.h"
T      2030 12322625  1752087692   833181019  1752087692   833181019 "sim/sim_adder32/Vtop.mk"
T       799 12322610  1752087692   305174383  1752087692   305174383 "sim/sim_adder32/Vtop__Syms.cpp"
T      1092 12322611  1752087692   341174836  1752087692   341174836 "sim/sim_adder32/Vtop__Syms.h"
T       290 12322622  1752087692   729179712  1752087692   729179712 "sim/sim_adder32/Vtop__TraceDecls__0__Slow.cpp"
T      2284 12322623  1752087692   763180139  1752087692   763180139 "sim/sim_adder32/Vtop__Trace__0.cpp"
T      6674 12322621  1752087692   711179486  1752087692   711179486 "sim/sim_adder32/Vtop__Trace__0__Slow.cpp"
T      1053 12322615  1752087692   485176645  1752087692   485176645 "sim/sim_adder32/Vtop___024root.h"
T      1369 12322619  1752087692   624178392  1752087692   624178392 "sim/sim_adder32/Vtop___024root__DepSet_h84412442__0.cpp"
T       845 12322617  1752087692   555177525  1752087692   555177525 "sim/sim_adder32/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7004 12322620  1752087692   659178832  1752087692   659178832 "sim/sim_adder32/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5833 12322618  1752087692   590177965  1752087692   590177965 "sim/sim_adder32/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 12322616  1752087692   520177085  1752087692   520177085 "sim/sim_adder32/Vtop___024root__Slow.cpp"
T       746 12322614  1752087692   448176180  1752087692   448176180 "sim/sim_adder32/Vtop__pch.h"
T       932 12322626  1752087692   868181459  1752087692   868181459 "sim/sim_adder32/Vtop__ver.d"
T         0        0  1752087692   886181685  1752087692   886181685 "sim/sim_adder32/Vtop__verFiles.dat"
T      1813 12322624  1752087692   798180579  1752087692   798180579 "sim/sim_adder32/Vtop_classes.mk"
S       209 12322606  1752087621     6278361  1752087621     6278361 "tb/adder32/test_adder32.sv"
S       547 12322029  1752075266    44188335  1752075266    44188335 "verilog_modules/adder32/adder32_ghdl.v"
