# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/One_Bit_Adder.vhd" \
"../../../../Lab3.srcs/sources_1/new/Two_Line_Mux.vhd" \
"../../../../Lab3.srcs/sources_1/new/Task_One.vhd" \

# Do not sort compile order
nosort
