# Lab04

## top_riscv_main
- **Processor**
  - DONE HDL design 1:  Initial pipeline connection   __(alex)__
  - DONE HDL design 2: Data forwarding __(alex)__
  - DONE HDL design 3: Hazard Detection __(deep)__
  - DONE HDL design 4: Branch Flushing __(deep)__
  - DONE HDL design 5: Branch Prediction 2-bit Version  __(sank)__
  - DONE HDL design 6: Modular Design and Cleaning your Project file __(sank)__

## Pipeline Flow

