$date
	Sat May 11 03:48:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module graycode_counter_tb $end
$var wire 3 ! gray_code [2:0] $end
$var wire 3 " bin_count [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % up_down $end
$scope module gc $end
$var wire 1 # clk $end
$var wire 3 & o_bin [2:0] $end
$var wire 1 $ reset $end
$var wire 1 % up_down $end
$var wire 3 ' o_gray_code [2:0] $end
$var reg 3 ( bin_counter [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
1$
0#
b0 "
b0 !
$end
#1
1#
#2
0#
0$
#3
b1 !
b1 '
b1 "
b1 &
b1 (
1#
#4
0#
#5
b11 !
b11 '
b10 "
b10 &
b10 (
1#
#6
0#
#7
b10 !
b10 '
b11 "
b11 &
b11 (
1#
#8
0#
#9
b110 !
b110 '
b100 "
b100 &
b100 (
1#
#10
0#
0%
#11
b10 !
b10 '
b11 "
b11 &
b11 (
1#
#12
0#
#13
b11 !
b11 '
b10 "
b10 &
b10 (
1#
#14
0#
#15
b1 !
b1 '
b1 "
b1 &
b1 (
1#
#16
0#
#17
b0 !
b0 '
b0 "
b0 &
b0 (
1#
#18
0#
#19
b100 !
b100 '
b111 "
b111 &
b111 (
1#
#20
0#
1%
#21
b0 !
b0 '
b0 "
b0 &
b0 (
1#
#22
0#
#23
b1 !
b1 '
b1 "
b1 &
b1 (
1#
#24
0#
#25
b11 !
b11 '
b10 "
b10 &
b10 (
1#
#26
0#
#27
b10 !
b10 '
b11 "
b11 &
b11 (
1#
#28
0#
#29
b110 !
b110 '
b100 "
b100 &
b100 (
1#
#30
0#
0%
#31
b10 !
b10 '
b11 "
b11 &
b11 (
1#
#32
0#
#33
b11 !
b11 '
b10 "
b10 &
b10 (
1#
#34
0#
#35
b1 !
b1 '
b1 "
b1 &
b1 (
1#
#36
0#
#37
b0 !
b0 '
b0 "
b0 &
b0 (
1#
#38
0#
#39
b100 !
b100 '
b111 "
b111 &
b111 (
1#
#40
0#
1%
#41
b0 !
b0 '
b0 "
b0 &
b0 (
1#
#42
0#
