#define SYS_SYSCONSAIF__SYSCFG_0_ADDR                      (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x0U)
#define SCFG_E24_REMAP_HADDR_WIDTH                         0x4U
#define SCFG_E24_REMAP_HADDR_SHIFT                         0x0U
#define SCFG_E24_REMAP_HADDR_MASK                          0xFU
#define SCFG_HIFI4_IDMA_REMAP_ARADDR_WIDTH                 0x4U
#define SCFG_HIFI4_IDMA_REMAP_ARADDR_SHIFT                 0x4U
#define SCFG_HIFI4_IDMA_REMAP_ARADDR_MASK                  0xF0U
#define SCFG_HIFI4_IDMA_REMAP_AWADDR_WIDTH                 0x4U
#define SCFG_HIFI4_IDMA_REMAP_AWADDR_SHIFT                 0x8U
#define SCFG_HIFI4_IDMA_REMAP_AWADDR_MASK                  0xF00U
#define SCFG_HIFI4_SYS_REMAP_ARADDR_WIDTH                  0x4U
#define SCFG_HIFI4_SYS_REMAP_ARADDR_SHIFT                  0xCU
#define SCFG_HIFI4_SYS_REMAP_ARADDR_MASK                   0xF000U
#define SCFG_HIFI4_SYS_REMAP_AWADDR_WIDTH                  0x4U
#define SCFG_HIFI4_SYS_REMAP_AWADDR_SHIFT                  0x10U
#define SCFG_HIFI4_SYS_REMAP_AWADDR_MASK                   0xF0000U
#define SCFG_JPG_REMAP_ARADDR_WIDTH                        0x4U
#define SCFG_JPG_REMAP_ARADDR_SHIFT                        0x14U
#define SCFG_JPG_REMAP_ARADDR_MASK                         0xF00000U
#define SCFG_JPG_REMAP_AWADDR_WIDTH                        0x4U
#define SCFG_JPG_REMAP_AWADDR_SHIFT                        0x18U
#define SCFG_JPG_REMAP_AWADDR_MASK                         0xF000000U
#define SCFG_SD0_REMAP_ARADDR_WIDTH                        0x4U
#define SCFG_SD0_REMAP_ARADDR_SHIFT                        0x1CU
#define SCFG_SD0_REMAP_ARADDR_MASK                         0xF0000000U
#define SYS_SYSCONSAIF__SYSCFG_4_ADDR                      (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x4U)
#define SCFG_SD1_REMAP_AWADDR_WIDTH                        0x4U
#define SCFG_SD1_REMAP_AWADDR_SHIFT                        0x0U
#define SCFG_SD1_REMAP_AWADDR_MASK                         0xFU
#define SCFG_SEC_HADDR_REMAP_WIDTH                         0x4U
#define SCFG_SEC_HADDR_REMAP_SHIFT                         0x4U
#define SCFG_SEC_HADDR_REMAP_MASK                          0xF0U
#define SCFG_USB_ARADDR_REMAP_WIDTH                        0x4U
#define SCFG_USB_ARADDR_REMAP_SHIFT                        0x8U
#define SCFG_USB_ARADDR_REMAP_MASK                         0xF00U
#define SCFG_USB_AWADDR_REMAP_WIDTH                        0x4U
#define SCFG_USB_AWADDR_REMAP_SHIFT                        0xCU
#define SCFG_USB_AWADDR_REMAP_MASK                         0xF000U
#define SCFG_VDEC_REMAP_AWADDR_WIDTH                       0x4U
#define SCFG_VDEC_REMAP_AWADDR_SHIFT                       0x10U
#define SCFG_VDEC_REMAP_AWADDR_MASK                        0xF0000U
#define SCFG_VENC_REMAP_ARADDR_WIDTH                       0x4U
#define SCFG_VENC_REMAP_ARADDR_SHIFT                       0x14U
#define SCFG_VENC_REMAP_ARADDR_MASK                        0xF00000U
#define SCFG_VENC_REMAP_AWADDR_WIDTH                       0x4U
#define SCFG_VENC_REMAP_AWADDR_SHIFT                       0x18U
#define SCFG_VENC_REMAP_AWADDR_MASK                        0xF000000U
#define SCFG_VOUT0_REMAP_ARADDR_WIDTH                      0x4U
#define SCFG_VOUT0_REMAP_ARADDR_SHIFT                      0x1CU
#define SCFG_VOUT0_REMAP_ARADDR_MASK                       0xF0000000U
#define SYS_SYSCONSAIF__SYSCFG_8_ADDR                      (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x8U)
#define SCFG_VOUT0_REMAP_AWADDR_WIDTH                      0x4U
#define SCFG_VOUT0_REMAP_AWADDR_SHIFT                      0x0U
#define SCFG_VOUT0_REMAP_AWADDR_MASK                       0xFU
#define SCFG_VOUT1_REMAP_ARADDR_WIDTH                      0x4U
#define SCFG_VOUT1_REMAP_ARADDR_SHIFT                      0x4U
#define SCFG_VOUT1_REMAP_ARADDR_MASK                       0xF0U
#define SCFG_VOUT1_REMAP_AWADDR_WIDTH                      0x4U
#define SCFG_VOUT1_REMAP_AWADDR_SHIFT                      0x8U
#define SCFG_VOUT1_REMAP_AWADDR_MASK                       0xF00U
#define SYS_SYSCONSAIF__SYSCFG_12_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0xcU)
#define SYS_TEST_REG_WIDTH                                 0x20U
#define SYS_TEST_REG_SHIFT                                 0x0U
#define SYS_TEST_REG_MASK                                  0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_16_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x10U)
#define U0_CODAJ12_O_CUR_INST_A_WIDTH                      0x2U
#define U0_CODAJ12_O_CUR_INST_A_SHIFT                      0x0U
#define U0_CODAJ12_O_CUR_INST_A_MASK                       0x3U
#define U0_WAVE511_O_VPU_IDLE_WIDTH                        0x1U
#define U0_WAVE511_O_VPU_IDLE_SHIFT                        0x2U
#define U0_WAVE511_O_VPU_IDLE_MASK                         0x4U
#define U0_CAN_CTRL_CAN_FD_ENABLE_WIDTH                    0x1U
#define U0_CAN_CTRL_CAN_FD_ENABLE_SHIFT                    0x3U
#define U0_CAN_CTRL_CAN_FD_ENABLE_MASK                     0x8U
#define U0_CAN_CTRL_HOST_ECC_DISABLE_WIDTH                 0x1U
#define U0_CAN_CTRL_HOST_ECC_DISABLE_SHIFT                 0x4U
#define U0_CAN_CTRL_HOST_ECC_DISABLE_MASK                  0x10U
#define U0_CAN_CTRL_HOST_IF_WIDTH                          0x13U
#define U0_CAN_CTRL_HOST_IF_SHIFT                          0x5U
#define U0_CAN_CTRL_HOST_IF_MASK                           0xFFFFE0U
#define U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL_WIDTH     0x5U
#define U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL_SHIFT     0x18U
#define U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL_MASK      0x1F000000U
#define SYS_SYSCONSAIF__SYSCFG_20_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x14U)
#define U0_CDNS_QSPI_SCFG_SRAM_CONFIG_WIDTH                0xCU
#define U0_CDNS_QSPI_SCFG_SRAM_CONFIG_SHIFT                0x0U
#define U0_CDNS_QSPI_SCFG_SRAM_CONFIG_MASK                 0xFFFU
#define U0_CDNS_SPDIF_SCFG_SRAM_CONFIG_WIDTH               0xCU
#define U0_CDNS_SPDIF_SCFG_SRAM_CONFIG_SHIFT               0xCU
#define U0_CDNS_SPDIF_SCFG_SRAM_CONFIG_MASK                0xFFF000U
#define U0_CDNS_SPDIF_TRMODEO_WIDTH                        0x1U
#define U0_CDNS_SPDIF_TRMODEO_SHIFT                        0x18U
#define U0_CDNS_SPDIF_TRMODEO_MASK                         0x1000000U
#define U0_DW_I2C_IC_EN_WIDTH                              0x1U
#define U0_DW_I2C_IC_EN_SHIFT                              0x19U
#define U0_DW_I2C_IC_EN_MASK                               0x2000000U
#define U0_DW_SDIO_DATA_STROBE_PHASE_CTRL_WIDTH            0x5U
#define U0_DW_SDIO_DATA_STROBE_PHASE_CTRL_SHIFT            0x1AU
#define U0_DW_SDIO_DATA_STROBE_PHASE_CTRL_MASK             0x7C000000U
#define U0_DW_SDIO_HBIG_ENDIAN_WIDTH                       0x1U
#define U0_DW_SDIO_HBIG_ENDIAN_SHIFT                       0x1FU
#define U0_DW_SDIO_HBIG_ENDIAN_MASK                        0x80000000U
#define SYS_SYSCONSAIF__SYSCFG_24_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x18U)
#define U0_DW_SDIO_M_HBIG_ENDIAN_WIDTH                     0x1U
#define U0_DW_SDIO_M_HBIG_ENDIAN_SHIFT                     0x0U
#define U0_DW_SDIO_M_HBIG_ENDIAN_MASK                      0x1U
#define U0_I2SRX_3CH_ADC_ENA_WIDTH                         0x1U
#define U0_I2SRX_3CH_ADC_ENA_SHIFT                         0x1U
#define U0_I2SRX_3CH_ADC_ENA_MASK                          0x2U
#define U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM_WIDTH          0x1U
#define U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM_SHIFT          0x2U
#define U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM_MASK           0x4U
#define U0_INTMEM_ROM_SRAM_SRAM_CONFIG_WIDTH               0xCU
#define U0_INTMEM_ROM_SRAM_SRAM_CONFIG_SHIFT               0x3U
#define U0_INTMEM_ROM_SRAM_SRAM_CONFIG_MASK                0x7FF8U
#define U0_JTAG_DAISY_CHAIN_JTAG_EN_0_WIDTH                0x1U
#define U0_JTAG_DAISY_CHAIN_JTAG_EN_0_SHIFT                0xFU
#define U0_JTAG_DAISY_CHAIN_JTAG_EN_0_MASK                 0x8000U
#define U0_JTAG_DAISY_CHAIN_JTAG_EN_1_WIDTH                0x1U
#define U0_JTAG_DAISY_CHAIN_JTAG_EN_1_SHIFT                0x10U
#define U0_JTAG_DAISY_CHAIN_JTAG_EN_1_MASK                 0x10000U
#define U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN_WIDTH            0x1U
#define U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN_SHIFT            0x11U
#define U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN_MASK             0x20000U
#define U0_PLL_WRAP_PLL0_CPI_BIAS_WIDTH                    0x3U
#define U0_PLL_WRAP_PLL0_CPI_BIAS_SHIFT                    0x12U
#define U0_PLL_WRAP_PLL0_CPI_BIAS_MASK                     0x1C0000U
#define U0_PLL_WRAP_PLL0_CPP_BIAS_WIDTH                    0x3U
#define U0_PLL_WRAP_PLL0_CPP_BIAS_SHIFT                    0x15U
#define U0_PLL_WRAP_PLL0_CPP_BIAS_MASK                     0xE00000U
#define U0_PLL_WRAP_PLL0_DACPD_WIDTH                       0x1U
#define U0_PLL_WRAP_PLL0_DACPD_SHIFT                       0x18U
#define U0_PLL_WRAP_PLL0_DACPD_MASK                        0x1000000U
#define U0_PLL_WRAP_PLL0_DSMPD_WIDTH                       0x1U
#define U0_PLL_WRAP_PLL0_DSMPD_SHIFT                       0x19U
#define U0_PLL_WRAP_PLL0_DSMPD_MASK                        0x2000000U
#define SYS_SYSCONSAIF__SYSCFG_28_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x1cU)
#define U0_PLL_WRAP_PLL0_FBDIV_WIDTH                       0xCU
#define U0_PLL_WRAP_PLL0_FBDIV_SHIFT                       0x0U
#define U0_PLL_WRAP_PLL0_FBDIV_MASK                        0xFFFU
#define SYS_SYSCONSAIF__SYSCFG_32_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x20U)
#define U0_PLL_WRAP_PLL0_FRAC_WIDTH                        0x18U
#define U0_PLL_WRAP_PLL0_FRAC_SHIFT                        0x0U
#define U0_PLL_WRAP_PLL0_FRAC_MASK                         0xFFFFFFU
#define U0_PLL_WRAP_PLL0_GVCO_BIAS_WIDTH                   0x2U
#define U0_PLL_WRAP_PLL0_GVCO_BIAS_SHIFT                   0x18U
#define U0_PLL_WRAP_PLL0_GVCO_BIAS_MASK                    0x3000000U
#define U0_PLL_WRAP_PLL0_LOCK_WIDTH                        0x1U
#define U0_PLL_WRAP_PLL0_LOCK_SHIFT                        0x1AU
#define U0_PLL_WRAP_PLL0_LOCK_MASK                         0x4000000U
#define U0_PLL_WRAP_PLL0_PD_WIDTH                          0x1U
#define U0_PLL_WRAP_PLL0_PD_SHIFT                          0x1BU
#define U0_PLL_WRAP_PLL0_PD_MASK                           0x8000000U
#define U0_PLL_WRAP_PLL0_POSTDIV1_WIDTH                    0x2U
#define U0_PLL_WRAP_PLL0_POSTDIV1_SHIFT                    0x1CU
#define U0_PLL_WRAP_PLL0_POSTDIV1_MASK                     0x30000000U
#define U0_PLL_WRAP_PLL0_POSTDIV2_WIDTH                    0x2U
#define U0_PLL_WRAP_PLL0_POSTDIV2_SHIFT                    0x1EU
#define U0_PLL_WRAP_PLL0_POSTDIV2_MASK                     0xC0000000U
#define SYS_SYSCONSAIF__SYSCFG_36_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x24U)
#define U0_PLL_WRAP_PLL0_PREDIV_WIDTH                      0x6U
#define U0_PLL_WRAP_PLL0_PREDIV_SHIFT                      0x0U
#define U0_PLL_WRAP_PLL0_PREDIV_MASK                       0x3FU
#define U0_PLL_WRAP_PLL0_TESTEN_WIDTH                      0x1U
#define U0_PLL_WRAP_PLL0_TESTEN_SHIFT                      0x6U
#define U0_PLL_WRAP_PLL0_TESTEN_MASK                       0x40U
#define U0_PLL_WRAP_PLL0_TESTSEL_WIDTH                     0x2U
#define U0_PLL_WRAP_PLL0_TESTSEL_SHIFT                     0x7U
#define U0_PLL_WRAP_PLL0_TESTSEL_MASK                      0x180U
#define U0_PLL_WRAP_PLL1_CPI_BIAS_WIDTH                    0x3U
#define U0_PLL_WRAP_PLL1_CPI_BIAS_SHIFT                    0x9U
#define U0_PLL_WRAP_PLL1_CPI_BIAS_MASK                     0xE00U
#define U0_PLL_WRAP_PLL1_CPP_BIAS_WIDTH                    0x3U
#define U0_PLL_WRAP_PLL1_CPP_BIAS_SHIFT                    0xCU
#define U0_PLL_WRAP_PLL1_CPP_BIAS_MASK                     0x7000U
#define U0_PLL_WRAP_PLL1_DACPD_WIDTH                       0x1U
#define U0_PLL_WRAP_PLL1_DACPD_SHIFT                       0xFU
#define U0_PLL_WRAP_PLL1_DACPD_MASK                        0x8000U
#define U0_PLL_WRAP_PLL1_DSMPD_WIDTH                       0x1U
#define U0_PLL_WRAP_PLL1_DSMPD_SHIFT                       0x10U
#define U0_PLL_WRAP_PLL1_DSMPD_MASK                        0x10000U
#define U0_PLL_WRAP_PLL1_FBDIV_WIDTH                       0xCU
#define U0_PLL_WRAP_PLL1_FBDIV_SHIFT                       0x11U
#define U0_PLL_WRAP_PLL1_FBDIV_MASK                        0x1FFE0000U
#define SYS_SYSCONSAIF__SYSCFG_40_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x28U)
#define U0_PLL_WRAP_PLL1_FRAC_WIDTH                        0x18U
#define U0_PLL_WRAP_PLL1_FRAC_SHIFT                        0x0U
#define U0_PLL_WRAP_PLL1_FRAC_MASK                         0xFFFFFFU
#define U0_PLL_WRAP_PLL1_GVCO_BIAS_WIDTH                   0x2U
#define U0_PLL_WRAP_PLL1_GVCO_BIAS_SHIFT                   0x18U
#define U0_PLL_WRAP_PLL1_GVCO_BIAS_MASK                    0x3000000U
#define U0_PLL_WRAP_PLL1_LOCK_WIDTH                        0x1U
#define U0_PLL_WRAP_PLL1_LOCK_SHIFT                        0x1AU
#define U0_PLL_WRAP_PLL1_LOCK_MASK                         0x4000000U
#define U0_PLL_WRAP_PLL1_PD_WIDTH                          0x1U
#define U0_PLL_WRAP_PLL1_PD_SHIFT                          0x1BU
#define U0_PLL_WRAP_PLL1_PD_MASK                           0x8000000U
#define U0_PLL_WRAP_PLL1_POSTDIV1_WIDTH                    0x2U
#define U0_PLL_WRAP_PLL1_POSTDIV1_SHIFT                    0x1CU
#define U0_PLL_WRAP_PLL1_POSTDIV1_MASK                     0x30000000U
#define U0_PLL_WRAP_PLL1_POSTDIV2_WIDTH                    0x2U
#define U0_PLL_WRAP_PLL1_POSTDIV2_SHIFT                    0x1EU
#define U0_PLL_WRAP_PLL1_POSTDIV2_MASK                     0xC0000000U
#define SYS_SYSCONSAIF__SYSCFG_44_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x2cU)
#define U0_PLL_WRAP_PLL1_PREDIV_WIDTH                      0x6U
#define U0_PLL_WRAP_PLL1_PREDIV_SHIFT                      0x0U
#define U0_PLL_WRAP_PLL1_PREDIV_MASK                       0x3FU
#define U0_PLL_WRAP_PLL1_TESTEN_WIDTH                      0x1U
#define U0_PLL_WRAP_PLL1_TESTEN_SHIFT                      0x6U
#define U0_PLL_WRAP_PLL1_TESTEN_MASK                       0x40U
#define U0_PLL_WRAP_PLL1_TESTSEL_WIDTH                     0x2U
#define U0_PLL_WRAP_PLL1_TESTSEL_SHIFT                     0x7U
#define U0_PLL_WRAP_PLL1_TESTSEL_MASK                      0x180U
#define U0_PLL_WRAP_PLL2_CPI_BIAS_WIDTH                    0x3U
#define U0_PLL_WRAP_PLL2_CPI_BIAS_SHIFT                    0x9U
#define U0_PLL_WRAP_PLL2_CPI_BIAS_MASK                     0xE00U
#define U0_PLL_WRAP_PLL2_CPP_BIAS_WIDTH                    0x3U
#define U0_PLL_WRAP_PLL2_CPP_BIAS_SHIFT                    0xCU
#define U0_PLL_WRAP_PLL2_CPP_BIAS_MASK                     0x7000U
#define U0_PLL_WRAP_PLL2_DACPD_WIDTH                       0x1U
#define U0_PLL_WRAP_PLL2_DACPD_SHIFT                       0xFU
#define U0_PLL_WRAP_PLL2_DACPD_MASK                        0x8000U
#define U0_PLL_WRAP_PLL2_DSMPD_WIDTH                       0x1U
#define U0_PLL_WRAP_PLL2_DSMPD_SHIFT                       0x10U
#define U0_PLL_WRAP_PLL2_DSMPD_MASK                        0x10000U
#define U0_PLL_WRAP_PLL2_FBDIV_WIDTH                       0xCU
#define U0_PLL_WRAP_PLL2_FBDIV_SHIFT                       0x11U
#define U0_PLL_WRAP_PLL2_FBDIV_MASK                        0x1FFE0000U
#define SYS_SYSCONSAIF__SYSCFG_48_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x30U)
#define U0_PLL_WRAP_PLL2_FRAC_WIDTH                        0x18U
#define U0_PLL_WRAP_PLL2_FRAC_SHIFT                        0x0U
#define U0_PLL_WRAP_PLL2_FRAC_MASK                         0xFFFFFFU
#define U0_PLL_WRAP_PLL2_GVCO_BIAS_WIDTH                   0x2U
#define U0_PLL_WRAP_PLL2_GVCO_BIAS_SHIFT                   0x18U
#define U0_PLL_WRAP_PLL2_GVCO_BIAS_MASK                    0x3000000U
#define U0_PLL_WRAP_PLL2_LOCK_WIDTH                        0x1U
#define U0_PLL_WRAP_PLL2_LOCK_SHIFT                        0x1AU
#define U0_PLL_WRAP_PLL2_LOCK_MASK                         0x4000000U
#define U0_PLL_WRAP_PLL2_PD_WIDTH                          0x1U
#define U0_PLL_WRAP_PLL2_PD_SHIFT                          0x1BU
#define U0_PLL_WRAP_PLL2_PD_MASK                           0x8000000U
#define U0_PLL_WRAP_PLL2_POSTDIV1_WIDTH                    0x2U
#define U0_PLL_WRAP_PLL2_POSTDIV1_SHIFT                    0x1CU
#define U0_PLL_WRAP_PLL2_POSTDIV1_MASK                     0x30000000U
#define U0_PLL_WRAP_PLL2_POSTDIV2_WIDTH                    0x2U
#define U0_PLL_WRAP_PLL2_POSTDIV2_SHIFT                    0x1EU
#define U0_PLL_WRAP_PLL2_POSTDIV2_MASK                     0xC0000000U
#define SYS_SYSCONSAIF__SYSCFG_52_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x34U)
#define U0_PLL_WRAP_PLL2_PREDIV_WIDTH                      0x6U
#define U0_PLL_WRAP_PLL2_PREDIV_SHIFT                      0x0U
#define U0_PLL_WRAP_PLL2_PREDIV_MASK                       0x3FU
#define U0_PLL_WRAP_PLL2_TESTEN_WIDTH                      0x1U
#define U0_PLL_WRAP_PLL2_TESTEN_SHIFT                      0x6U
#define U0_PLL_WRAP_PLL2_TESTEN_MASK                       0x40U
#define U0_PLL_WRAP_PLL2_TESTSEL_WIDTH                     0x2U
#define U0_PLL_WRAP_PLL2_TESTSEL_SHIFT                     0x7U
#define U0_PLL_WRAP_PLL2_TESTSEL_MASK                      0x180U
#define U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE_WIDTH             0x1U
#define U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE_SHIFT             0x9U
#define U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE_MASK              0x200U
#define U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL_WIDTH       0x8U
#define U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL_SHIFT       0xAU
#define U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL_MASK        0x3FC00U
#define U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF_WIDTH          0x1U
#define U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF_SHIFT          0x12U
#define U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF_MASK           0x40000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START_SHIFT        0x13U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START_MASK         0x80000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_0_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_0_TRIGGER_SHIFT      0x14U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_0_TRIGGER_MASK       0x100000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START_SHIFT        0x15U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START_MASK         0x200000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_1_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_1_TRIGGER_SHIFT      0x16U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_1_TRIGGER_MASK       0x400000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START_SHIFT        0x17U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START_MASK         0x800000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_2_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_2_TRIGGER_SHIFT      0x18U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_2_TRIGGER_MASK       0x1000000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START_SHIFT        0x19U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START_MASK         0x2000000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_3_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_3_TRIGGER_SHIFT      0x1AU
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_3_TRIGGER_MASK       0x4000000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START_SHIFT        0x1BU
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START_MASK         0x8000000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_4_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_4_TRIGGER_SHIFT      0x1CU
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_4_TRIGGER_MASK       0x10000000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START_SHIFT        0x1DU
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START_MASK         0x20000000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_5_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_5_TRIGGER_SHIFT      0x1EU
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_5_TRIGGER_MASK       0x40000000U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START_SHIFT        0x1FU
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START_MASK         0x80000000U
#define SYS_SYSCONSAIF__SYSCFG_56_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x38U)
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_6_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_6_TRIGGER_SHIFT      0x0U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_6_TRIGGER_MASK       0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START_SHIFT        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START_MASK         0x2U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_7_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_7_TRIGGER_SHIFT      0x2U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_7_TRIGGER_MASK       0x4U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START_WIDTH        0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START_SHIFT        0x3U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START_MASK         0x8U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_8_TRIGGER_WIDTH      0x1U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_8_TRIGGER_SHIFT      0x4U
#define U0_SFT7110_NOC_BUS_OIC_EVEMON_8_TRIGGER_MASK       0x10U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0_WIDTH   0x1U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0_SHIFT   0x5U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0_MASK    0x20U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1_WIDTH   0x1U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1_SHIFT   0x6U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1_MASK    0x40U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2_WIDTH   0x1U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2_SHIFT   0x7U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2_MASK    0x80U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3_WIDTH   0x1U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3_SHIFT   0x8U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3_MASK    0x100U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4_WIDTH   0x1U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4_SHIFT   0x9U
#define U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4_MASK    0x200U
#define SYS_SYSCONSAIF__SYSCFG_60_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x3cU)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_64_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x40U)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_68_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x44U)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_72_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x48U)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_76_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x4cU)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_80_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x50U)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_84_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x54U)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_88_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x58U)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_92_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x5cU)
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8_WIDTH 0x20U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8_SHIFT 0x0U
#define U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8_MASK 0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_96_ADDR                     (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x60U)
#define U0_TDM16SLOT_CLKPOL_WIDTH                          0x1U
#define U0_TDM16SLOT_CLKPOL_SHIFT                          0x0U
#define U0_TDM16SLOT_CLKPOL_MASK                           0x1U
#define U0_TDM16SLOT_PCM_MS_WIDTH                          0x1U
#define U0_TDM16SLOT_PCM_MS_SHIFT                          0x1U
#define U0_TDM16SLOT_PCM_MS_MASK                           0x2U
#define U0_TRACE_MTX_SCFG_C0_IN0_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C0_IN0_CTL_SHIFT                 0x2U
#define U0_TRACE_MTX_SCFG_C0_IN0_CTL_MASK                  0x7CU
#define U0_TRACE_MTX_SCFG_C0_IN1_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C0_IN1_CTL_SHIFT                 0x7U
#define U0_TRACE_MTX_SCFG_C0_IN1_CTL_MASK                  0xF80U
#define U0_TRACE_MTX_SCFG_C1_IN0_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C1_IN0_CTL_SHIFT                 0xCU
#define U0_TRACE_MTX_SCFG_C1_IN0_CTL_MASK                  0x1F000U
#define U0_TRACE_MTX_SCFG_C1_IN1_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C1_IN1_CTL_SHIFT                 0x11U
#define U0_TRACE_MTX_SCFG_C1_IN1_CTL_MASK                  0x3E0000U
#define U0_TRACE_MTX_SCFG_C2_IN0_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C2_IN0_CTL_SHIFT                 0x16U
#define U0_TRACE_MTX_SCFG_C2_IN0_CTL_MASK                  0x7C00000U
#define U0_TRACE_MTX_SCFG_C2_IN1_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C2_IN1_CTL_SHIFT                 0x1BU
#define U0_TRACE_MTX_SCFG_C2_IN1_CTL_MASK                  0xF8000000U
#define SYS_SYSCONSAIF__SYSCFG_100_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x64U)
#define U0_TRACE_MTX_SCFG_C3_IN0_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C3_IN0_CTL_SHIFT                 0x0U
#define U0_TRACE_MTX_SCFG_C3_IN0_CTL_MASK                  0x1FU
#define U0_TRACE_MTX_SCFG_C3_IN1_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C3_IN1_CTL_SHIFT                 0x5U
#define U0_TRACE_MTX_SCFG_C3_IN1_CTL_MASK                  0x3E0U
#define U0_TRACE_MTX_SCFG_C4_IN0_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C4_IN0_CTL_SHIFT                 0xAU
#define U0_TRACE_MTX_SCFG_C4_IN0_CTL_MASK                  0x7C00U
#define U0_TRACE_MTX_SCFG_C4_IN1_CTL_WIDTH                 0x5U
#define U0_TRACE_MTX_SCFG_C4_IN1_CTL_SHIFT                 0xFU
#define U0_TRACE_MTX_SCFG_C4_IN1_CTL_MASK                  0xF8000U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_0_WIDTH            0x1U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_0_SHIFT            0x14U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_0_MASK             0x100000U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_1_WIDTH            0x1U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_1_SHIFT            0x15U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_1_MASK             0x200000U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_2_WIDTH            0x1U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_2_SHIFT            0x16U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_2_MASK             0x400000U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_3_WIDTH            0x1U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_3_SHIFT            0x17U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_3_MASK             0x800000U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_4_WIDTH            0x1U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_4_SHIFT            0x18U
#define U0_U7MC_SFT7110_CEASE_FROM_TILE_4_MASK             0x1000000U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_0_WIDTH             0x1U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_0_SHIFT             0x19U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_0_MASK              0x2000000U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_1_WIDTH             0x1U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_1_SHIFT             0x1AU
#define U0_U7MC_SFT7110_HALT_FROM_TILE_1_MASK              0x4000000U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_2_WIDTH             0x1U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_2_SHIFT             0x1BU
#define U0_U7MC_SFT7110_HALT_FROM_TILE_2_MASK              0x8000000U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_3_WIDTH             0x1U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_3_SHIFT             0x1CU
#define U0_U7MC_SFT7110_HALT_FROM_TILE_3_MASK              0x10000000U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_4_WIDTH             0x1U
#define U0_U7MC_SFT7110_HALT_FROM_TILE_4_SHIFT             0x1DU
#define U0_U7MC_SFT7110_HALT_FROM_TILE_4_MASK              0x20000000U
#define SYS_SYSCONSAIF__SYSCFG_104_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x68U)
#define U0_U7MC_SFT7110_RESET_VECTOR_1_31_0__WIDTH         0x20U
#define U0_U7MC_SFT7110_RESET_VECTOR_1_31_0__SHIFT         0x0U
#define U0_U7MC_SFT7110_RESET_VECTOR_1_31_0__MASK          0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_108_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x6cU)
#define U0_U7MC_SFT7110_RESET_VECTOR_1_35_32__WIDTH        0x4U
#define U0_U7MC_SFT7110_RESET_VECTOR_1_35_32__SHIFT        0x0U
#define U0_U7MC_SFT7110_RESET_VECTOR_1_35_32__MASK         0xFU
#define SYS_SYSCONSAIF__SYSCFG_112_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x70U)
#define U0_U7MC_SFT7110_RESET_VECTOR_2_31_0__WIDTH         0x20U
#define U0_U7MC_SFT7110_RESET_VECTOR_2_31_0__SHIFT         0x0U
#define U0_U7MC_SFT7110_RESET_VECTOR_2_31_0__MASK          0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_116_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x74U)
#define U0_U7MC_SFT7110_RESET_VECTOR_2_35_32__WIDTH        0x4U
#define U0_U7MC_SFT7110_RESET_VECTOR_2_35_32__SHIFT        0x0U
#define U0_U7MC_SFT7110_RESET_VECTOR_2_35_32__MASK         0xFU
#define SYS_SYSCONSAIF__SYSCFG_120_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x78U)
#define U0_U7MC_SFT7110_RESET_VECTOR_3_31_0__WIDTH         0x20U
#define U0_U7MC_SFT7110_RESET_VECTOR_3_31_0__SHIFT         0x0U
#define U0_U7MC_SFT7110_RESET_VECTOR_3_31_0__MASK          0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_124_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x7cU)
#define U0_U7MC_SFT7110_RESET_VECTOR_3_35_32__WIDTH        0x4U
#define U0_U7MC_SFT7110_RESET_VECTOR_3_35_32__SHIFT        0x0U
#define U0_U7MC_SFT7110_RESET_VECTOR_3_35_32__MASK         0xFU
#define SYS_SYSCONSAIF__SYSCFG_128_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x80U)
#define U0_U7MC_SFT7110_RESET_VECTOR_4_31_0__WIDTH         0x20U
#define U0_U7MC_SFT7110_RESET_VECTOR_4_31_0__SHIFT         0x0U
#define U0_U7MC_SFT7110_RESET_VECTOR_4_31_0__MASK          0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_132_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x84U)
#define U0_U7MC_SFT7110_RESET_VECTOR_4_35_32__WIDTH        0x4U
#define U0_U7MC_SFT7110_RESET_VECTOR_4_35_32__SHIFT        0x0U
#define U0_U7MC_SFT7110_RESET_VECTOR_4_35_32__MASK         0xFU
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_1_WIDTH             0x1U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_1_SHIFT             0x4U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_1_MASK              0x10U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_2_WIDTH             0x1U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_2_SHIFT             0x5U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_2_MASK              0x20U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_3_WIDTH             0x1U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_3_SHIFT             0x6U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_3_MASK              0x40U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_4_WIDTH             0x1U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_4_SHIFT             0x7U
#define U0_U7MC_SFT7110_SUPPRESS_FETCH_4_MASK              0x80U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_0_WIDTH              0x1U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_0_SHIFT              0x8U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_0_MASK               0x100U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_1_WIDTH              0x1U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_1_SHIFT              0x9U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_1_MASK               0x200U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_2_WIDTH              0x1U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_2_SHIFT              0xAU
#define U0_U7MC_SFT7110_WFI_FROM_TILE_2_MASK               0x400U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_3_WIDTH              0x1U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_3_SHIFT              0xBU
#define U0_U7MC_SFT7110_WFI_FROM_TILE_3_MASK               0x800U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_4_WIDTH              0x1U
#define U0_U7MC_SFT7110_WFI_FROM_TILE_4_SHIFT              0xCU
#define U0_U7MC_SFT7110_WFI_FROM_TILE_4_MASK               0x1000U
#define U0_VDEC_INTSRAM_SRAM_CONFIG_WIDTH                  0xCU
#define U0_VDEC_INTSRAM_SRAM_CONFIG_SHIFT                  0xDU
#define U0_VDEC_INTSRAM_SRAM_CONFIG_MASK                   0x1FFE000U
#define SYS_SYSCONSAIF__SYSCFG_136_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x88U)
#define U0_VENC_INTSRAM_SRAM_CONFIG_WIDTH                  0xCU
#define U0_VENC_INTSRAM_SRAM_CONFIG_SHIFT                  0x0U
#define U0_VENC_INTSRAM_SRAM_CONFIG_MASK                   0xFFFU
#define U0_WAVE420L_I_IPU_CURRENT_BUFFER_WIDTH             0x3U
#define U0_WAVE420L_I_IPU_CURRENT_BUFFER_SHIFT             0xCU
#define U0_WAVE420L_I_IPU_CURRENT_BUFFER_MASK              0x7000U
#define U0_WAVE420L_I_IPU_END_OF_ROW_WIDTH                 0x1U
#define U0_WAVE420L_I_IPU_END_OF_ROW_SHIFT                 0xFU
#define U0_WAVE420L_I_IPU_END_OF_ROW_MASK                  0x8000U
#define U0_WAVE420L_I_IPU_NEW_FRAME_WIDTH                  0x1U
#define U0_WAVE420L_I_IPU_NEW_FRAME_SHIFT                  0x10U
#define U0_WAVE420L_I_IPU_NEW_FRAME_MASK                   0x10000U
#define U0_WAVE420L_O_VPU_IDLE_WIDTH                       0x1U
#define U0_WAVE420L_O_VPU_IDLE_SHIFT                       0x11U
#define U0_WAVE420L_O_VPU_IDLE_MASK                        0x20000U
#define U1_CAN_CTRL_CAN_FD_ENABLE_WIDTH                    0x1U
#define U1_CAN_CTRL_CAN_FD_ENABLE_SHIFT                    0x12U
#define U1_CAN_CTRL_CAN_FD_ENABLE_MASK                     0x40000U
#define U1_CAN_CTRL_HOST_ECC_DISABLE_WIDTH                 0x1U
#define U1_CAN_CTRL_HOST_ECC_DISABLE_SHIFT                 0x13U
#define U1_CAN_CTRL_HOST_ECC_DISABLE_MASK                  0x80000U
#define SYS_SYSCONSAIF__SYSCFG_140_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x8cU)
#define U1_CAN_CTRL_HOST_IF_WIDTH                          0x13U
#define U1_CAN_CTRL_HOST_IF_SHIFT                          0x0U
#define U1_CAN_CTRL_HOST_IF_MASK                           0x7FFFFU
#define U1_DW_GMAC5_AXI64_SCFG_RAM_CFG_WIDTH               0xCU
#define U1_DW_GMAC5_AXI64_SCFG_RAM_CFG_SHIFT               0x13U
#define U1_DW_GMAC5_AXI64_SCFG_RAM_CFG_MASK                0x7FF80000U
#define SYS_SYSCONSAIF__SYSCFG_144_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x90U)
#define U1_DW_GMAC5_AXI64_MAC_SPEED_O_WIDTH                0x2U
#define U1_DW_GMAC5_AXI64_MAC_SPEED_O_SHIFT                0x0U
#define U1_DW_GMAC5_AXI64_MAC_SPEED_O_MASK                 0x3U
#define U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I_WIDTH             0x3U
#define U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I_SHIFT             0x2U
#define U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I_MASK              0x1CU
#define SYS_SYSCONSAIF__SYSCFG_148_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x94U)
#define U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_31_0__WIDTH      0x20U
#define U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_31_0__SHIFT      0x0U
#define U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_31_0__MASK       0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_152_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x98U)
#define U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_63_32__WIDTH     0x20U
#define U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_63_32__SHIFT     0x0U
#define U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_63_32__MASK      0xFFFFFFFFU
#define SYS_SYSCONSAIF__SYSCFG_156_ADDR                    (U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x9cU)
#define U1_DW_I2C_IC_EN_WIDTH                              0x1U
#define U1_DW_I2C_IC_EN_SHIFT                              0x0U
#define U1_DW_I2C_IC_EN_MASK                               0x1U
#define U1_DW_SDIO_DATA_STROBE_PHASE_CTRL_WIDTH            0x5U
#define U1_DW_SDIO_DATA_STROBE_PHASE_CTRL_SHIFT            0x1U
#define U1_DW_SDIO_DATA_STROBE_PHASE_CTRL_MASK             0x3EU
#define U1_DW_SDIO_HBIG_ENDIAN_WIDTH                       0x1U
#define U1_DW_SDIO_HBIG_ENDIAN_SHIFT                       0x6U
#define U1_DW_SDIO_HBIG_ENDIAN_MASK                        0x40U
#define U1_DW_SDIO_M_HBIG_ENDIAN_WIDTH                     0x1U
#define U1_DW_SDIO_M_HBIG_ENDIAN_SHIFT                     0x7U
#define U1_DW_SDIO_M_HBIG_ENDIAN_MASK                      0x80U
#define U1_RESET_CTRL_CLR_RESET_STATUS_WIDTH               0x1U
#define U1_RESET_CTRL_CLR_RESET_STATUS_SHIFT               0x8U
#define U1_RESET_CTRL_CLR_RESET_STATUS_MASK                0x100U
#define U1_RESET_CTRL_PLL_TIMECNT_FINISH_WIDTH             0x1U
#define U1_RESET_CTRL_PLL_TIMECNT_FINISH_SHIFT             0x9U
#define U1_RESET_CTRL_PLL_TIMECNT_FINISH_MASK              0x200U
#define U1_RESET_CTRL_RSTN_SW_WIDTH                        0x1U
#define U1_RESET_CTRL_RSTN_SW_SHIFT                        0xAU
#define U1_RESET_CTRL_RSTN_SW_MASK                         0x400U
#define U1_RESET_CTRL_SYS_RESET_STATUS_WIDTH               0x4U
#define U1_RESET_CTRL_SYS_RESET_STATUS_SHIFT               0xBU
#define U1_RESET_CTRL_SYS_RESET_STATUS_MASK                0x7800U
#define U2_DW_I2C_IC_EN_WIDTH                              0x1U
#define U2_DW_I2C_IC_EN_SHIFT                              0xFU
#define U2_DW_I2C_IC_EN_MASK                               0x8000U
#define U3_DW_I2C_IC_EN_WIDTH                              0x1U
#define U3_DW_I2C_IC_EN_SHIFT                              0x10U
#define U3_DW_I2C_IC_EN_MASK                               0x10000U
#define U4_DW_I2C_IC_EN_WIDTH                              0x1U
#define U4_DW_I2C_IC_EN_SHIFT                              0x11U
#define U4_DW_I2C_IC_EN_MASK                               0x20000U
#define U5_DW_I2C_IC_EN_WIDTH                              0x1U
#define U5_DW_I2C_IC_EN_SHIFT                              0x12U
#define U5_DW_I2C_IC_EN_MASK                               0x40000U
#define U6_DW_I2C_IC_EN_WIDTH                              0x1U
#define U6_DW_I2C_IC_EN_SHIFT                              0x13U
#define U6_DW_I2C_IC_EN_MASK                               0x80000U
#define GET_SCFG_E24_REMAP_HADDR                           saif_get_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,SCFG_E24_REMAP_HADDR_SHIFT,SCFG_E24_REMAP_HADDR_MASK)
#define SET_SCFG_E24_REMAP_HADDR(data)                     saif_set_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,data,SCFG_E24_REMAP_HADDR_SHIFT,SCFG_E24_REMAP_HADDR_MASK)
#define GET_SCFG_HIFI4_IDMA_REMAP_ARADDR                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,SCFG_HIFI4_IDMA_REMAP_ARADDR_SHIFT,SCFG_HIFI4_IDMA_REMAP_ARADDR_MASK)
#define SET_SCFG_HIFI4_IDMA_REMAP_ARADDR(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,data,SCFG_HIFI4_IDMA_REMAP_ARADDR_SHIFT,SCFG_HIFI4_IDMA_REMAP_ARADDR_MASK)
#define GET_SCFG_HIFI4_IDMA_REMAP_AWADDR                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,SCFG_HIFI4_IDMA_REMAP_AWADDR_SHIFT,SCFG_HIFI4_IDMA_REMAP_AWADDR_MASK)
#define SET_SCFG_HIFI4_IDMA_REMAP_AWADDR(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,data,SCFG_HIFI4_IDMA_REMAP_AWADDR_SHIFT,SCFG_HIFI4_IDMA_REMAP_AWADDR_MASK)
#define GET_SCFG_HIFI4_SYS_REMAP_ARADDR                    saif_get_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,SCFG_HIFI4_SYS_REMAP_ARADDR_SHIFT,SCFG_HIFI4_SYS_REMAP_ARADDR_MASK)
#define SET_SCFG_HIFI4_SYS_REMAP_ARADDR(data)              saif_set_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,data,SCFG_HIFI4_SYS_REMAP_ARADDR_SHIFT,SCFG_HIFI4_SYS_REMAP_ARADDR_MASK)
#define GET_SCFG_HIFI4_SYS_REMAP_AWADDR                    saif_get_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,SCFG_HIFI4_SYS_REMAP_AWADDR_SHIFT,SCFG_HIFI4_SYS_REMAP_AWADDR_MASK)
#define SET_SCFG_HIFI4_SYS_REMAP_AWADDR(data)              saif_set_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,data,SCFG_HIFI4_SYS_REMAP_AWADDR_SHIFT,SCFG_HIFI4_SYS_REMAP_AWADDR_MASK)
#define GET_SCFG_JPG_REMAP_ARADDR                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,SCFG_JPG_REMAP_ARADDR_SHIFT,SCFG_JPG_REMAP_ARADDR_MASK)
#define SET_SCFG_JPG_REMAP_ARADDR(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,data,SCFG_JPG_REMAP_ARADDR_SHIFT,SCFG_JPG_REMAP_ARADDR_MASK)
#define GET_SCFG_JPG_REMAP_AWADDR                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,SCFG_JPG_REMAP_AWADDR_SHIFT,SCFG_JPG_REMAP_AWADDR_MASK)
#define SET_SCFG_JPG_REMAP_AWADDR(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,data,SCFG_JPG_REMAP_AWADDR_SHIFT,SCFG_JPG_REMAP_AWADDR_MASK)
#define GET_SCFG_SD0_REMAP_ARADDR                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,SCFG_SD0_REMAP_ARADDR_SHIFT,SCFG_SD0_REMAP_ARADDR_MASK)
#define SET_SCFG_SD0_REMAP_ARADDR(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_0_ADDR,data,SCFG_SD0_REMAP_ARADDR_SHIFT,SCFG_SD0_REMAP_ARADDR_MASK)
#define GET_SCFG_SD1_REMAP_AWADDR                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,SCFG_SD1_REMAP_AWADDR_SHIFT,SCFG_SD1_REMAP_AWADDR_MASK)
#define SET_SCFG_SD1_REMAP_AWADDR(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,data,SCFG_SD1_REMAP_AWADDR_SHIFT,SCFG_SD1_REMAP_AWADDR_MASK)
#define GET_SCFG_SEC_HADDR_REMAP                           saif_get_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,SCFG_SEC_HADDR_REMAP_SHIFT,SCFG_SEC_HADDR_REMAP_MASK)
#define SET_SCFG_SEC_HADDR_REMAP(data)                     saif_set_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,data,SCFG_SEC_HADDR_REMAP_SHIFT,SCFG_SEC_HADDR_REMAP_MASK)
#define GET_SCFG_USB_ARADDR_REMAP                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,SCFG_USB_ARADDR_REMAP_SHIFT,SCFG_USB_ARADDR_REMAP_MASK)
#define SET_SCFG_USB_ARADDR_REMAP(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,data,SCFG_USB_ARADDR_REMAP_SHIFT,SCFG_USB_ARADDR_REMAP_MASK)
#define GET_SCFG_USB_AWADDR_REMAP                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,SCFG_USB_AWADDR_REMAP_SHIFT,SCFG_USB_AWADDR_REMAP_MASK)
#define SET_SCFG_USB_AWADDR_REMAP(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,data,SCFG_USB_AWADDR_REMAP_SHIFT,SCFG_USB_AWADDR_REMAP_MASK)
#define GET_SCFG_VDEC_REMAP_AWADDR                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,SCFG_VDEC_REMAP_AWADDR_SHIFT,SCFG_VDEC_REMAP_AWADDR_MASK)
#define SET_SCFG_VDEC_REMAP_AWADDR(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,data,SCFG_VDEC_REMAP_AWADDR_SHIFT,SCFG_VDEC_REMAP_AWADDR_MASK)
#define GET_SCFG_VENC_REMAP_ARADDR                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,SCFG_VENC_REMAP_ARADDR_SHIFT,SCFG_VENC_REMAP_ARADDR_MASK)
#define SET_SCFG_VENC_REMAP_ARADDR(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,data,SCFG_VENC_REMAP_ARADDR_SHIFT,SCFG_VENC_REMAP_ARADDR_MASK)
#define GET_SCFG_VENC_REMAP_AWADDR                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,SCFG_VENC_REMAP_AWADDR_SHIFT,SCFG_VENC_REMAP_AWADDR_MASK)
#define SET_SCFG_VENC_REMAP_AWADDR(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,data,SCFG_VENC_REMAP_AWADDR_SHIFT,SCFG_VENC_REMAP_AWADDR_MASK)
#define GET_SCFG_VOUT0_REMAP_ARADDR                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,SCFG_VOUT0_REMAP_ARADDR_SHIFT,SCFG_VOUT0_REMAP_ARADDR_MASK)
#define SET_SCFG_VOUT0_REMAP_ARADDR(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_4_ADDR,data,SCFG_VOUT0_REMAP_ARADDR_SHIFT,SCFG_VOUT0_REMAP_ARADDR_MASK)
#define GET_SCFG_VOUT0_REMAP_AWADDR                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_8_ADDR,SCFG_VOUT0_REMAP_AWADDR_SHIFT,SCFG_VOUT0_REMAP_AWADDR_MASK)
#define SET_SCFG_VOUT0_REMAP_AWADDR(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_8_ADDR,data,SCFG_VOUT0_REMAP_AWADDR_SHIFT,SCFG_VOUT0_REMAP_AWADDR_MASK)
#define GET_SCFG_VOUT1_REMAP_ARADDR                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_8_ADDR,SCFG_VOUT1_REMAP_ARADDR_SHIFT,SCFG_VOUT1_REMAP_ARADDR_MASK)
#define SET_SCFG_VOUT1_REMAP_ARADDR(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_8_ADDR,data,SCFG_VOUT1_REMAP_ARADDR_SHIFT,SCFG_VOUT1_REMAP_ARADDR_MASK)
#define GET_SCFG_VOUT1_REMAP_AWADDR                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_8_ADDR,SCFG_VOUT1_REMAP_AWADDR_SHIFT,SCFG_VOUT1_REMAP_AWADDR_MASK)
#define SET_SCFG_VOUT1_REMAP_AWADDR(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_8_ADDR,data,SCFG_VOUT1_REMAP_AWADDR_SHIFT,SCFG_VOUT1_REMAP_AWADDR_MASK)
#define GET_SYS_TEST_REG                                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_12_ADDR,SYS_TEST_REG_SHIFT,SYS_TEST_REG_MASK)
#define SET_SYS_TEST_REG(data)                             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_12_ADDR,data,SYS_TEST_REG_SHIFT,SYS_TEST_REG_MASK)
#define GET_U0_CODAJ12_O_CUR_INST_A                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,U0_CODAJ12_O_CUR_INST_A_SHIFT,U0_CODAJ12_O_CUR_INST_A_MASK)
#define GET_U0_WAVE511_O_VPU_IDLE                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,U0_WAVE511_O_VPU_IDLE_SHIFT,U0_WAVE511_O_VPU_IDLE_MASK)
#define GET_U0_CAN_CTRL_CAN_FD_ENABLE                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,U0_CAN_CTRL_CAN_FD_ENABLE_SHIFT,U0_CAN_CTRL_CAN_FD_ENABLE_MASK)
#define SET_U0_CAN_CTRL_CAN_FD_ENABLE(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,data,U0_CAN_CTRL_CAN_FD_ENABLE_SHIFT,U0_CAN_CTRL_CAN_FD_ENABLE_MASK)
#define GET_U0_CAN_CTRL_HOST_ECC_DISABLE                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,U0_CAN_CTRL_HOST_ECC_DISABLE_SHIFT,U0_CAN_CTRL_HOST_ECC_DISABLE_MASK)
#define SET_U0_CAN_CTRL_HOST_ECC_DISABLE(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,data,U0_CAN_CTRL_HOST_ECC_DISABLE_SHIFT,U0_CAN_CTRL_HOST_ECC_DISABLE_MASK)
#define GET_U0_CAN_CTRL_HOST_IF                            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,U0_CAN_CTRL_HOST_IF_SHIFT,U0_CAN_CTRL_HOST_IF_MASK)
#define GET_U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL       saif_get_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL_SHIFT,U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL_MASK)
#define SET_U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_16_ADDR,data,U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL_SHIFT,U0_CDNS_QSPI_SCFG_QSPI_SCLK_DLYCHAIN_SEL_MASK)
#define GET_U0_CDNS_QSPI_SCFG_SRAM_CONFIG                  saif_get_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,U0_CDNS_QSPI_SCFG_SRAM_CONFIG_SHIFT,U0_CDNS_QSPI_SCFG_SRAM_CONFIG_MASK)
#define SET_U0_CDNS_QSPI_SCFG_SRAM_CONFIG(data)            saif_set_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,data,U0_CDNS_QSPI_SCFG_SRAM_CONFIG_SHIFT,U0_CDNS_QSPI_SCFG_SRAM_CONFIG_MASK)
#define GET_U0_CDNS_SPDIF_SCFG_SRAM_CONFIG                 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,U0_CDNS_SPDIF_SCFG_SRAM_CONFIG_SHIFT,U0_CDNS_SPDIF_SCFG_SRAM_CONFIG_MASK)
#define SET_U0_CDNS_SPDIF_SCFG_SRAM_CONFIG(data)           saif_set_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,data,U0_CDNS_SPDIF_SCFG_SRAM_CONFIG_SHIFT,U0_CDNS_SPDIF_SCFG_SRAM_CONFIG_MASK)
#define GET_U0_CDNS_SPDIF_TRMODEO                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,U0_CDNS_SPDIF_TRMODEO_SHIFT,U0_CDNS_SPDIF_TRMODEO_MASK)
#define GET_U0_DW_I2C_IC_EN                                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,U0_DW_I2C_IC_EN_SHIFT,U0_DW_I2C_IC_EN_MASK)
#define GET_U0_DW_SDIO_DATA_STROBE_PHASE_CTRL              saif_get_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,U0_DW_SDIO_DATA_STROBE_PHASE_CTRL_SHIFT,U0_DW_SDIO_DATA_STROBE_PHASE_CTRL_MASK)
#define SET_U0_DW_SDIO_DATA_STROBE_PHASE_CTRL(data)        saif_set_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,data,U0_DW_SDIO_DATA_STROBE_PHASE_CTRL_SHIFT,U0_DW_SDIO_DATA_STROBE_PHASE_CTRL_MASK)
#define GET_U0_DW_SDIO_HBIG_ENDIAN                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,U0_DW_SDIO_HBIG_ENDIAN_SHIFT,U0_DW_SDIO_HBIG_ENDIAN_MASK)
#define SET_U0_DW_SDIO_HBIG_ENDIAN(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_20_ADDR,data,U0_DW_SDIO_HBIG_ENDIAN_SHIFT,U0_DW_SDIO_HBIG_ENDIAN_MASK)
#define GET_U0_DW_SDIO_M_HBIG_ENDIAN                       saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_DW_SDIO_M_HBIG_ENDIAN_SHIFT,U0_DW_SDIO_M_HBIG_ENDIAN_MASK)
#define SET_U0_DW_SDIO_M_HBIG_ENDIAN(data)                 saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_DW_SDIO_M_HBIG_ENDIAN_SHIFT,U0_DW_SDIO_M_HBIG_ENDIAN_MASK)
#define GET_U0_I2SRX_3CH_ADC_ENA                           saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_I2SRX_3CH_ADC_ENA_SHIFT,U0_I2SRX_3CH_ADC_ENA_MASK)
#define SET_U0_I2SRX_3CH_ADC_ENA(data)                     saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_I2SRX_3CH_ADC_ENA_SHIFT,U0_I2SRX_3CH_ADC_ENA_MASK)
#define GET_U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM_SHIFT,U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM_MASK)
#define SET_U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM(data)      saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM_SHIFT,U0_INTMEM_ROM_SRAM_SCFG_DISABLE_ROM_MASK)
#define GET_U0_INTMEM_ROM_SRAM_SRAM_CONFIG                 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_INTMEM_ROM_SRAM_SRAM_CONFIG_SHIFT,U0_INTMEM_ROM_SRAM_SRAM_CONFIG_MASK)
#define SET_U0_INTMEM_ROM_SRAM_SRAM_CONFIG(data)           saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_INTMEM_ROM_SRAM_SRAM_CONFIG_SHIFT,U0_INTMEM_ROM_SRAM_SRAM_CONFIG_MASK)
#define GET_U0_JTAG_DAISY_CHAIN_JTAG_EN_0                  saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_JTAG_DAISY_CHAIN_JTAG_EN_0_SHIFT,U0_JTAG_DAISY_CHAIN_JTAG_EN_0_MASK)
#define SET_U0_JTAG_DAISY_CHAIN_JTAG_EN_0(data)            saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_JTAG_DAISY_CHAIN_JTAG_EN_0_SHIFT,U0_JTAG_DAISY_CHAIN_JTAG_EN_0_MASK)
#define GET_U0_JTAG_DAISY_CHAIN_JTAG_EN_1                  saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_JTAG_DAISY_CHAIN_JTAG_EN_1_SHIFT,U0_JTAG_DAISY_CHAIN_JTAG_EN_1_MASK)
#define SET_U0_JTAG_DAISY_CHAIN_JTAG_EN_1(data)            saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_JTAG_DAISY_CHAIN_JTAG_EN_1_SHIFT,U0_JTAG_DAISY_CHAIN_JTAG_EN_1_MASK)
#define GET_U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN              saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN_SHIFT,U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN_MASK)
#define SET_U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN(data)        saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN_SHIFT,U0_PDRSTN_SPLIT_SW_USBPIPE_PLUGEN_MASK)
#define GET_U0_PLL_WRAP_PLL0_CPI_BIAS                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_PLL_WRAP_PLL0_CPI_BIAS_SHIFT,U0_PLL_WRAP_PLL0_CPI_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL0_CPI_BIAS(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_PLL_WRAP_PLL0_CPI_BIAS_SHIFT,U0_PLL_WRAP_PLL0_CPI_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL0_CPP_BIAS                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_PLL_WRAP_PLL0_CPP_BIAS_SHIFT,U0_PLL_WRAP_PLL0_CPP_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL0_CPP_BIAS(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_PLL_WRAP_PLL0_CPP_BIAS_SHIFT,U0_PLL_WRAP_PLL0_CPP_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL0_DACPD                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_PLL_WRAP_PLL0_DACPD_SHIFT,U0_PLL_WRAP_PLL0_DACPD_MASK)
#define SET_U0_PLL_WRAP_PLL0_DACPD(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_PLL_WRAP_PLL0_DACPD_SHIFT,U0_PLL_WRAP_PLL0_DACPD_MASK)
#define GET_U0_PLL_WRAP_PLL0_DSMPD                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,U0_PLL_WRAP_PLL0_DSMPD_SHIFT,U0_PLL_WRAP_PLL0_DSMPD_MASK)
#define SET_U0_PLL_WRAP_PLL0_DSMPD(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_24_ADDR,data,U0_PLL_WRAP_PLL0_DSMPD_SHIFT,U0_PLL_WRAP_PLL0_DSMPD_MASK)
#define GET_U0_PLL_WRAP_PLL0_FBDIV                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_28_ADDR,U0_PLL_WRAP_PLL0_FBDIV_SHIFT,U0_PLL_WRAP_PLL0_FBDIV_MASK)
#define SET_U0_PLL_WRAP_PLL0_FBDIV(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_28_ADDR,data,U0_PLL_WRAP_PLL0_FBDIV_SHIFT,U0_PLL_WRAP_PLL0_FBDIV_MASK)
#define GET_U0_PLL_WRAP_PLL0_FRAC                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,U0_PLL_WRAP_PLL0_FRAC_SHIFT,U0_PLL_WRAP_PLL0_FRAC_MASK)
#define SET_U0_PLL_WRAP_PLL0_FRAC(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,data,U0_PLL_WRAP_PLL0_FRAC_SHIFT,U0_PLL_WRAP_PLL0_FRAC_MASK)
#define GET_U0_PLL_WRAP_PLL0_GVCO_BIAS                     saif_get_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,U0_PLL_WRAP_PLL0_GVCO_BIAS_SHIFT,U0_PLL_WRAP_PLL0_GVCO_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL0_GVCO_BIAS(data)               saif_set_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,data,U0_PLL_WRAP_PLL0_GVCO_BIAS_SHIFT,U0_PLL_WRAP_PLL0_GVCO_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL0_LOCK                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,U0_PLL_WRAP_PLL0_LOCK_SHIFT,U0_PLL_WRAP_PLL0_LOCK_MASK)
#define GET_U0_PLL_WRAP_PLL0_PD                            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,U0_PLL_WRAP_PLL0_PD_SHIFT,U0_PLL_WRAP_PLL0_PD_MASK)
#define SET_U0_PLL_WRAP_PLL0_PD(data)                      saif_set_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,data,U0_PLL_WRAP_PLL0_PD_SHIFT,U0_PLL_WRAP_PLL0_PD_MASK)
#define GET_U0_PLL_WRAP_PLL0_POSTDIV1                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,U0_PLL_WRAP_PLL0_POSTDIV1_SHIFT,U0_PLL_WRAP_PLL0_POSTDIV1_MASK)
#define SET_U0_PLL_WRAP_PLL0_POSTDIV1(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,data,U0_PLL_WRAP_PLL0_POSTDIV1_SHIFT,U0_PLL_WRAP_PLL0_POSTDIV1_MASK)
#define GET_U0_PLL_WRAP_PLL0_POSTDIV2                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,U0_PLL_WRAP_PLL0_POSTDIV2_SHIFT,U0_PLL_WRAP_PLL0_POSTDIV2_MASK)
#define SET_U0_PLL_WRAP_PLL0_POSTDIV2(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_32_ADDR,data,U0_PLL_WRAP_PLL0_POSTDIV2_SHIFT,U0_PLL_WRAP_PLL0_POSTDIV2_MASK)
#define GET_U0_PLL_WRAP_PLL0_PREDIV                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,U0_PLL_WRAP_PLL0_PREDIV_SHIFT,U0_PLL_WRAP_PLL0_PREDIV_MASK)
#define SET_U0_PLL_WRAP_PLL0_PREDIV(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,data,U0_PLL_WRAP_PLL0_PREDIV_SHIFT,U0_PLL_WRAP_PLL0_PREDIV_MASK)
#define GET_U0_PLL_WRAP_PLL0_TESTEN                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,U0_PLL_WRAP_PLL0_TESTEN_SHIFT,U0_PLL_WRAP_PLL0_TESTEN_MASK)
#define SET_U0_PLL_WRAP_PLL0_TESTEN(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,data,U0_PLL_WRAP_PLL0_TESTEN_SHIFT,U0_PLL_WRAP_PLL0_TESTEN_MASK)
#define GET_U0_PLL_WRAP_PLL0_TESTSEL                       saif_get_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,U0_PLL_WRAP_PLL0_TESTSEL_SHIFT,U0_PLL_WRAP_PLL0_TESTSEL_MASK)
#define SET_U0_PLL_WRAP_PLL0_TESTSEL(data)                 saif_set_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,data,U0_PLL_WRAP_PLL0_TESTSEL_SHIFT,U0_PLL_WRAP_PLL0_TESTSEL_MASK)
#define GET_U0_PLL_WRAP_PLL1_CPI_BIAS                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,U0_PLL_WRAP_PLL1_CPI_BIAS_SHIFT,U0_PLL_WRAP_PLL1_CPI_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL1_CPI_BIAS(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,data,U0_PLL_WRAP_PLL1_CPI_BIAS_SHIFT,U0_PLL_WRAP_PLL1_CPI_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL1_CPP_BIAS                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,U0_PLL_WRAP_PLL1_CPP_BIAS_SHIFT,U0_PLL_WRAP_PLL1_CPP_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL1_CPP_BIAS(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,data,U0_PLL_WRAP_PLL1_CPP_BIAS_SHIFT,U0_PLL_WRAP_PLL1_CPP_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL1_DACPD                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,U0_PLL_WRAP_PLL1_DACPD_SHIFT,U0_PLL_WRAP_PLL1_DACPD_MASK)
#define SET_U0_PLL_WRAP_PLL1_DACPD(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,data,U0_PLL_WRAP_PLL1_DACPD_SHIFT,U0_PLL_WRAP_PLL1_DACPD_MASK)
#define GET_U0_PLL_WRAP_PLL1_DSMPD                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,U0_PLL_WRAP_PLL1_DSMPD_SHIFT,U0_PLL_WRAP_PLL1_DSMPD_MASK)
#define SET_U0_PLL_WRAP_PLL1_DSMPD(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,data,U0_PLL_WRAP_PLL1_DSMPD_SHIFT,U0_PLL_WRAP_PLL1_DSMPD_MASK)
#define GET_U0_PLL_WRAP_PLL1_FBDIV                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,U0_PLL_WRAP_PLL1_FBDIV_SHIFT,U0_PLL_WRAP_PLL1_FBDIV_MASK)
#define SET_U0_PLL_WRAP_PLL1_FBDIV(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_36_ADDR,data,U0_PLL_WRAP_PLL1_FBDIV_SHIFT,U0_PLL_WRAP_PLL1_FBDIV_MASK)
#define GET_U0_PLL_WRAP_PLL1_FRAC                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,U0_PLL_WRAP_PLL1_FRAC_SHIFT,U0_PLL_WRAP_PLL1_FRAC_MASK)
#define SET_U0_PLL_WRAP_PLL1_FRAC(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,data,U0_PLL_WRAP_PLL1_FRAC_SHIFT,U0_PLL_WRAP_PLL1_FRAC_MASK)
#define GET_U0_PLL_WRAP_PLL1_GVCO_BIAS                     saif_get_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,U0_PLL_WRAP_PLL1_GVCO_BIAS_SHIFT,U0_PLL_WRAP_PLL1_GVCO_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL1_GVCO_BIAS(data)               saif_set_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,data,U0_PLL_WRAP_PLL1_GVCO_BIAS_SHIFT,U0_PLL_WRAP_PLL1_GVCO_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL1_LOCK                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,U0_PLL_WRAP_PLL1_LOCK_SHIFT,U0_PLL_WRAP_PLL1_LOCK_MASK)
#define GET_U0_PLL_WRAP_PLL1_PD                            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,U0_PLL_WRAP_PLL1_PD_SHIFT,U0_PLL_WRAP_PLL1_PD_MASK)
#define SET_U0_PLL_WRAP_PLL1_PD(data)                      saif_set_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,data,U0_PLL_WRAP_PLL1_PD_SHIFT,U0_PLL_WRAP_PLL1_PD_MASK)
#define GET_U0_PLL_WRAP_PLL1_POSTDIV1                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,U0_PLL_WRAP_PLL1_POSTDIV1_SHIFT,U0_PLL_WRAP_PLL1_POSTDIV1_MASK)
#define SET_U0_PLL_WRAP_PLL1_POSTDIV1(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,data,U0_PLL_WRAP_PLL1_POSTDIV1_SHIFT,U0_PLL_WRAP_PLL1_POSTDIV1_MASK)
#define GET_U0_PLL_WRAP_PLL1_POSTDIV2                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,U0_PLL_WRAP_PLL1_POSTDIV2_SHIFT,U0_PLL_WRAP_PLL1_POSTDIV2_MASK)
#define SET_U0_PLL_WRAP_PLL1_POSTDIV2(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_40_ADDR,data,U0_PLL_WRAP_PLL1_POSTDIV2_SHIFT,U0_PLL_WRAP_PLL1_POSTDIV2_MASK)
#define GET_U0_PLL_WRAP_PLL1_PREDIV                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,U0_PLL_WRAP_PLL1_PREDIV_SHIFT,U0_PLL_WRAP_PLL1_PREDIV_MASK)
#define SET_U0_PLL_WRAP_PLL1_PREDIV(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,data,U0_PLL_WRAP_PLL1_PREDIV_SHIFT,U0_PLL_WRAP_PLL1_PREDIV_MASK)
#define GET_U0_PLL_WRAP_PLL1_TESTEN                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,U0_PLL_WRAP_PLL1_TESTEN_SHIFT,U0_PLL_WRAP_PLL1_TESTEN_MASK)
#define SET_U0_PLL_WRAP_PLL1_TESTEN(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,data,U0_PLL_WRAP_PLL1_TESTEN_SHIFT,U0_PLL_WRAP_PLL1_TESTEN_MASK)
#define GET_U0_PLL_WRAP_PLL1_TESTSEL                       saif_get_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,U0_PLL_WRAP_PLL1_TESTSEL_SHIFT,U0_PLL_WRAP_PLL1_TESTSEL_MASK)
#define SET_U0_PLL_WRAP_PLL1_TESTSEL(data)                 saif_set_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,data,U0_PLL_WRAP_PLL1_TESTSEL_SHIFT,U0_PLL_WRAP_PLL1_TESTSEL_MASK)
#define GET_U0_PLL_WRAP_PLL2_CPI_BIAS                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,U0_PLL_WRAP_PLL2_CPI_BIAS_SHIFT,U0_PLL_WRAP_PLL2_CPI_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL2_CPI_BIAS(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,data,U0_PLL_WRAP_PLL2_CPI_BIAS_SHIFT,U0_PLL_WRAP_PLL2_CPI_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL2_CPP_BIAS                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,U0_PLL_WRAP_PLL2_CPP_BIAS_SHIFT,U0_PLL_WRAP_PLL2_CPP_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL2_CPP_BIAS(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,data,U0_PLL_WRAP_PLL2_CPP_BIAS_SHIFT,U0_PLL_WRAP_PLL2_CPP_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL2_DACPD                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,U0_PLL_WRAP_PLL2_DACPD_SHIFT,U0_PLL_WRAP_PLL2_DACPD_MASK)
#define SET_U0_PLL_WRAP_PLL2_DACPD(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,data,U0_PLL_WRAP_PLL2_DACPD_SHIFT,U0_PLL_WRAP_PLL2_DACPD_MASK)
#define GET_U0_PLL_WRAP_PLL2_DSMPD                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,U0_PLL_WRAP_PLL2_DSMPD_SHIFT,U0_PLL_WRAP_PLL2_DSMPD_MASK)
#define SET_U0_PLL_WRAP_PLL2_DSMPD(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,data,U0_PLL_WRAP_PLL2_DSMPD_SHIFT,U0_PLL_WRAP_PLL2_DSMPD_MASK)
#define GET_U0_PLL_WRAP_PLL2_FBDIV                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,U0_PLL_WRAP_PLL2_FBDIV_SHIFT,U0_PLL_WRAP_PLL2_FBDIV_MASK)
#define SET_U0_PLL_WRAP_PLL2_FBDIV(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_44_ADDR,data,U0_PLL_WRAP_PLL2_FBDIV_SHIFT,U0_PLL_WRAP_PLL2_FBDIV_MASK)
#define GET_U0_PLL_WRAP_PLL2_FRAC                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,U0_PLL_WRAP_PLL2_FRAC_SHIFT,U0_PLL_WRAP_PLL2_FRAC_MASK)
#define SET_U0_PLL_WRAP_PLL2_FRAC(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,data,U0_PLL_WRAP_PLL2_FRAC_SHIFT,U0_PLL_WRAP_PLL2_FRAC_MASK)
#define GET_U0_PLL_WRAP_PLL2_GVCO_BIAS                     saif_get_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,U0_PLL_WRAP_PLL2_GVCO_BIAS_SHIFT,U0_PLL_WRAP_PLL2_GVCO_BIAS_MASK)
#define SET_U0_PLL_WRAP_PLL2_GVCO_BIAS(data)               saif_set_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,data,U0_PLL_WRAP_PLL2_GVCO_BIAS_SHIFT,U0_PLL_WRAP_PLL2_GVCO_BIAS_MASK)
#define GET_U0_PLL_WRAP_PLL2_LOCK                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,U0_PLL_WRAP_PLL2_LOCK_SHIFT,U0_PLL_WRAP_PLL2_LOCK_MASK)
#define GET_U0_PLL_WRAP_PLL2_PD                            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,U0_PLL_WRAP_PLL2_PD_SHIFT,U0_PLL_WRAP_PLL2_PD_MASK)
#define SET_U0_PLL_WRAP_PLL2_PD(data)                      saif_set_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,data,U0_PLL_WRAP_PLL2_PD_SHIFT,U0_PLL_WRAP_PLL2_PD_MASK)
#define GET_U0_PLL_WRAP_PLL2_POSTDIV1                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,U0_PLL_WRAP_PLL2_POSTDIV1_SHIFT,U0_PLL_WRAP_PLL2_POSTDIV1_MASK)
#define SET_U0_PLL_WRAP_PLL2_POSTDIV1(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,data,U0_PLL_WRAP_PLL2_POSTDIV1_SHIFT,U0_PLL_WRAP_PLL2_POSTDIV1_MASK)
#define GET_U0_PLL_WRAP_PLL2_POSTDIV2                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,U0_PLL_WRAP_PLL2_POSTDIV2_SHIFT,U0_PLL_WRAP_PLL2_POSTDIV2_MASK)
#define SET_U0_PLL_WRAP_PLL2_POSTDIV2(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_48_ADDR,data,U0_PLL_WRAP_PLL2_POSTDIV2_SHIFT,U0_PLL_WRAP_PLL2_POSTDIV2_MASK)
#define GET_U0_PLL_WRAP_PLL2_PREDIV                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_PLL_WRAP_PLL2_PREDIV_SHIFT,U0_PLL_WRAP_PLL2_PREDIV_MASK)
#define SET_U0_PLL_WRAP_PLL2_PREDIV(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_PLL_WRAP_PLL2_PREDIV_SHIFT,U0_PLL_WRAP_PLL2_PREDIV_MASK)
#define GET_U0_PLL_WRAP_PLL2_TESTEN                        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_PLL_WRAP_PLL2_TESTEN_SHIFT,U0_PLL_WRAP_PLL2_TESTEN_MASK)
#define SET_U0_PLL_WRAP_PLL2_TESTEN(data)                  saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_PLL_WRAP_PLL2_TESTEN_SHIFT,U0_PLL_WRAP_PLL2_TESTEN_MASK)
#define GET_U0_PLL_WRAP_PLL2_TESTSEL                       saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_PLL_WRAP_PLL2_TESTSEL_SHIFT,U0_PLL_WRAP_PLL2_TESTSEL_MASK)
#define SET_U0_PLL_WRAP_PLL2_TESTSEL(data)                 saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_PLL_WRAP_PLL2_TESTSEL_SHIFT,U0_PLL_WRAP_PLL2_TESTSEL_MASK)
#define GET_U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE_SHIFT,U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE_MASK)
#define SET_U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE(data)         saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE_SHIFT,U0_PLL_WRAP_SYSCFG_TEST_PLL_MODE_MASK)
#define GET_U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL_SHIFT,U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL_MASK)
#define SET_U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL(data)   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL_SHIFT,U0_SAIF_AUDIO_SDIN_MUX_SCFG_I2SDIN_SEL_MASK)
#define GET_U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF_SHIFT,U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF_MASK)
#define SET_U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF(data)      saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF_SHIFT,U0_SFT7110_NOC_BUS_CLOCK_GATING_OFF_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_0_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_0_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_0_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_0_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_1_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_1_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_1_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_1_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_2_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_2_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_2_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_2_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_3_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_3_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_3_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_3_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_4_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_4_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_4_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_4_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_5_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_5_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_5_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_5_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_52_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_6_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_6_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_6_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_6_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_7_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_7_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_7_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_7_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,data,U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_8_START_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_EVEMON_8_TRIGGER        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_EVEMON_8_TRIGGER_SHIFT,U0_SFT7110_NOC_BUS_OIC_EVEMON_8_TRIGGER_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0     saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,data,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_0_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1     saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,data,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_1_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2     saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,data,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_2_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3     saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,data,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_3_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4     saif_get_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_56_ADDR,data,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4_SHIFT,U0_SFT7110_NOC_BUS_OIC_IGNORE_MODIFIABLE_4_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_60_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_60_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_0_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_64_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_64_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_1_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_68_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_68_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_2_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_72_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_72_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_3_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_76_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_76_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_4_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_80_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_80_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_5_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_84_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_84_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_6_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_88_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_88_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_7_MASK)
#define GET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_92_ADDR,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8_MASK)
#define SET_U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8(data) saif_set_reg(SYS_SYSCONSAIF__SYSCFG_92_ADDR,data,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8_SHIFT,U0_SFT7110_NOC_BUS_OIC_QCH_CLOCK_STOP_THRESHOLD_8_MASK)
#define GET_U0_TDM16SLOT_CLKPOL                            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,U0_TDM16SLOT_CLKPOL_SHIFT,U0_TDM16SLOT_CLKPOL_MASK)
#define GET_U0_TDM16SLOT_PCM_MS                            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,U0_TDM16SLOT_PCM_MS_SHIFT,U0_TDM16SLOT_PCM_MS_MASK)
#define GET_U0_TRACE_MTX_SCFG_C0_IN0_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,U0_TRACE_MTX_SCFG_C0_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C0_IN0_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C0_IN0_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,data,U0_TRACE_MTX_SCFG_C0_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C0_IN0_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C0_IN1_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,U0_TRACE_MTX_SCFG_C0_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C0_IN1_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C0_IN1_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,data,U0_TRACE_MTX_SCFG_C0_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C0_IN1_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C1_IN0_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,U0_TRACE_MTX_SCFG_C1_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C1_IN0_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C1_IN0_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,data,U0_TRACE_MTX_SCFG_C1_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C1_IN0_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C1_IN1_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,U0_TRACE_MTX_SCFG_C1_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C1_IN1_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C1_IN1_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,data,U0_TRACE_MTX_SCFG_C1_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C1_IN1_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C2_IN0_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,U0_TRACE_MTX_SCFG_C2_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C2_IN0_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C2_IN0_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,data,U0_TRACE_MTX_SCFG_C2_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C2_IN0_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C2_IN1_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,U0_TRACE_MTX_SCFG_C2_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C2_IN1_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C2_IN1_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_96_ADDR,data,U0_TRACE_MTX_SCFG_C2_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C2_IN1_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C3_IN0_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_TRACE_MTX_SCFG_C3_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C3_IN0_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C3_IN0_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,data,U0_TRACE_MTX_SCFG_C3_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C3_IN0_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C3_IN1_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_TRACE_MTX_SCFG_C3_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C3_IN1_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C3_IN1_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,data,U0_TRACE_MTX_SCFG_C3_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C3_IN1_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C4_IN0_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_TRACE_MTX_SCFG_C4_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C4_IN0_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C4_IN0_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,data,U0_TRACE_MTX_SCFG_C4_IN0_CTL_SHIFT,U0_TRACE_MTX_SCFG_C4_IN0_CTL_MASK)
#define GET_U0_TRACE_MTX_SCFG_C4_IN1_CTL                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_TRACE_MTX_SCFG_C4_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C4_IN1_CTL_MASK)
#define SET_U0_TRACE_MTX_SCFG_C4_IN1_CTL(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,data,U0_TRACE_MTX_SCFG_C4_IN1_CTL_SHIFT,U0_TRACE_MTX_SCFG_C4_IN1_CTL_MASK)
#define GET_U0_U7MC_SFT7110_CEASE_FROM_TILE_0              saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_CEASE_FROM_TILE_0_SHIFT,U0_U7MC_SFT7110_CEASE_FROM_TILE_0_MASK)
#define GET_U0_U7MC_SFT7110_CEASE_FROM_TILE_1              saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_CEASE_FROM_TILE_1_SHIFT,U0_U7MC_SFT7110_CEASE_FROM_TILE_1_MASK)
#define GET_U0_U7MC_SFT7110_CEASE_FROM_TILE_2              saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_CEASE_FROM_TILE_2_SHIFT,U0_U7MC_SFT7110_CEASE_FROM_TILE_2_MASK)
#define GET_U0_U7MC_SFT7110_CEASE_FROM_TILE_3              saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_CEASE_FROM_TILE_3_SHIFT,U0_U7MC_SFT7110_CEASE_FROM_TILE_3_MASK)
#define GET_U0_U7MC_SFT7110_CEASE_FROM_TILE_4              saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_CEASE_FROM_TILE_4_SHIFT,U0_U7MC_SFT7110_CEASE_FROM_TILE_4_MASK)
#define GET_U0_U7MC_SFT7110_HALT_FROM_TILE_0               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_HALT_FROM_TILE_0_SHIFT,U0_U7MC_SFT7110_HALT_FROM_TILE_0_MASK)
#define GET_U0_U7MC_SFT7110_HALT_FROM_TILE_1               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_HALT_FROM_TILE_1_SHIFT,U0_U7MC_SFT7110_HALT_FROM_TILE_1_MASK)
#define GET_U0_U7MC_SFT7110_HALT_FROM_TILE_2               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_HALT_FROM_TILE_2_SHIFT,U0_U7MC_SFT7110_HALT_FROM_TILE_2_MASK)
#define GET_U0_U7MC_SFT7110_HALT_FROM_TILE_3               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_HALT_FROM_TILE_3_SHIFT,U0_U7MC_SFT7110_HALT_FROM_TILE_3_MASK)
#define GET_U0_U7MC_SFT7110_HALT_FROM_TILE_4               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_100_ADDR,U0_U7MC_SFT7110_HALT_FROM_TILE_4_SHIFT,U0_U7MC_SFT7110_HALT_FROM_TILE_4_MASK)
#define GET_U0_U7MC_SFT7110_RESET_VECTOR_1_31_0_           saif_get_reg(SYS_SYSCONSAIF__SYSCFG_104_ADDR,U0_U7MC_SFT7110_RESET_VECTOR_1_31_0__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_1_31_0__MASK)
#define SET_U0_U7MC_SFT7110_RESET_VECTOR_1_31_0_(data)     saif_set_reg(SYS_SYSCONSAIF__SYSCFG_104_ADDR,data,U0_U7MC_SFT7110_RESET_VECTOR_1_31_0__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_1_31_0__MASK)
#define GET_U0_U7MC_SFT7110_RESET_VECTOR_1_35_32_          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_108_ADDR,U0_U7MC_SFT7110_RESET_VECTOR_1_35_32__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_1_35_32__MASK)
#define SET_U0_U7MC_SFT7110_RESET_VECTOR_1_35_32_(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_108_ADDR,data,U0_U7MC_SFT7110_RESET_VECTOR_1_35_32__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_1_35_32__MASK)
#define GET_U0_U7MC_SFT7110_RESET_VECTOR_2_31_0_           saif_get_reg(SYS_SYSCONSAIF__SYSCFG_112_ADDR,U0_U7MC_SFT7110_RESET_VECTOR_2_31_0__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_2_31_0__MASK)
#define SET_U0_U7MC_SFT7110_RESET_VECTOR_2_31_0_(data)     saif_set_reg(SYS_SYSCONSAIF__SYSCFG_112_ADDR,data,U0_U7MC_SFT7110_RESET_VECTOR_2_31_0__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_2_31_0__MASK)
#define GET_U0_U7MC_SFT7110_RESET_VECTOR_2_35_32_          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_116_ADDR,U0_U7MC_SFT7110_RESET_VECTOR_2_35_32__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_2_35_32__MASK)
#define SET_U0_U7MC_SFT7110_RESET_VECTOR_2_35_32_(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_116_ADDR,data,U0_U7MC_SFT7110_RESET_VECTOR_2_35_32__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_2_35_32__MASK)
#define GET_U0_U7MC_SFT7110_RESET_VECTOR_3_31_0_           saif_get_reg(SYS_SYSCONSAIF__SYSCFG_120_ADDR,U0_U7MC_SFT7110_RESET_VECTOR_3_31_0__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_3_31_0__MASK)
#define SET_U0_U7MC_SFT7110_RESET_VECTOR_3_31_0_(data)     saif_set_reg(SYS_SYSCONSAIF__SYSCFG_120_ADDR,data,U0_U7MC_SFT7110_RESET_VECTOR_3_31_0__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_3_31_0__MASK)
#define GET_U0_U7MC_SFT7110_RESET_VECTOR_3_35_32_          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_124_ADDR,U0_U7MC_SFT7110_RESET_VECTOR_3_35_32__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_3_35_32__MASK)
#define SET_U0_U7MC_SFT7110_RESET_VECTOR_3_35_32_(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_124_ADDR,data,U0_U7MC_SFT7110_RESET_VECTOR_3_35_32__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_3_35_32__MASK)
#define GET_U0_U7MC_SFT7110_RESET_VECTOR_4_31_0_           saif_get_reg(SYS_SYSCONSAIF__SYSCFG_128_ADDR,U0_U7MC_SFT7110_RESET_VECTOR_4_31_0__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_4_31_0__MASK)
#define SET_U0_U7MC_SFT7110_RESET_VECTOR_4_31_0_(data)     saif_set_reg(SYS_SYSCONSAIF__SYSCFG_128_ADDR,data,U0_U7MC_SFT7110_RESET_VECTOR_4_31_0__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_4_31_0__MASK)
#define GET_U0_U7MC_SFT7110_RESET_VECTOR_4_35_32_          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_RESET_VECTOR_4_35_32__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_4_35_32__MASK)
#define SET_U0_U7MC_SFT7110_RESET_VECTOR_4_35_32_(data)    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,data,U0_U7MC_SFT7110_RESET_VECTOR_4_35_32__SHIFT,U0_U7MC_SFT7110_RESET_VECTOR_4_35_32__MASK)
#define GET_U0_U7MC_SFT7110_SUPPRESS_FETCH_1               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_SUPPRESS_FETCH_1_SHIFT,U0_U7MC_SFT7110_SUPPRESS_FETCH_1_MASK)
#define SET_U0_U7MC_SFT7110_SUPPRESS_FETCH_1(data)         saif_set_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,data,U0_U7MC_SFT7110_SUPPRESS_FETCH_1_SHIFT,U0_U7MC_SFT7110_SUPPRESS_FETCH_1_MASK)
#define GET_U0_U7MC_SFT7110_SUPPRESS_FETCH_2               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_SUPPRESS_FETCH_2_SHIFT,U0_U7MC_SFT7110_SUPPRESS_FETCH_2_MASK)
#define SET_U0_U7MC_SFT7110_SUPPRESS_FETCH_2(data)         saif_set_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,data,U0_U7MC_SFT7110_SUPPRESS_FETCH_2_SHIFT,U0_U7MC_SFT7110_SUPPRESS_FETCH_2_MASK)
#define GET_U0_U7MC_SFT7110_SUPPRESS_FETCH_3               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_SUPPRESS_FETCH_3_SHIFT,U0_U7MC_SFT7110_SUPPRESS_FETCH_3_MASK)
#define SET_U0_U7MC_SFT7110_SUPPRESS_FETCH_3(data)         saif_set_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,data,U0_U7MC_SFT7110_SUPPRESS_FETCH_3_SHIFT,U0_U7MC_SFT7110_SUPPRESS_FETCH_3_MASK)
#define GET_U0_U7MC_SFT7110_SUPPRESS_FETCH_4               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_SUPPRESS_FETCH_4_SHIFT,U0_U7MC_SFT7110_SUPPRESS_FETCH_4_MASK)
#define SET_U0_U7MC_SFT7110_SUPPRESS_FETCH_4(data)         saif_set_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,data,U0_U7MC_SFT7110_SUPPRESS_FETCH_4_SHIFT,U0_U7MC_SFT7110_SUPPRESS_FETCH_4_MASK)
#define GET_U0_U7MC_SFT7110_WFI_FROM_TILE_0                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_WFI_FROM_TILE_0_SHIFT,U0_U7MC_SFT7110_WFI_FROM_TILE_0_MASK)
#define GET_U0_U7MC_SFT7110_WFI_FROM_TILE_1                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_WFI_FROM_TILE_1_SHIFT,U0_U7MC_SFT7110_WFI_FROM_TILE_1_MASK)
#define GET_U0_U7MC_SFT7110_WFI_FROM_TILE_2                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_WFI_FROM_TILE_2_SHIFT,U0_U7MC_SFT7110_WFI_FROM_TILE_2_MASK)
#define GET_U0_U7MC_SFT7110_WFI_FROM_TILE_3                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_WFI_FROM_TILE_3_SHIFT,U0_U7MC_SFT7110_WFI_FROM_TILE_3_MASK)
#define GET_U0_U7MC_SFT7110_WFI_FROM_TILE_4                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_U7MC_SFT7110_WFI_FROM_TILE_4_SHIFT,U0_U7MC_SFT7110_WFI_FROM_TILE_4_MASK)
#define GET_U0_VDEC_INTSRAM_SRAM_CONFIG                    saif_get_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,U0_VDEC_INTSRAM_SRAM_CONFIG_SHIFT,U0_VDEC_INTSRAM_SRAM_CONFIG_MASK)
#define SET_U0_VDEC_INTSRAM_SRAM_CONFIG(data)              saif_set_reg(SYS_SYSCONSAIF__SYSCFG_132_ADDR,data,U0_VDEC_INTSRAM_SRAM_CONFIG_SHIFT,U0_VDEC_INTSRAM_SRAM_CONFIG_MASK)
#define GET_U0_VENC_INTSRAM_SRAM_CONFIG                    saif_get_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,U0_VENC_INTSRAM_SRAM_CONFIG_SHIFT,U0_VENC_INTSRAM_SRAM_CONFIG_MASK)
#define SET_U0_VENC_INTSRAM_SRAM_CONFIG(data)              saif_set_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,data,U0_VENC_INTSRAM_SRAM_CONFIG_SHIFT,U0_VENC_INTSRAM_SRAM_CONFIG_MASK)
#define GET_U0_WAVE420L_I_IPU_CURRENT_BUFFER               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,U0_WAVE420L_I_IPU_CURRENT_BUFFER_SHIFT,U0_WAVE420L_I_IPU_CURRENT_BUFFER_MASK)
#define SET_U0_WAVE420L_I_IPU_CURRENT_BUFFER(data)         saif_set_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,data,U0_WAVE420L_I_IPU_CURRENT_BUFFER_SHIFT,U0_WAVE420L_I_IPU_CURRENT_BUFFER_MASK)
#define GET_U0_WAVE420L_I_IPU_END_OF_ROW                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,U0_WAVE420L_I_IPU_END_OF_ROW_SHIFT,U0_WAVE420L_I_IPU_END_OF_ROW_MASK)
#define SET_U0_WAVE420L_I_IPU_END_OF_ROW(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,data,U0_WAVE420L_I_IPU_END_OF_ROW_SHIFT,U0_WAVE420L_I_IPU_END_OF_ROW_MASK)
#define GET_U0_WAVE420L_I_IPU_NEW_FRAME                    saif_get_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,U0_WAVE420L_I_IPU_NEW_FRAME_SHIFT,U0_WAVE420L_I_IPU_NEW_FRAME_MASK)
#define SET_U0_WAVE420L_I_IPU_NEW_FRAME(data)              saif_set_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,data,U0_WAVE420L_I_IPU_NEW_FRAME_SHIFT,U0_WAVE420L_I_IPU_NEW_FRAME_MASK)
#define GET_U0_WAVE420L_O_VPU_IDLE                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,U0_WAVE420L_O_VPU_IDLE_SHIFT,U0_WAVE420L_O_VPU_IDLE_MASK)
#define GET_U1_CAN_CTRL_CAN_FD_ENABLE                      saif_get_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,U1_CAN_CTRL_CAN_FD_ENABLE_SHIFT,U1_CAN_CTRL_CAN_FD_ENABLE_MASK)
#define SET_U1_CAN_CTRL_CAN_FD_ENABLE(data)                saif_set_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,data,U1_CAN_CTRL_CAN_FD_ENABLE_SHIFT,U1_CAN_CTRL_CAN_FD_ENABLE_MASK)
#define GET_U1_CAN_CTRL_HOST_ECC_DISABLE                   saif_get_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,U1_CAN_CTRL_HOST_ECC_DISABLE_SHIFT,U1_CAN_CTRL_HOST_ECC_DISABLE_MASK)
#define SET_U1_CAN_CTRL_HOST_ECC_DISABLE(data)             saif_set_reg(SYS_SYSCONSAIF__SYSCFG_136_ADDR,data,U1_CAN_CTRL_HOST_ECC_DISABLE_SHIFT,U1_CAN_CTRL_HOST_ECC_DISABLE_MASK)
#define GET_U1_CAN_CTRL_HOST_IF                            saif_get_reg(SYS_SYSCONSAIF__SYSCFG_140_ADDR,U1_CAN_CTRL_HOST_IF_SHIFT,U1_CAN_CTRL_HOST_IF_MASK)
#define GET_U1_DW_GMAC5_AXI64_SCFG_RAM_CFG                 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_140_ADDR,U1_DW_GMAC5_AXI64_SCFG_RAM_CFG_SHIFT,U1_DW_GMAC5_AXI64_SCFG_RAM_CFG_MASK)
#define SET_U1_DW_GMAC5_AXI64_SCFG_RAM_CFG(data)           saif_set_reg(SYS_SYSCONSAIF__SYSCFG_140_ADDR,data,U1_DW_GMAC5_AXI64_SCFG_RAM_CFG_SHIFT,U1_DW_GMAC5_AXI64_SCFG_RAM_CFG_MASK)
#define GET_U1_DW_GMAC5_AXI64_MAC_SPEED_O                  saif_get_reg(SYS_SYSCONSAIF__SYSCFG_144_ADDR,U1_DW_GMAC5_AXI64_MAC_SPEED_O_SHIFT,U1_DW_GMAC5_AXI64_MAC_SPEED_O_MASK)
#define GET_U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_144_ADDR,U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I_SHIFT,U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I_MASK)
#define SET_U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I(data)         saif_set_reg(SYS_SYSCONSAIF__SYSCFG_144_ADDR,data,U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I_SHIFT,U1_DW_GMAC5_AXI64_PHY_INTF_SEL_I_MASK)
#define GET_U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_31_0_        saif_get_reg(SYS_SYSCONSAIF__SYSCFG_148_ADDR,U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_31_0__SHIFT,U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_31_0__MASK)
#define GET_U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_63_32_       saif_get_reg(SYS_SYSCONSAIF__SYSCFG_152_ADDR,U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_63_32__SHIFT,U1_DW_GMAC5_AXI64_PTP_TIMESTAMP_O_63_32__MASK)
#define GET_U1_DW_I2C_IC_EN                                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U1_DW_I2C_IC_EN_SHIFT,U1_DW_I2C_IC_EN_MASK)
#define GET_U1_DW_SDIO_DATA_STROBE_PHASE_CTRL              saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U1_DW_SDIO_DATA_STROBE_PHASE_CTRL_SHIFT,U1_DW_SDIO_DATA_STROBE_PHASE_CTRL_MASK)
#define SET_U1_DW_SDIO_DATA_STROBE_PHASE_CTRL(data)        saif_set_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,data,U1_DW_SDIO_DATA_STROBE_PHASE_CTRL_SHIFT,U1_DW_SDIO_DATA_STROBE_PHASE_CTRL_MASK)
#define GET_U1_DW_SDIO_HBIG_ENDIAN                         saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U1_DW_SDIO_HBIG_ENDIAN_SHIFT,U1_DW_SDIO_HBIG_ENDIAN_MASK)
#define SET_U1_DW_SDIO_HBIG_ENDIAN(data)                   saif_set_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,data,U1_DW_SDIO_HBIG_ENDIAN_SHIFT,U1_DW_SDIO_HBIG_ENDIAN_MASK)
#define GET_U1_DW_SDIO_M_HBIG_ENDIAN                       saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U1_DW_SDIO_M_HBIG_ENDIAN_SHIFT,U1_DW_SDIO_M_HBIG_ENDIAN_MASK)
#define SET_U1_DW_SDIO_M_HBIG_ENDIAN(data)                 saif_set_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,data,U1_DW_SDIO_M_HBIG_ENDIAN_SHIFT,U1_DW_SDIO_M_HBIG_ENDIAN_MASK)
#define GET_U1_RESET_CTRL_CLR_RESET_STATUS                 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U1_RESET_CTRL_CLR_RESET_STATUS_SHIFT,U1_RESET_CTRL_CLR_RESET_STATUS_MASK)
#define SET_U1_RESET_CTRL_CLR_RESET_STATUS(data)           saif_set_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,data,U1_RESET_CTRL_CLR_RESET_STATUS_SHIFT,U1_RESET_CTRL_CLR_RESET_STATUS_MASK)
#define GET_U1_RESET_CTRL_PLL_TIMECNT_FINISH               saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U1_RESET_CTRL_PLL_TIMECNT_FINISH_SHIFT,U1_RESET_CTRL_PLL_TIMECNT_FINISH_MASK)
#define GET_U1_RESET_CTRL_RSTN_SW                          saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U1_RESET_CTRL_RSTN_SW_SHIFT,U1_RESET_CTRL_RSTN_SW_MASK)
#define SET_U1_RESET_CTRL_RSTN_SW(data)                    saif_set_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,data,U1_RESET_CTRL_RSTN_SW_SHIFT,U1_RESET_CTRL_RSTN_SW_MASK)
#define GET_U1_RESET_CTRL_SYS_RESET_STATUS                 saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U1_RESET_CTRL_SYS_RESET_STATUS_SHIFT,U1_RESET_CTRL_SYS_RESET_STATUS_MASK)
#define GET_U2_DW_I2C_IC_EN                                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U2_DW_I2C_IC_EN_SHIFT,U2_DW_I2C_IC_EN_MASK)
#define GET_U3_DW_I2C_IC_EN                                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U3_DW_I2C_IC_EN_SHIFT,U3_DW_I2C_IC_EN_MASK)
#define GET_U4_DW_I2C_IC_EN                                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U4_DW_I2C_IC_EN_SHIFT,U4_DW_I2C_IC_EN_MASK)
#define GET_U5_DW_I2C_IC_EN                                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U5_DW_I2C_IC_EN_SHIFT,U5_DW_I2C_IC_EN_MASK)
#define GET_U6_DW_I2C_IC_EN                                saif_get_reg(SYS_SYSCONSAIF__SYSCFG_156_ADDR,U6_DW_I2C_IC_EN_SHIFT,U6_DW_I2C_IC_EN_MASK)
