#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Sep  4 10:53:26 2019
# Process ID: 17148
# Current directory: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv4_0_0_synth_1
# Command line: vivado.exe -log system_conv4_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_conv4_0_0.tcl
# Log file: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv4_0_0_synth_1/system_conv4_0_0.vds
# Journal file: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv4_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_conv4_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/xilinx_projects/16_ov5640_single/repo/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_conv4_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 407.602 ; gain = 109.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_conv4_0_0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_conv4_0_0/synth/system_conv4_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'conv4' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:12]
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage16 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage17 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state547 bound to: 29'b10000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:200]
INFO: [Synth 8-6157] synthesizing module 'conv4_AXILiteS_s_axi' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 10'b0000000000 
	Parameter ADDR_GIE bound to: 10'b0000000100 
	Parameter ADDR_IER bound to: 10'b0000001000 
	Parameter ADDR_ISR bound to: 10'b0000001100 
	Parameter ADDR_AP_RETURN_0 bound to: 10'b0000010000 
	Parameter ADDR_FEATURE_SRC_0_DATA_0 bound to: 10'b0000011000 
	Parameter ADDR_FEATURE_SRC_0_CTRL bound to: 10'b0000011100 
	Parameter ADDR_FEATURE_SRC_1_DATA_0 bound to: 10'b0000100000 
	Parameter ADDR_FEATURE_SRC_1_CTRL bound to: 10'b0000100100 
	Parameter ADDR_FEATURE_SRC_2_DATA_0 bound to: 10'b0000101000 
	Parameter ADDR_FEATURE_SRC_2_CTRL bound to: 10'b0000101100 
	Parameter ADDR_FEATURE_SRC_3_DATA_0 bound to: 10'b0000110000 
	Parameter ADDR_FEATURE_SRC_3_CTRL bound to: 10'b0000110100 
	Parameter ADDR_FEATURE_SRC_4_DATA_0 bound to: 10'b0000111000 
	Parameter ADDR_FEATURE_SRC_4_CTRL bound to: 10'b0000111100 
	Parameter ADDR_FEATURE_SRC_5_DATA_0 bound to: 10'b0001000000 
	Parameter ADDR_FEATURE_SRC_5_CTRL bound to: 10'b0001000100 
	Parameter ADDR_FEATURE_SRC_6_DATA_0 bound to: 10'b0001001000 
	Parameter ADDR_FEATURE_SRC_6_CTRL bound to: 10'b0001001100 
	Parameter ADDR_FEATURE_SRC_7_DATA_0 bound to: 10'b0001010000 
	Parameter ADDR_FEATURE_SRC_7_CTRL bound to: 10'b0001010100 
	Parameter ADDR_WEIGHT_SRC_0_0_DATA_0 bound to: 10'b0001011000 
	Parameter ADDR_WEIGHT_SRC_0_0_CTRL bound to: 10'b0001011100 
	Parameter ADDR_WEIGHT_SRC_0_1_DATA_0 bound to: 10'b0001100000 
	Parameter ADDR_WEIGHT_SRC_0_1_CTRL bound to: 10'b0001100100 
	Parameter ADDR_WEIGHT_SRC_0_2_DATA_0 bound to: 10'b0001101000 
	Parameter ADDR_WEIGHT_SRC_0_2_CTRL bound to: 10'b0001101100 
	Parameter ADDR_WEIGHT_SRC_0_3_DATA_0 bound to: 10'b0001110000 
	Parameter ADDR_WEIGHT_SRC_0_3_CTRL bound to: 10'b0001110100 
	Parameter ADDR_WEIGHT_SRC_0_4_DATA_0 bound to: 10'b0001111000 
	Parameter ADDR_WEIGHT_SRC_0_4_CTRL bound to: 10'b0001111100 
	Parameter ADDR_WEIGHT_SRC_0_5_DATA_0 bound to: 10'b0010000000 
	Parameter ADDR_WEIGHT_SRC_0_5_CTRL bound to: 10'b0010000100 
	Parameter ADDR_WEIGHT_SRC_0_6_DATA_0 bound to: 10'b0010001000 
	Parameter ADDR_WEIGHT_SRC_0_6_CTRL bound to: 10'b0010001100 
	Parameter ADDR_WEIGHT_SRC_0_7_DATA_0 bound to: 10'b0010010000 
	Parameter ADDR_WEIGHT_SRC_0_7_CTRL bound to: 10'b0010010100 
	Parameter ADDR_WEIGHT_SRC_1_0_DATA_0 bound to: 10'b0010011000 
	Parameter ADDR_WEIGHT_SRC_1_0_CTRL bound to: 10'b0010011100 
	Parameter ADDR_WEIGHT_SRC_1_1_DATA_0 bound to: 10'b0010100000 
	Parameter ADDR_WEIGHT_SRC_1_1_CTRL bound to: 10'b0010100100 
	Parameter ADDR_WEIGHT_SRC_1_2_DATA_0 bound to: 10'b0010101000 
	Parameter ADDR_WEIGHT_SRC_1_2_CTRL bound to: 10'b0010101100 
	Parameter ADDR_WEIGHT_SRC_1_3_DATA_0 bound to: 10'b0010110000 
	Parameter ADDR_WEIGHT_SRC_1_3_CTRL bound to: 10'b0010110100 
	Parameter ADDR_WEIGHT_SRC_1_4_DATA_0 bound to: 10'b0010111000 
	Parameter ADDR_WEIGHT_SRC_1_4_CTRL bound to: 10'b0010111100 
	Parameter ADDR_WEIGHT_SRC_1_5_DATA_0 bound to: 10'b0011000000 
	Parameter ADDR_WEIGHT_SRC_1_5_CTRL bound to: 10'b0011000100 
	Parameter ADDR_WEIGHT_SRC_1_6_DATA_0 bound to: 10'b0011001000 
	Parameter ADDR_WEIGHT_SRC_1_6_CTRL bound to: 10'b0011001100 
	Parameter ADDR_WEIGHT_SRC_1_7_DATA_0 bound to: 10'b0011010000 
	Parameter ADDR_WEIGHT_SRC_1_7_CTRL bound to: 10'b0011010100 
	Parameter ADDR_WEIGHT_SRC_2_0_DATA_0 bound to: 10'b0011011000 
	Parameter ADDR_WEIGHT_SRC_2_0_CTRL bound to: 10'b0011011100 
	Parameter ADDR_WEIGHT_SRC_2_1_DATA_0 bound to: 10'b0011100000 
	Parameter ADDR_WEIGHT_SRC_2_1_CTRL bound to: 10'b0011100100 
	Parameter ADDR_WEIGHT_SRC_2_2_DATA_0 bound to: 10'b0011101000 
	Parameter ADDR_WEIGHT_SRC_2_2_CTRL bound to: 10'b0011101100 
	Parameter ADDR_WEIGHT_SRC_2_3_DATA_0 bound to: 10'b0011110000 
	Parameter ADDR_WEIGHT_SRC_2_3_CTRL bound to: 10'b0011110100 
	Parameter ADDR_WEIGHT_SRC_2_4_DATA_0 bound to: 10'b0011111000 
	Parameter ADDR_WEIGHT_SRC_2_4_CTRL bound to: 10'b0011111100 
	Parameter ADDR_WEIGHT_SRC_2_5_DATA_0 bound to: 10'b0100000000 
	Parameter ADDR_WEIGHT_SRC_2_5_CTRL bound to: 10'b0100000100 
	Parameter ADDR_WEIGHT_SRC_2_6_DATA_0 bound to: 10'b0100001000 
	Parameter ADDR_WEIGHT_SRC_2_6_CTRL bound to: 10'b0100001100 
	Parameter ADDR_WEIGHT_SRC_2_7_DATA_0 bound to: 10'b0100010000 
	Parameter ADDR_WEIGHT_SRC_2_7_CTRL bound to: 10'b0100010100 
	Parameter ADDR_WEIGHT_SRC_3_0_DATA_0 bound to: 10'b0100011000 
	Parameter ADDR_WEIGHT_SRC_3_0_CTRL bound to: 10'b0100011100 
	Parameter ADDR_WEIGHT_SRC_3_1_DATA_0 bound to: 10'b0100100000 
	Parameter ADDR_WEIGHT_SRC_3_1_CTRL bound to: 10'b0100100100 
	Parameter ADDR_WEIGHT_SRC_3_2_DATA_0 bound to: 10'b0100101000 
	Parameter ADDR_WEIGHT_SRC_3_2_CTRL bound to: 10'b0100101100 
	Parameter ADDR_WEIGHT_SRC_3_3_DATA_0 bound to: 10'b0100110000 
	Parameter ADDR_WEIGHT_SRC_3_3_CTRL bound to: 10'b0100110100 
	Parameter ADDR_WEIGHT_SRC_3_4_DATA_0 bound to: 10'b0100111000 
	Parameter ADDR_WEIGHT_SRC_3_4_CTRL bound to: 10'b0100111100 
	Parameter ADDR_WEIGHT_SRC_3_5_DATA_0 bound to: 10'b0101000000 
	Parameter ADDR_WEIGHT_SRC_3_5_CTRL bound to: 10'b0101000100 
	Parameter ADDR_WEIGHT_SRC_3_6_DATA_0 bound to: 10'b0101001000 
	Parameter ADDR_WEIGHT_SRC_3_6_CTRL bound to: 10'b0101001100 
	Parameter ADDR_WEIGHT_SRC_3_7_DATA_0 bound to: 10'b0101010000 
	Parameter ADDR_WEIGHT_SRC_3_7_CTRL bound to: 10'b0101010100 
	Parameter ADDR_WEIGHT_SRC_4_0_DATA_0 bound to: 10'b0101011000 
	Parameter ADDR_WEIGHT_SRC_4_0_CTRL bound to: 10'b0101011100 
	Parameter ADDR_WEIGHT_SRC_4_1_DATA_0 bound to: 10'b0101100000 
	Parameter ADDR_WEIGHT_SRC_4_1_CTRL bound to: 10'b0101100100 
	Parameter ADDR_WEIGHT_SRC_4_2_DATA_0 bound to: 10'b0101101000 
	Parameter ADDR_WEIGHT_SRC_4_2_CTRL bound to: 10'b0101101100 
	Parameter ADDR_WEIGHT_SRC_4_3_DATA_0 bound to: 10'b0101110000 
	Parameter ADDR_WEIGHT_SRC_4_3_CTRL bound to: 10'b0101110100 
	Parameter ADDR_WEIGHT_SRC_4_4_DATA_0 bound to: 10'b0101111000 
	Parameter ADDR_WEIGHT_SRC_4_4_CTRL bound to: 10'b0101111100 
	Parameter ADDR_WEIGHT_SRC_4_5_DATA_0 bound to: 10'b0110000000 
	Parameter ADDR_WEIGHT_SRC_4_5_CTRL bound to: 10'b0110000100 
	Parameter ADDR_WEIGHT_SRC_4_6_DATA_0 bound to: 10'b0110001000 
	Parameter ADDR_WEIGHT_SRC_4_6_CTRL bound to: 10'b0110001100 
	Parameter ADDR_WEIGHT_SRC_4_7_DATA_0 bound to: 10'b0110010000 
	Parameter ADDR_WEIGHT_SRC_4_7_CTRL bound to: 10'b0110010100 
	Parameter ADDR_WEIGHT_SRC_5_0_DATA_0 bound to: 10'b0110011000 
	Parameter ADDR_WEIGHT_SRC_5_0_CTRL bound to: 10'b0110011100 
	Parameter ADDR_WEIGHT_SRC_5_1_DATA_0 bound to: 10'b0110100000 
	Parameter ADDR_WEIGHT_SRC_5_1_CTRL bound to: 10'b0110100100 
	Parameter ADDR_WEIGHT_SRC_5_2_DATA_0 bound to: 10'b0110101000 
	Parameter ADDR_WEIGHT_SRC_5_2_CTRL bound to: 10'b0110101100 
	Parameter ADDR_WEIGHT_SRC_5_3_DATA_0 bound to: 10'b0110110000 
	Parameter ADDR_WEIGHT_SRC_5_3_CTRL bound to: 10'b0110110100 
	Parameter ADDR_WEIGHT_SRC_5_4_DATA_0 bound to: 10'b0110111000 
	Parameter ADDR_WEIGHT_SRC_5_4_CTRL bound to: 10'b0110111100 
	Parameter ADDR_WEIGHT_SRC_5_5_DATA_0 bound to: 10'b0111000000 
	Parameter ADDR_WEIGHT_SRC_5_5_CTRL bound to: 10'b0111000100 
	Parameter ADDR_WEIGHT_SRC_5_6_DATA_0 bound to: 10'b0111001000 
	Parameter ADDR_WEIGHT_SRC_5_6_CTRL bound to: 10'b0111001100 
	Parameter ADDR_WEIGHT_SRC_5_7_DATA_0 bound to: 10'b0111010000 
	Parameter ADDR_WEIGHT_SRC_5_7_CTRL bound to: 10'b0111010100 
	Parameter ADDR_WEIGHT_SRC_6_0_DATA_0 bound to: 10'b0111011000 
	Parameter ADDR_WEIGHT_SRC_6_0_CTRL bound to: 10'b0111011100 
	Parameter ADDR_WEIGHT_SRC_6_1_DATA_0 bound to: 10'b0111100000 
	Parameter ADDR_WEIGHT_SRC_6_1_CTRL bound to: 10'b0111100100 
	Parameter ADDR_WEIGHT_SRC_6_2_DATA_0 bound to: 10'b0111101000 
	Parameter ADDR_WEIGHT_SRC_6_2_CTRL bound to: 10'b0111101100 
	Parameter ADDR_WEIGHT_SRC_6_3_DATA_0 bound to: 10'b0111110000 
	Parameter ADDR_WEIGHT_SRC_6_3_CTRL bound to: 10'b0111110100 
	Parameter ADDR_WEIGHT_SRC_6_4_DATA_0 bound to: 10'b0111111000 
	Parameter ADDR_WEIGHT_SRC_6_4_CTRL bound to: 10'b0111111100 
	Parameter ADDR_WEIGHT_SRC_6_5_DATA_0 bound to: 10'b1000000000 
	Parameter ADDR_WEIGHT_SRC_6_5_CTRL bound to: 10'b1000000100 
	Parameter ADDR_WEIGHT_SRC_6_6_DATA_0 bound to: 10'b1000001000 
	Parameter ADDR_WEIGHT_SRC_6_6_CTRL bound to: 10'b1000001100 
	Parameter ADDR_WEIGHT_SRC_6_7_DATA_0 bound to: 10'b1000010000 
	Parameter ADDR_WEIGHT_SRC_6_7_CTRL bound to: 10'b1000010100 
	Parameter ADDR_WEIGHT_SRC_7_0_DATA_0 bound to: 10'b1000011000 
	Parameter ADDR_WEIGHT_SRC_7_0_CTRL bound to: 10'b1000011100 
	Parameter ADDR_WEIGHT_SRC_7_1_DATA_0 bound to: 10'b1000100000 
	Parameter ADDR_WEIGHT_SRC_7_1_CTRL bound to: 10'b1000100100 
	Parameter ADDR_WEIGHT_SRC_7_2_DATA_0 bound to: 10'b1000101000 
	Parameter ADDR_WEIGHT_SRC_7_2_CTRL bound to: 10'b1000101100 
	Parameter ADDR_WEIGHT_SRC_7_3_DATA_0 bound to: 10'b1000110000 
	Parameter ADDR_WEIGHT_SRC_7_3_CTRL bound to: 10'b1000110100 
	Parameter ADDR_WEIGHT_SRC_7_4_DATA_0 bound to: 10'b1000111000 
	Parameter ADDR_WEIGHT_SRC_7_4_CTRL bound to: 10'b1000111100 
	Parameter ADDR_WEIGHT_SRC_7_5_DATA_0 bound to: 10'b1001000000 
	Parameter ADDR_WEIGHT_SRC_7_5_CTRL bound to: 10'b1001000100 
	Parameter ADDR_WEIGHT_SRC_7_6_DATA_0 bound to: 10'b1001001000 
	Parameter ADDR_WEIGHT_SRC_7_6_CTRL bound to: 10'b1001001100 
	Parameter ADDR_WEIGHT_SRC_7_7_DATA_0 bound to: 10'b1001010000 
	Parameter ADDR_WEIGHT_SRC_7_7_CTRL bound to: 10'b1001010100 
	Parameter ADDR_WEIGHT_SRC_8_0_DATA_0 bound to: 10'b1001011000 
	Parameter ADDR_WEIGHT_SRC_8_0_CTRL bound to: 10'b1001011100 
	Parameter ADDR_WEIGHT_SRC_8_1_DATA_0 bound to: 10'b1001100000 
	Parameter ADDR_WEIGHT_SRC_8_1_CTRL bound to: 10'b1001100100 
	Parameter ADDR_WEIGHT_SRC_8_2_DATA_0 bound to: 10'b1001101000 
	Parameter ADDR_WEIGHT_SRC_8_2_CTRL bound to: 10'b1001101100 
	Parameter ADDR_WEIGHT_SRC_8_3_DATA_0 bound to: 10'b1001110000 
	Parameter ADDR_WEIGHT_SRC_8_3_CTRL bound to: 10'b1001110100 
	Parameter ADDR_WEIGHT_SRC_8_4_DATA_0 bound to: 10'b1001111000 
	Parameter ADDR_WEIGHT_SRC_8_4_CTRL bound to: 10'b1001111100 
	Parameter ADDR_WEIGHT_SRC_8_5_DATA_0 bound to: 10'b1010000000 
	Parameter ADDR_WEIGHT_SRC_8_5_CTRL bound to: 10'b1010000100 
	Parameter ADDR_WEIGHT_SRC_8_6_DATA_0 bound to: 10'b1010001000 
	Parameter ADDR_WEIGHT_SRC_8_6_CTRL bound to: 10'b1010001100 
	Parameter ADDR_WEIGHT_SRC_8_7_DATA_0 bound to: 10'b1010010000 
	Parameter ADDR_WEIGHT_SRC_8_7_CTRL bound to: 10'b1010010100 
	Parameter ADDR_WEIGHT_SRC_9_0_DATA_0 bound to: 10'b1010011000 
	Parameter ADDR_WEIGHT_SRC_9_0_CTRL bound to: 10'b1010011100 
	Parameter ADDR_WEIGHT_SRC_9_1_DATA_0 bound to: 10'b1010100000 
	Parameter ADDR_WEIGHT_SRC_9_1_CTRL bound to: 10'b1010100100 
	Parameter ADDR_WEIGHT_SRC_9_2_DATA_0 bound to: 10'b1010101000 
	Parameter ADDR_WEIGHT_SRC_9_2_CTRL bound to: 10'b1010101100 
	Parameter ADDR_WEIGHT_SRC_9_3_DATA_0 bound to: 10'b1010110000 
	Parameter ADDR_WEIGHT_SRC_9_3_CTRL bound to: 10'b1010110100 
	Parameter ADDR_WEIGHT_SRC_9_4_DATA_0 bound to: 10'b1010111000 
	Parameter ADDR_WEIGHT_SRC_9_4_CTRL bound to: 10'b1010111100 
	Parameter ADDR_WEIGHT_SRC_9_5_DATA_0 bound to: 10'b1011000000 
	Parameter ADDR_WEIGHT_SRC_9_5_CTRL bound to: 10'b1011000100 
	Parameter ADDR_WEIGHT_SRC_9_6_DATA_0 bound to: 10'b1011001000 
	Parameter ADDR_WEIGHT_SRC_9_6_CTRL bound to: 10'b1011001100 
	Parameter ADDR_WEIGHT_SRC_9_7_DATA_0 bound to: 10'b1011010000 
	Parameter ADDR_WEIGHT_SRC_9_7_CTRL bound to: 10'b1011010100 
	Parameter ADDR_BIAS_DATA_0 bound to: 10'b1011011000 
	Parameter ADDR_BIAS_CTRL bound to: 10'b1011011100 
	Parameter ADDR_FEATURE_DST_0_DATA_0 bound to: 10'b1011100000 
	Parameter ADDR_FEATURE_DST_0_CTRL bound to: 10'b1011100100 
	Parameter ADDR_FEATURE_DST_1_DATA_0 bound to: 10'b1011101000 
	Parameter ADDR_FEATURE_DST_1_CTRL bound to: 10'b1011101100 
	Parameter ADDR_FEATURE_DST_2_DATA_0 bound to: 10'b1011110000 
	Parameter ADDR_FEATURE_DST_2_CTRL bound to: 10'b1011110100 
	Parameter ADDR_FEATURE_DST_3_DATA_0 bound to: 10'b1011111000 
	Parameter ADDR_FEATURE_DST_3_CTRL bound to: 10'b1011111100 
	Parameter ADDR_FEATURE_DST_4_DATA_0 bound to: 10'b1100000000 
	Parameter ADDR_FEATURE_DST_4_CTRL bound to: 10'b1100000100 
	Parameter ADDR_FEATURE_DST_5_DATA_0 bound to: 10'b1100001000 
	Parameter ADDR_FEATURE_DST_5_CTRL bound to: 10'b1100001100 
	Parameter ADDR_FEATURE_DST_6_DATA_0 bound to: 10'b1100010000 
	Parameter ADDR_FEATURE_DST_6_CTRL bound to: 10'b1100010100 
	Parameter ADDR_FEATURE_DST_7_DATA_0 bound to: 10'b1100011000 
	Parameter ADDR_FEATURE_DST_7_CTRL bound to: 10'b1100011100 
	Parameter ADDR_FEATURE_DST_8_DATA_0 bound to: 10'b1100100000 
	Parameter ADDR_FEATURE_DST_8_CTRL bound to: 10'b1100100100 
	Parameter ADDR_FEATURE_DST_9_DATA_0 bound to: 10'b1100101000 
	Parameter ADDR_FEATURE_DST_9_CTRL bound to: 10'b1100101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_AXILiteS_s_axi.v:887]
INFO: [Synth 8-6155] done synthesizing module 'conv4_AXILiteS_s_axi' (1#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_throttl' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_throttl' (2#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_write' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_fifo' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_fifo' (3#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_reg_slice' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_reg_slice' (4#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_fifo__parameterized0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_fifo__parameterized0' (4#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_buffer' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_buffer' (5#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_fifo__parameterized1' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_fifo__parameterized1' (5#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_fifo__parameterized2' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_fifo__parameterized2' (5#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_write' (6#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_read' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_buffer__parameterized0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_buffer__parameterized0' (6#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'conv4_gmem_m_axi_reg_slice__parameterized0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_reg_slice__parameterized0' (6#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi_read' (7#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'conv4_gmem_m_axi' (8#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv4_W_0_0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_0.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv4_W_0_0_ram' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv4_W_0_0_ram' (9#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv4_W_0_0' (10#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv4_W_0_1' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_1.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv4_W_0_1_rom' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_1.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './conv4_W_0_1_rom.dat' is read successfully [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv4_W_0_1_rom' (11#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv4_W_0_1' (12#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_W_0_1.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv4_fadd_32ns_3bkb' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_fadd_32ns_3bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv4_ap_fadd_2_full_dsp_32' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/ip/conv4_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/ip/conv4_ap_fadd_2_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv4_ap_fadd_2_full_dsp_32' (30#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/ip/conv4_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv4_fadd_32ns_3bkb' (31#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv4_fmul_32ns_3cud' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_fmul_32ns_3cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv4_ap_fmul_1_max_dsp_32' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/ip/conv4_ap_fmul_1_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/ip/conv4_ap_fmul_1_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv4_ap_fmul_1_max_dsp_32' (39#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/ip/conv4_ap_fmul_1_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv4_fmul_32ns_3cud' (40#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_fmul_32ns_3cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv4_mac_muladd_dEe' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_mac_muladd_dEe.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv4_mac_muladd_dEe_DSP48_0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_mac_muladd_dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv4_mac_muladd_dEe_DSP48_0' (41#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_mac_muladd_dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv4_mac_muladd_dEe' (42#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_mac_muladd_dEe.v:33]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:8617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:8621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10657]
INFO: [Synth 8-6155] done synthesizing module 'conv4' (43#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_conv4_0_0' (44#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_conv4_0_0/synth/system_conv4_0_0.v:59]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 623.199 ; gain = 325.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 623.199 ; gain = 325.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 623.199 ; gain = 325.285
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 590 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_conv4_0_0/constraints/conv4_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_conv4_0_0/constraints/conv4_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv4_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv4_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1077.277 ; gain = 0.367
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  FDE => FDRE: 55 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1095.941 ; gain = 0.367
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1097.207 ; gain = 19.930
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1097.207 ; gain = 799.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1097.207 ; gain = 799.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv4_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1097.207 ; gain = 799.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv4_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv4_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv4_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4_gmem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv4_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_1_cast_reg_3917_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10551]
INFO: [Synth 8-4471] merging register 'tmp_2_cast_reg_3922_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10547]
INFO: [Synth 8-4471] merging register 'tmp_4_cast_reg_3927_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10543]
INFO: [Synth 8-4471] merging register 'tmp_5_cast_reg_3932_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10539]
INFO: [Synth 8-4471] merging register 'tmp_6_cast_reg_3937_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10535]
INFO: [Synth 8-4471] merging register 'tmp_7_cast_reg_3942_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10531]
INFO: [Synth 8-4471] merging register 'tmp_8_cast_reg_3947_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10527]
INFO: [Synth 8-4471] merging register 'tmp_17_cast_reg_3952_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10523]
INFO: [Synth 8-4471] merging register 'tmp_18_cast_reg_3957_reg[30:30]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10519]
INFO: [Synth 8-4471] merging register 'tmp_12_reg_3967_reg[63:30]' into 'tmp_10_reg_3962_reg[63:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10569]
INFO: [Synth 8-4471] merging register 'tmp_13_reg_3972_reg[63:30]' into 'tmp_10_reg_3962_reg[63:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10567]
INFO: [Synth 8-4471] merging register 'tmp_16_reg_3977_reg[63:30]' into 'tmp_10_reg_3962_reg[63:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10565]
INFO: [Synth 8-4471] merging register 'tmp_17_reg_3982_reg[63:30]' into 'tmp_10_reg_3962_reg[63:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10563]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_3987_reg[63:30]' into 'tmp_10_reg_3962_reg[63:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10561]
INFO: [Synth 8-4471] merging register 'tmp_21_reg_3992_reg[63:30]' into 'tmp_10_reg_3962_reg[63:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10559]
INFO: [Synth 8-4471] merging register 'tmp_22_reg_3997_reg[63:30]' into 'tmp_10_reg_3962_reg[63:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10557]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter1_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10755]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter2_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10523]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter3_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10757]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter4_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10758]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter5_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10527]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter6_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10760]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter7_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10761]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter8_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10531]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter9_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10763]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter10_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10764]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter11_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10535]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter12_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10766]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter13_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10767]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter14_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10539]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter15_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10769]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter16_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10770]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter17_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10543]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter18_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10772]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter19_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10773]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter20_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10547]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter21_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10775]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter22_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10776]
INFO: [Synth 8-4471] merging register 'tmp_132_cast_reg_4722_pp1_iter23_reg_reg[30:12]' into 'tmp_132_cast_reg_4722_reg[30:12]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10551]
INFO: [Synth 8-4471] merging register 'gmem_addr_16_reg_4746_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10778]
INFO: [Synth 8-4471] merging register 'gmem_addr_16_reg_4746_pp1_iter1_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10779]
INFO: [Synth 8-4471] merging register 'gmem_addr_16_reg_4746_pp1_iter2_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10780]
INFO: [Synth 8-4471] merging register 'gmem_addr_17_reg_5526_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10781]
INFO: [Synth 8-4471] merging register 'gmem_addr_17_reg_5526_pp1_iter3_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10782]
INFO: [Synth 8-4471] merging register 'gmem_addr_17_reg_5526_pp1_iter4_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10783]
INFO: [Synth 8-4471] merging register 'gmem_addr_18_reg_5543_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10784]
INFO: [Synth 8-4471] merging register 'gmem_addr_18_reg_5543_pp1_iter6_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10785]
INFO: [Synth 8-4471] merging register 'gmem_addr_18_reg_5543_pp1_iter7_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10786]
INFO: [Synth 8-4471] merging register 'gmem_addr_19_reg_5560_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10787]
INFO: [Synth 8-4471] merging register 'gmem_addr_19_reg_5560_pp1_iter9_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10788]
INFO: [Synth 8-4471] merging register 'gmem_addr_19_reg_5560_pp1_iter10_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10789]
INFO: [Synth 8-4471] merging register 'gmem_addr_20_reg_5577_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10790]
INFO: [Synth 8-4471] merging register 'gmem_addr_20_reg_5577_pp1_iter12_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10791]
INFO: [Synth 8-4471] merging register 'gmem_addr_20_reg_5577_pp1_iter13_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10792]
INFO: [Synth 8-4471] merging register 'gmem_addr_21_reg_5594_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10793]
INFO: [Synth 8-4471] merging register 'gmem_addr_21_reg_5594_pp1_iter15_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10794]
INFO: [Synth 8-4471] merging register 'gmem_addr_21_reg_5594_pp1_iter16_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10795]
INFO: [Synth 8-4471] merging register 'gmem_addr_22_reg_5611_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10796]
INFO: [Synth 8-4471] merging register 'gmem_addr_22_reg_5611_pp1_iter18_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10797]
INFO: [Synth 8-4471] merging register 'gmem_addr_22_reg_5611_pp1_iter19_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10798]
INFO: [Synth 8-4471] merging register 'gmem_addr_23_reg_5628_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10799]
INFO: [Synth 8-4471] merging register 'gmem_addr_23_reg_5628_pp1_iter21_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10800]
INFO: [Synth 8-4471] merging register 'gmem_addr_23_reg_5628_pp1_iter22_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10801]
INFO: [Synth 8-4471] merging register 'gmem_addr_24_reg_5650_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10802]
INFO: [Synth 8-4471] merging register 'gmem_addr_24_reg_5650_pp1_iter25_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10803]
INFO: [Synth 8-4471] merging register 'gmem_addr_24_reg_5650_pp1_iter26_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10804]
INFO: [Synth 8-4471] merging register 'gmem_addr_25_reg_5662_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10805]
INFO: [Synth 8-4471] merging register 'gmem_addr_25_reg_5662_pp1_iter28_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10806]
INFO: [Synth 8-4471] merging register 'gmem_addr_25_reg_5662_pp1_iter29_reg_reg[31:31]' into 'tmp_cast_reg_3912_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:10807]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_4415_reg' and it is trimmed from '64' to '32' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4780]
WARNING: [Synth 8-3936] Found unconnected internal register 'W_0_0_load_mid2_reg_4095_reg' and it is trimmed from '64' to '4' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4775]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_4021_reg' and it is trimmed from '6' to '4' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4980]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond6_fu_3123_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_3189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_3219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3213_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_3123_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_3189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_3219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3213_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gmem_ARLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv4_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv4_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv4_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv4_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1097.207 ; gain = 799.293
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_0_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_0_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_0_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_0_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_0_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_0_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_1_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_1_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_1_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_1_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_1_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_1_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_1_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_1_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_2_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_2_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_2_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_2_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_2_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_2_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_2_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_2_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_3_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_3_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_3_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_3_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_3_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_3_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_3_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_3_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_4_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_4_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_4_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_4_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_4_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_4_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_4_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_4_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_5_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_5_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_5_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_5_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_5_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_5_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_5_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_5_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_6_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_6_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_6_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_6_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_7_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_8_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_0_1_U' (conv4_W_0_1) to 'inst/W_9_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_6_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_6_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_6_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_7_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_7_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_7_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_7_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_7_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_7_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_7_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_8_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_8_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_8_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_8_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_8_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_8_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_8_7_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_9_1_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_9_2_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_9_3_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_9_4_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_9_5_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_9_6_U'
INFO: [Synth 8-223] decloning instance 'inst/W_6_4_U' (conv4_W_0_1) to 'inst/W_9_7_U'
INFO: [Synth 8-223] decloning instance 'conv4_fadd_32ns_3bkb:/conv4_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv4_fadd_32ns_3bkb:/conv4_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv4_fadd_32ns_3bkb:/conv4_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv4_fadd_32ns_3bkb:/conv4_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv4_fadd_32ns_3bkb:/conv4_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'conv4_fadd_32ns_3bkb:/conv4_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'conv4_fmul_32ns_3cud:/conv4_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv4_fmul_32ns_3cud:/conv4_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv4_fmul_32ns_3cud:/conv4_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv4_fmul_32ns_3cud:/conv4_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv4__GB0    |           1|     29083|
|2     |conv4__GB1    |           1|     15191|
|3     |conv4__GB2    |           1|     13129|
|4     |conv4__GB3    |           1|     14366|
|5     |conv4__GB4    |           1|     23388|
|6     |conv4__GB5    |           1|     26720|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'W_8_5_load_reg_5271_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4869]
INFO: [Synth 8-4471] merging register 'W_7_7_load_reg_5246_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4864]
INFO: [Synth 8-4471] merging register 'W_7_2_load_reg_5221_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4859]
INFO: [Synth 8-4471] merging register 'W_6_4_load_reg_5196_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4854]
INFO: [Synth 8-4471] merging register 'W_5_1_load_reg_4647_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4833]
INFO: [Synth 8-4471] merging register 'W_0_7_load_reg_4477_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4799]
INFO: [Synth 8-4471] merging register 'W_0_6_load_reg_4472_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4798]
INFO: [Synth 8-4471] merging register 'W_0_5_load_reg_4467_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4797]
INFO: [Synth 8-4471] merging register 'W_0_4_load_reg_4462_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4796]
INFO: [Synth 8-4471] merging register 'W_0_3_load_reg_4457_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4795]
INFO: [Synth 8-4471] merging register 'W_0_2_load_reg_4452_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4794]
INFO: [Synth 8-4471] merging register 'W_0_1_load_reg_4447_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4793]
INFO: [Synth 8-4471] merging register 'W_5_0_load_reg_4642_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4832]
INFO: [Synth 8-4471] merging register 'W_9_4_load_reg_5301_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4875]
INFO: [Synth 8-4471] merging register 'W_8_6_load_reg_5276_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4870]
INFO: [Synth 8-4471] merging register 'W_8_1_load_reg_5251_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4865]
INFO: [Synth 8-4471] merging register 'W_7_3_load_reg_5226_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4860]
INFO: [Synth 8-4471] merging register 'W_6_5_load_reg_5201_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4855]
INFO: [Synth 8-4471] merging register 'W_5_7_load_reg_4677_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4839]
INFO: [Synth 8-4471] merging register 'W_5_2_load_reg_4652_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4834]
INFO: [Synth 8-4471] merging register 'W_1_7_load_reg_4517_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4807]
INFO: [Synth 8-4471] merging register 'W_1_6_load_reg_4512_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4806]
INFO: [Synth 8-4471] merging register 'W_1_5_load_reg_4507_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4805]
INFO: [Synth 8-4471] merging register 'W_1_4_load_reg_4502_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4804]
INFO: [Synth 8-4471] merging register 'W_1_3_load_reg_4497_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4803]
INFO: [Synth 8-4471] merging register 'W_1_2_load_reg_4492_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4802]
INFO: [Synth 8-4471] merging register 'W_1_1_load_reg_4487_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4801]
INFO: [Synth 8-4471] merging register 'W_6_0_load_reg_4682_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4840]
INFO: [Synth 8-4471] merging register 'W_1_0_load_reg_4482_reg[31:0]' into 'W_5_6_load_reg_4672_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4800]
INFO: [Synth 8-4471] merging register 'W_9_5_load_reg_5306_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4876]
INFO: [Synth 8-4471] merging register 'W_8_7_load_reg_5281_reg[31:0]' into 'W_9_3_load_reg_5296_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/6404/hdl/verilog/conv4.v:4871]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[31]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[29]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[30]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[28]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[27]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[26]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[25]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[24]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[23]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[5]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[0]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[1]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[2]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[3]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[4]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[11]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[6]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[7]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[8]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[9]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[10]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[17]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[12]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[13]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[14]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[15]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[16]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[18]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[19]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[20]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[21]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/din1_buf1_reg[22]' (FDE) to 'conv4_fmul_32ns_3cud_U8/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U6/ce_r_reg' (FD) to 'conv4_fmul_32ns_3cud_U7/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U7/ce_r_reg' (FD) to 'conv4_fmul_32ns_3cud_U8/ce_r_reg'
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_3189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'conv4_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'conv4_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'conv4_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'conv4_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'conv4_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'conv4_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U9/din1_buf1_reg[31]' (FDE) to 'conv4_fmul_32ns_3cud_U10/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv4_fmul_32ns_3cud_U9/din1_buf1_reg[29]' (FDE) to 'conv4_fmul_32ns_3cud_U10/din1_buf1_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\W_0_1_U/conv4_W_0_1_rom_U/q0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\W_6_4_U/conv4_W_0_1_rom_U/q0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\W_9_7_load_reg_5316_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\W_6_3_load_reg_4697_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_fmul_32ns_3cud_U10/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv4_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_3123_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_3219_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP conv4_mac_muladd_dEe_U11/conv4_mac_muladd_dEe_DSP48_0_U/p, operation Mode is: C'+A*(B:0x36).
DSP Report: register C is absorbed into DSP conv4_mac_muladd_dEe_U11/conv4_mac_muladd_dEe_DSP48_0_U/p.
DSP Report: operator conv4_mac_muladd_dEe_U11/conv4_mac_muladd_dEe_DSP48_0_U/p is absorbed into DSP conv4_mac_muladd_dEe_U11/conv4_mac_muladd_dEe_DSP48_0_U/p.
DSP Report: operator conv4_mac_muladd_dEe_U11/conv4_mac_muladd_dEe_DSP48_0_U/m is absorbed into DSP conv4_mac_muladd_dEe_U11/conv4_mac_muladd_dEe_DSP48_0_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv4_AXILiteS_s_axi_U/\int_ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_132_cast_reg_4722_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_10_reg_3962_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_10_reg_3962_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_cast_reg_3912_reg[30] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv4_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv4_AXILiteS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:06 . Memory (MB): peak = 1097.207 ; gain = 799.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_3/i_10/conv4_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/i_14/conv4_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv4__GB0    |           1|     29083|
|2     |conv4__GB1    |           1|     15191|
|3     |conv4__GB2    |           1|      4218|
|4     |conv4__GB3    |           1|      5753|
|5     |conv4__GB4    |           1|     15840|
|6     |conv4__GB5    |           1|     18781|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:26 . Memory (MB): peak = 1097.207 ; gain = 799.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\W_9_3_load_reg_5296_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\W_5_6_load_reg_4672_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U8/din1_buf1_reg[22] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:37 . Memory (MB): peak = 1103.027 ; gain = 805.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv4__GB0    |           1|     29083|
|2     |conv4__GB1    |           1|     15191|
|3     |conv4__GB2    |           1|      3766|
|4     |conv4__GB3    |           1|      5753|
|5     |conv4__GB4    |           1|     15837|
|6     |conv4__GB5    |           1|     18528|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\conv4_fmul_32ns_3cud_U7/dout_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U9/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U10/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U10/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U10/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U10/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U10/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U10/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U10/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv4_fmul_32ns_3cud_U10/conv4_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/conv4_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/conv4_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:03:08 . Memory (MB): peak = 1103.063 ; gain = 805.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv4__GB0    |           1|     22763|
|2     |conv4__GB1    |           1|     10121|
|3     |conv4__GB2    |           1|      2201|
|4     |conv4__GB3    |           1|      2959|
|5     |conv4__GB4    |           1|      6477|
|6     |conv4__GB5    |           1|     12045|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/conv4_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv4_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:03:19 . Memory (MB): peak = 1157.836 ; gain = 859.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:03:19 . Memory (MB): peak = 1157.836 ; gain = 859.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:03:22 . Memory (MB): peak = 1157.836 ; gain = 859.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:32 ; elapsed = 00:03:22 . Memory (MB): peak = 1157.836 ; gain = 859.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:34 ; elapsed = 00:03:24 . Memory (MB): peak = 1157.836 ; gain = 859.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:34 ; elapsed = 00:03:24 . Memory (MB): peak = 1157.836 ; gain = 859.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   229|
|2     |DSP48E1   |     5|
|3     |DSP48E1_1 |     5|
|4     |DSP48E1_2 |     5|
|5     |DSP48E1_3 |     5|
|6     |DSP48E1_4 |     5|
|7     |DSP48E1_5 |     1|
|8     |LUT1      |    45|
|9     |LUT2      |   795|
|10    |LUT3      |  4140|
|11    |LUT4      |   728|
|12    |LUT5      |   781|
|13    |LUT6      |  4155|
|14    |MUXCY     |   334|
|15    |MUXF7     |   332|
|16    |MUXF8     |   126|
|17    |RAM16X1S  |    32|
|18    |RAMB18E1  |     2|
|19    |SRL16E    |  1040|
|20    |SRLC32E   |   623|
|21    |XORCY     |   125|
|22    |FDE       |    55|
|23    |FDRE      | 13250|
|24    |FDSE      |     6|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:34 ; elapsed = 00:03:24 . Memory (MB): peak = 1157.836 ; gain = 859.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:03:00 . Memory (MB): peak = 1157.836 ; gain = 385.914
Synthesis Optimization Complete : Time (s): cpu = 00:02:34 ; elapsed = 00:03:25 . Memory (MB): peak = 1157.836 ; gain = 859.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1159.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 179 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 92 instances
  FDE => FDRE: 55 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
623 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:03:32 . Memory (MB): peak = 1159.238 ; gain = 869.301
INFO: [Coretcl 2-1174] Renamed 452 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1159.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv4_0_0_synth_1/system_conv4_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_conv4_0_0_utilization_synth.rpt -pb system_conv4_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 10:57:12 2019...
