{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1606026528977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1606026528978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 14:28:48 2020 " "Processing started: Sun Nov 22 14:28:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1606026528978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1606026528978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1606026528978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1606026529232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopwatch.v(10) " "Verilog HDL information at stopwatch.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1606026529271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1606026529272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1606026529272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sout packed stopwatch.v(7) " "Verilog HDL Port Declaration warning at stopwatch.v(7): data type declaration for \"sout\" declares packed dimensions but the port declaration declaration does not" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1606026529272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sout stopwatch.v(4) " "HDL info at stopwatch.v(4): see declaration for object \"sout\"" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1606026529272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mout packed stopwatch.v(8) " "Verilog HDL Port Declaration warning at stopwatch.v(8): data type declaration for \"mout\" declares packed dimensions but the port declaration declaration does not" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1606026529272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mout stopwatch.v(5) " "HDL info at stopwatch.v(5): see declaration for object \"mout\"" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1606026529272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hout packed stopwatch.v(9) " "Verilog HDL Port Declaration warning at stopwatch.v(9): data type declaration for \"hout\" declares packed dimensions but the port declaration declaration does not" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1606026529273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hout stopwatch.v(6) " "HDL info at stopwatch.v(6): see declaration for object \"hout\"" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1606026529273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1606026529298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stopwatch.v(20) " "Verilog HDL assignment warning at stopwatch.v(20): truncated value with size 32 to match size of target (8)" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1606026529305 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stopwatch.v(24) " "Verilog HDL assignment warning at stopwatch.v(24): truncated value with size 32 to match size of target (8)" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1606026529305 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stopwatch.v(28) " "Verilog HDL assignment warning at stopwatch.v(28): truncated value with size 32 to match size of target (8)" {  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1606026529305 "|stopwatch"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1606026529832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/verilog_code/stopwatch/stopwatch.map.smsg " "Generated suppressed messages file F:/verilog_code/stopwatch/stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1606026529970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1606026530049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1606026530049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1606026530089 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1606026530089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1606026530089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1606026530089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1606026530109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 14:28:50 2020 " "Processing ended: Sun Nov 22 14:28:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1606026530109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1606026530109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1606026530109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1606026530109 ""}
