{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743439018599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743439018599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 23:36:58 2025 " "Processing started: Mon Mar 31 23:36:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743439018599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743439018599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wrapper_wave_generator -c wrapper_wave_generator " "Command: quartus_sta wrapper_wave_generator -c wrapper_wave_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743439018599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743439018737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743439019133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743439019133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019177 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrapper_wave_generator.sdc " "Synopsys Design Constraints File file not found: 'wrapper_wave_generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743439019717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019717 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743439019720 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743439019720 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743439019720 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743439019720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019721 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " "create_clock -period 1.000 -name p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743439019722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " "create_clock -period 1.000 -name setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743439019722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " "create_clock -period 1.000 -name wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743439019722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " "create_clock -period 1.000 -name wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743439019722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " "create_clock -period 1.000 -name wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743439019722 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743439019722 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FPGA_CODEC_BUFFER\|lrck~0  from: dataf  to: combout " "Cell: FPGA_CODEC_BUFFER\|lrck~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439019727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439019727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439019727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439019727 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743439019727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743439019733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743439019740 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743439019744 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743439019798 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743439019861 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743439019861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.701 " "Worst-case setup slack is -30.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.701            -344.384 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "  -30.701            -344.384 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.673            -161.775 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "  -13.673            -161.775 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.446            -159.976 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "  -13.446            -159.976 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.325            -158.790 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "  -13.325            -158.790 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.337            -198.873 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.337            -198.873 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.637            -102.813 CLOCK_50  " "   -6.637            -102.813 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.012             -23.813 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -4.012             -23.813 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 CLOCK_50  " "    0.005               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.363               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    0.445               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "    0.512               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "    0.589               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "    0.717               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.598               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "    1.598               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.511 " "Worst-case recovery slack is -3.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.511             -14.032 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -3.511             -14.032 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.018 " "Worst-case removal slack is 1.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    1.018               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -21.075 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "   -2.225             -21.075 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -20.857 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "   -2.225             -20.857 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -20.452 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "   -2.225             -20.452 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.338 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "   -0.394              -8.338 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.477 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -0.394              -4.477 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.516               0.000 CLOCK_50  " "    8.516               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.963               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.963               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439019881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439019881 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743439019914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743439019967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743439021150 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FPGA_CODEC_BUFFER\|lrck~0  from: dataf  to: combout " "Cell: FPGA_CODEC_BUFFER\|lrck~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439021227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439021227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439021227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439021227 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743439021227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743439021237 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743439021255 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743439021255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.694 " "Worst-case setup slack is -30.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.694            -343.168 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "  -30.694            -343.168 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.060            -154.613 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "  -13.060            -154.613 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.867            -153.252 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "  -12.867            -153.252 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.759            -152.151 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "  -12.759            -152.151 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.623            -181.466 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.623            -181.466 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.270             -95.339 CLOCK_50  " "   -6.270             -95.339 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.155             -24.652 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -4.155             -24.652 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439021257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.301 " "Worst-case hold slack is -0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.301 CLOCK_50  " "   -0.301              -0.301 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.263               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    0.455               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "    0.573               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "    0.599               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "    0.715               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.686               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "    1.686               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439021271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.537 " "Worst-case recovery slack is -3.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.537             -14.133 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -3.537             -14.133 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439021278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.953 " "Worst-case removal slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    0.953               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439021285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -20.975 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "   -2.225             -20.975 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -20.885 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "   -2.225             -20.885 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -20.435 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "   -2.225             -20.435 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.588 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "   -0.394              -8.588 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.445 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -0.394              -4.445 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.448               0.000 CLOCK_50  " "    8.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.914               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.914               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439021290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439021290 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743439021310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743439021450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743439022531 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FPGA_CODEC_BUFFER\|lrck~0  from: dataf  to: combout " "Cell: FPGA_CODEC_BUFFER\|lrck~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439022624 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439022624 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439022624 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439022624 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743439022624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743439022628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743439022634 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743439022634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.193 " "Worst-case setup slack is -16.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.193            -183.972 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "  -16.193            -183.972 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.640             -99.107 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "   -8.640             -99.107 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.525             -98.525 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "   -8.525             -98.525 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.441             -97.831 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "   -8.441             -97.831 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.105            -160.270 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.105            -160.270 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.854             -72.239 CLOCK_50  " "   -4.854             -72.239 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885             -10.887 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -1.885             -10.887 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    0.162               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "    0.217               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "    0.302               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "    0.451               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "    0.721               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.569 " "Worst-case recovery slack is -1.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.569              -6.270 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -1.569              -6.270 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.483 " "Worst-case removal slack is 0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    0.483               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -13.812 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "   -1.702             -13.812 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -13.616 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "   -1.702             -13.616 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -13.616 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "   -1.702             -13.616 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -0.003              -0.003 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "    0.042               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.449               0.000 CLOCK_50  " "    8.449               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.214               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   41.214               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022650 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743439022662 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FPGA_CODEC_BUFFER\|lrck~0  from: dataf  to: combout " "Cell: FPGA_CODEC_BUFFER\|lrck~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439022830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439022830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439022830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743439022830 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743439022830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743439022834 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743439022841 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743439022841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.968 " "Worst-case setup slack is -14.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.968            -169.016 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "  -14.968            -169.016 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.548             -86.481 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "   -7.548             -86.481 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.451             -86.080 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "   -7.451             -86.080 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.383             -85.519 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "   -7.383             -85.519 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.800            -130.587 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.800            -130.587 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.078             -59.120 CLOCK_50  " "   -4.078             -59.120 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808             -10.397 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -1.808             -10.397 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 CLOCK_50  " "   -0.005              -0.005 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    0.147               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "    0.193               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "    0.272               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "    0.363               0.000 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "    0.711               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.484 " "Worst-case recovery slack is -1.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484              -5.933 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "   -1.484              -5.933 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    0.421               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -13.636 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4  " "   -1.702             -13.636 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -13.616 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2  " "   -1.702             -13.616 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -13.616 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8  " "   -1.702             -13.616 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|clk_div8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c  " "    0.038               0.000 setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\|clk_i2c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\]  " "    0.080               0.000 p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|clk_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.439               0.000 CLOCK_50  " "    8.439               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.205               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   41.205               0.000 PLL_12MHZ\|gen12mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743439022863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743439022863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743439024154 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743439024157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5287 " "Peak virtual memory: 5287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743439024246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 23:37:04 2025 " "Processing ended: Mon Mar 31 23:37:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743439024246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743439024246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743439024246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743439024246 ""}
