Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sat Apr 12 15:46:32 2014
| Host         : andrew-arch running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file narrator_control_sets_placed.rpt
| Design       : narrator
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    14 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |              43 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------+--------------------------------------+------------------+----------------+
| Clock Signal |                      Enable Signal                     |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------+--------------------------------------+------------------+----------------+
|  clk_BUFG    | chatter_inst/write                                     |                                      |                1 |              6 |
|  clk_BUFG    | chatter_inst/fsm_inst/n_0_FSM_onehot_next_state[5]_i_1 |                                      |                3 |              6 |
|  clk_BUFG    | chatter_inst/fsm_inst/E[0]                             |                                      |                2 |              7 |
|  clk_BUFG    | chatter_inst/fsm_inst/O7[0]                            |                                      |                6 |              8 |
|  clk_BUFG    |                                                        | chatter_inst/fsm_inst/period_expired |                4 |             14 |
|  clk_BUFG    | chatter_inst/fsm_inst/O4                               |                                      |                5 |             16 |
|  clk_BUFG    |                                                        |                                      |               19 |             41 |
+--------------+--------------------------------------------------------+--------------------------------------+------------------+----------------+


