--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 783 paths analyzed, 105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.074ns.
--------------------------------------------------------------------------------
Slack:                  4.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.574 - 1.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X88Y68.B2      net (fanout=2)        0.948   df/count<19>
    SLICE_X88Y68.B       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X88Y71.A2      net (fanout=14)       1.010   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (1.600ns logic, 3.294ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.574 - 1.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.AQ      Tcko                  0.518   df/count<19>
                                                       df/count_10
    SLICE_X88Y68.D1      net (fanout=2)        0.841   df/count<10>
    SLICE_X88Y68.D       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A1      net (fanout=14)       1.029   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (1.600ns logic, 3.206ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  5.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y67.CQ      Tcko                  0.518   df/count<9>
                                                       df/count_7
    SLICE_X88Y68.D2      net (fanout=2)        0.819   df/count<7>
    SLICE_X88Y68.D       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A1      net (fanout=14)       1.029   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (1.600ns logic, 3.184ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  5.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_18 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.574 - 1.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_18 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.CQ      Tcko                  0.518   df/count<19>
                                                       df/count_18
    SLICE_X88Y68.B1      net (fanout=2)        0.832   df/count<18>
    SLICE_X88Y68.B       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X88Y71.A2      net (fanout=14)       1.010   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (1.600ns logic, 3.178ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.574 - 1.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y69.DQ      Tcko                  0.456   df/count<11>
                                                       df/count_11
    SLICE_X88Y68.D3      net (fanout=2)        0.869   df/count<11>
    SLICE_X88Y68.D       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A1      net (fanout=14)       1.029   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (1.538ns logic, 3.234ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  5.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_21 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_21 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y72.BQ      Tcko                  0.518   df/count<21>
                                                       df/count_21
    SLICE_X88Y68.B4      net (fanout=2)        0.749   df/count<21>
    SLICE_X88Y68.B       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X88Y71.A2      net (fanout=14)       1.010   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.600ns logic, 3.095ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  5.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y68.CQ      Tcko                  0.518   df/count<1>
                                                       df/count_1
    SLICE_X89Y66.A1      net (fanout=2)        0.819   df/count<1>
    SLICE_X89Y66.A       Tilo                  0.124   sregt_4
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A5      net (fanout=14)       0.928   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (1.600ns logic, 3.083ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y67.AQ      Tcko                  0.518   df/count<9>
                                                       df/count_3
    SLICE_X89Y66.A2      net (fanout=2)        0.809   df/count<3>
    SLICE_X89Y66.A       Tilo                  0.124   sregt_4
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A5      net (fanout=14)       0.928   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.600ns logic, 3.073ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y68.AQ      Tcko                  0.518   df/count<1>
                                                       df/count_0
    SLICE_X89Y66.A3      net (fanout=2)        0.801   df/count<0>
    SLICE_X89Y66.A       Tilo                  0.124   sregt_4
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A5      net (fanout=14)       0.928   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.600ns logic, 3.065ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  5.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y68.BQ      Tcko                  0.456   df/count<5>
                                                       df/count_5
    SLICE_X89Y66.A4      net (fanout=2)        0.735   df/count<5>
    SLICE_X89Y66.A       Tilo                  0.124   sregt_4
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A5      net (fanout=14)       0.928   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (1.538ns logic, 2.999ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  5.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_20 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_20 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y72.AQ      Tcko                  0.518   df/count<21>
                                                       df/count_20
    SLICE_X88Y68.B5      net (fanout=2)        0.586   df/count<20>
    SLICE_X88Y68.B       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X88Y71.A2      net (fanout=14)       1.010   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (1.600ns logic, 2.932ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  5.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.574 - 1.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y69.AQ      Tcko                  0.456   df/count<11>
                                                       df/count_8
    SLICE_X88Y68.D4      net (fanout=2)        0.619   df/count<8>
    SLICE_X88Y68.D       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A1      net (fanout=14)       1.029   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.538ns logic, 2.984ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_9 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_9 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y67.DQ      Tcko                  0.518   df/count<9>
                                                       df/count_9
    SLICE_X88Y68.D5      net (fanout=2)        0.439   df/count<9>
    SLICE_X88Y68.D       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A1      net (fanout=14)       1.029   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (1.600ns logic, 2.804ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.287ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y67.BQ      Tcko                  0.518   df/count<9>
                                                       df/count_6
    SLICE_X88Y68.D6      net (fanout=2)        0.322   df/count<6>
    SLICE_X88Y68.D       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A1      net (fanout=14)       1.029   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.287ns (1.600ns logic, 2.687ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_13 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.234ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.574 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_13 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y70.BQ      Tcko                  0.456   df/count<14>
                                                       df/count_13
    SLICE_X88Y70.B1      net (fanout=2)        0.870   df/count<13>
    SLICE_X88Y70.B       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A6      net (fanout=14)       0.490   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (1.538ns logic, 2.696ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  5.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_15 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.574 - 1.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_15 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.BQ      Tcko                  0.518   df/count<19>
                                                       df/count_15
    SLICE_X88Y70.B2      net (fanout=2)        0.804   df/count<15>
    SLICE_X88Y70.B       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A6      net (fanout=14)       0.490   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.600ns logic, 2.630ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  5.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y68.AQ      Tcko                  0.456   df/count<5>
                                                       df/count_4
    SLICE_X89Y66.A5      net (fanout=2)        0.417   df/count<4>
    SLICE_X89Y66.A       Tilo                  0.124   sregt_4
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A5      net (fanout=14)       0.928   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.219ns (1.538ns logic, 2.681ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  5.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y67.CQ      Tcko                  0.456   df/count<2>
                                                       df/count_2
    SLICE_X89Y66.A6      net (fanout=2)        0.306   df/count<2>
    SLICE_X89Y66.A       Tilo                  0.124   sregt_4
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X88Y71.A5      net (fanout=14)       0.928   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (1.538ns logic, 2.570ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  5.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_16 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_16 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y71.AQ      Tcko                  0.456   df/count<17>
                                                       df/count_16
    SLICE_X88Y70.B3      net (fanout=2)        0.671   df/count<16>
    SLICE_X88Y70.B       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A6      net (fanout=14)       0.490   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (1.538ns logic, 2.497ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  5.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_17 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_17 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y71.BQ      Tcko                  0.456   df/count<17>
                                                       df/count_17
    SLICE_X88Y70.B4      net (fanout=2)        0.601   df/count<17>
    SLICE_X88Y70.B       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A6      net (fanout=14)       0.490   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (1.538ns logic, 2.427ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  6.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_12 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.574 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_12 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y70.AQ      Tcko                  0.456   df/count<14>
                                                       df/count_12
    SLICE_X88Y70.B5      net (fanout=2)        0.297   df/count<12>
    SLICE_X88Y70.B       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A6      net (fanout=14)       0.490   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.538ns logic, 2.123ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  6.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.162 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X88Y68.B2      net (fanout=2)        0.948   df/count<19>
    SLICE_X88Y68.B       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X88Y70.A2      net (fanout=14)       0.859   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y70.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X89Y67.SR      net (fanout=5)        0.666   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X89Y67.CLK     Tsrck                 0.429   df/count<2>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.195ns logic, 2.473ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  6.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.156 - 0.184)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y68.AQ      Tcko                  0.518   df/count<1>
                                                       df/count_0
    SLICE_X89Y67.A2      net (fanout=2)        0.810   df/count<0>
    SLICE_X89Y67.COUT    Topcya                0.656   df/count<2>
                                                       df/count<0>_rt
                                                       df/Mcount_count_cy<3>
    SLICE_X89Y68.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X89Y68.COUT    Tbyp                  0.114   df/count<5>
                                                       df/Mcount_count_cy<7>
    SLICE_X89Y69.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X89Y69.COUT    Tbyp                  0.114   df/count<11>
                                                       df/Mcount_count_cy<11>
    SLICE_X89Y70.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<11>
    SLICE_X89Y70.COUT    Tbyp                  0.114   df/count<14>
                                                       df/Mcount_count_cy<15>
    SLICE_X89Y71.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<15>
    SLICE_X89Y71.COUT    Tbyp                  0.114   df/count<17>
                                                       df/Mcount_count_cy<19>
    SLICE_X89Y72.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<19>
    SLICE_X89Y72.BMUX    Tcinb                 0.513   Result<21>1
                                                       df/Mcount_count_xor<21>
    SLICE_X88Y72.B3      net (fanout=1)        0.665   Result<21>1
    SLICE_X88Y72.CLK     Tas                   0.043   df/count<21>
                                                       df/Mcount_count_eqn_211
                                                       df/count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (2.186ns logic, 1.475ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  6.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_14 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.574 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_14 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y70.CQ      Tcko                  0.456   df/count<14>
                                                       df/count_14
    SLICE_X88Y70.B6      net (fanout=2)        0.173   df/count<14>
    SLICE_X88Y70.B       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y71.A6      net (fanout=14)       0.490   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X88Y71.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.336   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.538ns logic, 1.999ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  6.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X88Y68.B2      net (fanout=2)        0.948   df/count<19>
    SLICE_X88Y68.B       Tilo                  0.124   df/count<1>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X88Y70.A2      net (fanout=14)       0.859   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X88Y70.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X89Y69.SR      net (fanout=5)        0.631   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X89Y69.CLK     Tsrck                 0.429   df/count<11>
                                                       df/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (1.195ns logic, 2.438ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tickper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: ILOGIC_X1Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<2>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X89Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<2>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X89Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<2>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X89Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<5>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<5>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<5>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<5>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X89Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<5>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X89Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<5>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X89Y68.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X89Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X89Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X89Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_11/CK
  Location pin: SLICE_X89Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_11/CK
  Location pin: SLICE_X89Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_11/CK
  Location pin: SLICE_X89Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<14>/CLK
  Logical resource: df/count_12/CK
  Location pin: SLICE_X89Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<14>/CLK
  Logical resource: df/count_12/CK
  Location pin: SLICE_X89Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<14>/CLK
  Logical resource: df/count_12/CK
  Location pin: SLICE_X89Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<14>/CLK
  Logical resource: df/count_13/CK
  Location pin: SLICE_X89Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<14>/CLK
  Logical resource: df/count_13/CK
  Location pin: SLICE_X89Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<14>/CLK
  Logical resource: df/count_13/CK
  Location pin: SLICE_X89Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.074|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 783 paths, 0 nets, and 136 connections

Design statistics:
   Minimum period:   5.074ns{1}   (Maximum frequency: 197.083MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov  1 15:59:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



