[
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.988724",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "988724",
        "articleTitle": "Leakage control with efficient use of transistor stacks in single threshold CMOS",
        "volume": "10",
        "issue": "1",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38183621300,
                "preferredName": "M.C. Johnson",
                "firstName": "M.C.",
                "lastName": "Johnson"
            },
            {
                "id": 37285025700,
                "preferredName": "D. Somasekhar",
                "firstName": "D.",
                "lastName": "Somasekhar"
            },
            {
                "id": 37087185296,
                "preferredName": "Lih-Yih Chiou",
                "firstName": null,
                "lastName": "Lih-Yih Chiou"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800533",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177355",
        "articleTitle": "Simultaneous switching noise in on-chip CMOS power distribution networks",
        "volume": "10",
        "issue": "4",
        "startPage": "487",
        "endPage": "493",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37438307800,
                "preferredName": "K.T. Tang",
                "firstName": "K.T.",
                "lastName": "Tang"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.807764",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177338",
        "articleTitle": "System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip",
        "volume": "10",
        "issue": "4",
        "startPage": "416",
        "endPage": "422",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299293000,
                "preferredName": "T. Givargis",
                "firstName": "T.",
                "lastName": "Givargis"
            },
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37277243700,
                "preferredName": "J. Henkel",
                "firstName": "J.",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043331",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043331",
        "articleTitle": "Expression of Concern: Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk",
        "volume": "10",
        "issue": "3",
        "startPage": "286",
        "endPage": "291",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299387500,
                "preferredName": "Y. Massoud",
                "firstName": "Y.",
                "lastName": "Massoud"
            },
            {
                "id": 37274428400,
                "preferredName": "J. White",
                "firstName": "J.",
                "lastName": "White"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043335",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043335",
        "articleTitle": "On-chip decoupling capacitor optimization using architectural level prediction",
        "volume": "10",
        "issue": "3",
        "startPage": "319",
        "endPage": "326",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089145222,
                "preferredName": "M.D. Pant",
                "firstName": "M.D.",
                "lastName": "Pant"
            },
            {
                "id": 37327562000,
                "preferredName": "P. Pant",
                "firstName": "P.",
                "lastName": "Pant"
            },
            {
                "id": 37352141000,
                "preferredName": "D.S. Wills",
                "firstName": "D.S.",
                "lastName": "Wills"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994983",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994983",
        "articleTitle": "Analysis of dual-V/sub T/ SRAM cells with full-swing single-ended bit line sensing for on-chip cache",
        "volume": "10",
        "issue": "2",
        "startPage": "91",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265275600,
                "preferredName": "F. Hamzaoglu",
                "firstName": "F.",
                "lastName": "Hamzaoglu"
            },
            {
                "id": 37279357200,
                "preferredName": "Y. Ye",
                "firstName": "Y.",
                "lastName": "Ye"
            },
            {
                "id": 37284125600,
                "preferredName": "A. Keshavarzi",
                "firstName": "A.",
                "lastName": "Keshavarzi"
            },
            {
                "id": 37277192800,
                "preferredName": "K. Zhang",
                "firstName": "K.",
                "lastName": "Zhang"
            },
            {
                "id": 37267131900,
                "preferredName": "S. Narendra",
                "firstName": "S.",
                "lastName": "Narendra"
            },
            {
                "id": 37274099200,
                "preferredName": "S. Borkar",
                "firstName": "S.",
                "lastName": "Borkar"
            },
            {
                "id": 37272355600,
                "preferredName": "M. Stan",
                "firstName": "M.",
                "lastName": "Stan"
            },
            {
                "id": 37268283400,
                "preferredName": "V. De",
                "firstName": "V.",
                "lastName": "De"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808429",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178860",
        "articleTitle": "A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops",
        "volume": "10",
        "issue": "6",
        "startPage": "913",
        "endPage": "918",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088266613,
                "preferredName": "Wai Chung",
                "firstName": null,
                "lastName": "Wai Chung"
            },
            {
                "id": 37088268853,
                "preferredName": "T. Lo",
                "firstName": "T.",
                "lastName": "Lo"
            },
            {
                "id": 37276006300,
                "preferredName": "M. Sachdev",
                "firstName": "M.",
                "lastName": "Sachdev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801566",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178083",
        "articleTitle": "Battery-powered digital CMOS design",
        "volume": "10",
        "issue": "5",
        "startPage": "601",
        "endPage": "607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            },
            {
                "id": 37087172590,
                "preferredName": "Qing Wu",
                "firstName": null,
                "lastName": "Qing Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994994",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994994",
        "articleTitle": "A low-power high-speed class-AB buffer amplifier for flat-panel-display application",
        "volume": "10",
        "issue": "2",
        "startPage": "163",
        "endPage": "168",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087144394,
                "preferredName": "Chih-Wen Lu",
                "firstName": null,
                "lastName": "Chih-Wen Lu"
            },
            {
                "id": 37087148896,
                "preferredName": "Chung Len Lee",
                "firstName": null,
                "lastName": "Chung Len Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808426",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178850",
        "articleTitle": "Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion",
        "volume": "10",
        "issue": "6",
        "startPage": "799",
        "endPage": "805",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087174357,
                "preferredName": "Yu Cao",
                "firstName": null,
                "lastName": "Yu Cao"
            },
            {
                "id": 37087190338,
                "preferredName": "Xuejue Huang",
                "firstName": null,
                "lastName": "Xuejue Huang"
            },
            {
                "id": 37349398700,
                "preferredName": "N.H. Chang",
                "firstName": "N.H.",
                "lastName": "Chang"
            },
            {
                "id": 37087183932,
                "preferredName": "Shen Lin",
                "firstName": null,
                "lastName": "Shen Lin"
            },
            {
                "id": 37435055900,
                "preferredName": "O.S. Nakagawa",
                "firstName": "O.S.",
                "lastName": "Nakagawa"
            },
            {
                "id": 37087435596,
                "preferredName": "Weize Xie",
                "firstName": null,
                "lastName": "Weize Xie"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800531",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177350",
        "articleTitle": "A new 2-D systolic digital filter architecture without global broadcast",
        "volume": "10",
        "issue": "4",
        "startPage": "477",
        "endPage": "486",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270737600,
                "preferredName": "L.-D. Van",
                "firstName": "L.-D.",
                "lastName": "Van"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808456",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178863",
        "articleTitle": "Theoretical analysis of bus-invert coding",
        "volume": "10",
        "issue": "6",
        "startPage": "929",
        "endPage": "934",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087142988,
                "preferredName": "Rung-Bin Lin",
                "firstName": null,
                "lastName": "Rung-Bin Lin"
            },
            {
                "id": 37087384558,
                "preferredName": "Chi-Ming Tsai",
                "firstName": null,
                "lastName": "Chi-Ming Tsai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801611",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178079",
        "articleTitle": "Implicit FSM decomposition applied to low-power design",
        "volume": "10",
        "issue": "5",
        "startPage": "560",
        "endPage": "565",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270010900,
                "preferredName": "J.C. Monteiro",
                "firstName": "J.C.",
                "lastName": "Monteiro"
            },
            {
                "id": 37273777900,
                "preferredName": "A.L. Oliveira",
                "firstName": "A.L.",
                "lastName": "Oliveira"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800519",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177345",
        "articleTitle": "Skewed CMOS: noise-tolerant high-performance low-power static circuit family",
        "volume": "10",
        "issue": "4",
        "startPage": "469",
        "endPage": "476",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37426701400,
                "preferredName": "A. Solomatnikov",
                "firstName": "A.",
                "lastName": "Solomatnikov"
            },
            {
                "id": 37285025700,
                "preferredName": "D. Somasekhar",
                "firstName": "D.",
                "lastName": "Somasekhar"
            },
            {
                "id": 37270726400,
                "preferredName": "N. Sirisantana",
                "firstName": "N.",
                "lastName": "Sirisantana"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.807765",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177339",
        "articleTitle": "Efficient hardware controller synthesis for synchronous dataflow graph in system level design",
        "volume": "10",
        "issue": "4",
        "startPage": "423",
        "endPage": "428",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087360169,
                "preferredName": "Hyunuk Jung",
                "firstName": null,
                "lastName": "Hyunuk Jung"
            },
            {
                "id": 37087358886,
                "preferredName": "Kangnyoung Lee",
                "firstName": null,
                "lastName": "Kangnyoung Lee"
            },
            {
                "id": 37087154803,
                "preferredName": "Soonhoi Ha",
                "firstName": null,
                "lastName": "Soonhoi Ha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.988730",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "988730",
        "articleTitle": "Least-square estimation of average power in digital CMOS circuits",
        "volume": "10",
        "issue": "1",
        "startPage": "55",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37328739100,
                "preferredName": "A.K. Murugavel",
                "firstName": "A.K.",
                "lastName": "Murugavel"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37271672000,
                "preferredName": "R. Chandramouli",
                "firstName": "R.",
                "lastName": "Chandramouli"
            },
            {
                "id": 37729157500,
                "preferredName": "S. Chavali",
                "firstName": "S.",
                "lastName": "Chavali"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994987",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994987",
        "articleTitle": "Memory power models for multilevel power estimation and optimization",
        "volume": "10",
        "issue": "2",
        "startPage": "106",
        "endPage": "109",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37366501600,
                "preferredName": "E. Schmidt",
                "firstName": "E.",
                "lastName": "Schmidt"
            },
            {
                "id": 37298784200,
                "preferredName": "G. von Colln",
                "firstName": "G.",
                "lastName": "von Colln"
            },
            {
                "id": 37374468600,
                "preferredName": "L. Kruse",
                "firstName": "L.",
                "lastName": "Kruse"
            },
            {
                "id": 37550256000,
                "preferredName": "F. Theeuwen",
                "firstName": "F.",
                "lastName": "Theeuwen"
            },
            {
                "id": 37265850200,
                "preferredName": "W. Nebel",
                "firstName": "W.",
                "lastName": "Nebel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994995",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994995",
        "articleTitle": "On the design of low-voltage, low-power CMOS analog multipliers for RF applications",
        "volume": "10",
        "issue": "2",
        "startPage": "168",
        "endPage": "174",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37264922100,
                "preferredName": "C.J. Debono",
                "firstName": "C.J.",
                "lastName": "Debono"
            },
            {
                "id": 37269864600,
                "preferredName": "F. Maloberti",
                "firstName": "F.",
                "lastName": "Maloberti"
            },
            {
                "id": 37297545100,
                "preferredName": "J. Micallef",
                "firstName": "J.",
                "lastName": "Micallef"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801564",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178089",
        "articleTitle": "Circular BIST with state skipping",
        "volume": "10",
        "issue": "5",
        "startPage": "668",
        "endPage": "672",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273765700,
                "preferredName": "N.A. Touba",
                "firstName": "N.A.",
                "lastName": "Touba"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043333",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043333",
        "articleTitle": "Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design",
        "volume": "10",
        "issue": "3",
        "startPage": "301",
        "endPage": "308",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085926388,
                "preferredName": "S. Joao Navarro",
                "firstName": "S.",
                "lastName": "Joao Navarro"
            },
            {
                "id": 37265071500,
                "preferredName": "W.A.M. Van Noije",
                "firstName": "W.A.M.",
                "lastName": "Van Noije"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800532",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177374",
        "articleTitle": "An efficient BIST method for distributed small buffers",
        "volume": "10",
        "issue": "4",
        "startPage": "512",
        "endPage": "515",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273399800,
                "preferredName": "W.B. Jone",
                "firstName": "W.B.",
                "lastName": "Jone"
            },
            {
                "id": 37275609200,
                "preferredName": "D.C. Huang",
                "firstName": "D.C.",
                "lastName": "Huang"
            },
            {
                "id": 37069270200,
                "preferredName": "S.C. Wu",
                "firstName": "S.C.",
                "lastName": "Wu"
            },
            {
                "id": 37281497100,
                "preferredName": "K.J. Lee",
                "firstName": "K.J.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808438",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178861",
        "articleTitle": "Functional vector generation for sequential HDL models under an observability-based code coverage metric",
        "volume": "10",
        "issue": "6",
        "startPage": "919",
        "endPage": "923",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278289500,
                "preferredName": "F. Fallah",
                "firstName": "F.",
                "lastName": "Fallah"
            },
            {
                "id": 37327231400,
                "preferredName": "P. Ashar",
                "firstName": "P.",
                "lastName": "Ashar"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.988731",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "988731",
        "articleTitle": "Locally clocked pipelines and dynamic logic",
        "volume": "10",
        "issue": "1",
        "startPage": "58",
        "endPage": "62",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37359847200,
                "preferredName": "G.N. Hoyer",
                "firstName": "G.N.",
                "lastName": "Hoyer"
            },
            {
                "id": 37357650000,
                "preferredName": "G. Yee",
                "firstName": "G.",
                "lastName": "Yee"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800530",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177377",
        "articleTitle": "A systematic methodology for the application of data transfer and storage optimizing code transformations for power consumption and execution time reduction in realizations of multimedia algorithms on programmable processors",
        "volume": "10",
        "issue": "4",
        "startPage": "515",
        "endPage": "518",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271402100,
                "preferredName": "K. Masselos",
                "firstName": "K.",
                "lastName": "Masselos"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37265507500,
                "preferredName": "C.E. Goutis",
                "firstName": "C.E.",
                "lastName": "Goutis"
            },
            {
                "id": 37296135200,
                "preferredName": "H. Deman",
                "firstName": "H.",
                "lastName": "Deman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801567",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178084",
        "articleTitle": "VLSI circuits for low-power high-speed asynchronous addition",
        "volume": "10",
        "issue": "5",
        "startPage": "608",
        "endPage": "613",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283398500,
                "preferredName": "S. Perri",
                "firstName": "S.",
                "lastName": "Perri"
            },
            {
                "id": 37283399400,
                "preferredName": "P. Corsonello",
                "firstName": "P.",
                "lastName": "Corsonello"
            },
            {
                "id": 37282897000,
                "preferredName": "G. Cocorullo",
                "firstName": "G.",
                "lastName": "Cocorullo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801549",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178082",
        "articleTitle": "Theoretical system-level limits of power dissipation reduction under a performance constraint in VLSI microprocessor design",
        "volume": "10",
        "issue": "5",
        "startPage": "595",
        "endPage": "600",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268497400,
                "preferredName": "M. Olivieri",
                "firstName": "M.",
                "lastName": "Olivieri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043325",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043325",
        "articleTitle": "O/sup 2/ABA: a novel high-performance predictable circuit architecture for the deep submicron era",
        "volume": "10",
        "issue": "3",
        "startPage": "221",
        "endPage": "229",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087614726,
                "preferredName": "Yonghee Im",
                "firstName": null,
                "lastName": "Yonghee Im"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.988726",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "988726",
        "articleTitle": "Conforming block inversion for low power memory",
        "volume": "10",
        "issue": "1",
        "startPage": "15",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087143423,
                "preferredName": "You-Sung Chang",
                "firstName": null,
                "lastName": "You-Sung Chang"
            },
            {
                "id": 37086990451,
                "preferredName": "Chong-Min Kyung",
                "firstName": null,
                "lastName": "Chong-Min Kyung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808463",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178853",
        "articleTitle": "Probability-based approach to rectilinear Steiner tree problems",
        "volume": "10",
        "issue": "6",
        "startPage": "836",
        "endPage": "843",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087185406,
                "preferredName": "Chunhong Chen",
                "firstName": null,
                "lastName": "Chunhong Chen"
            },
            {
                "id": 37087328032,
                "preferredName": "Jiang Zhao",
                "firstName": null,
                "lastName": "Jiang Zhao"
            },
            {
                "id": 37276374600,
                "preferredName": "M. Ahmadi",
                "firstName": "M.",
                "lastName": "Ahmadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800521",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177365",
        "articleTitle": "A technique for Improving dual-output domino logic",
        "volume": "10",
        "issue": "4",
        "startPage": "508",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37371252700,
                "preferredName": "S. Ramprasad",
                "firstName": "S.",
                "lastName": "Ramprasad"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808458",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178862",
        "articleTitle": "Design of a dynamic pipelined architecture for fuzzy color correction",
        "volume": "10",
        "issue": "6",
        "startPage": "924",
        "endPage": "929",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087179403,
                "preferredName": "Jer-Min Jou",
                "firstName": null,
                "lastName": "Jer-Min Jou"
            },
            {
                "id": 37087179223,
                "preferredName": "Shiann-Rong Kuang",
                "firstName": null,
                "lastName": "Shiann-Rong Kuang"
            },
            {
                "id": 37087178873,
                "preferredName": "Yeu-Horng Shiau",
                "firstName": null,
                "lastName": "Yeu-Horng Shiau"
            },
            {
                "id": 37087179215,
                "preferredName": "Ren-Der Chen",
                "firstName": null,
                "lastName": "Ren-Der Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.988727",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "988727",
        "articleTitle": "Performance analysis of low-power 1-bit CMOS full adder cells",
        "volume": "10",
        "issue": "1",
        "startPage": "20",
        "endPage": "29",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37333062100,
                "preferredName": "A.M. Shams",
                "firstName": "A.M.",
                "lastName": "Shams"
            },
            {
                "id": 37281723300,
                "preferredName": "T.K. Darwish",
                "firstName": "T.K.",
                "lastName": "Darwish"
            },
            {
                "id": 37273386500,
                "preferredName": "M.A. Bayoumi",
                "firstName": "M.A.",
                "lastName": "Bayoumi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801578",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178080",
        "articleTitle": "Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits",
        "volume": "10",
        "issue": "5",
        "startPage": "566",
        "endPage": "581",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279112500,
                "preferredName": "A. Morgenshtein",
                "firstName": "A.",
                "lastName": "Morgenshtein"
            },
            {
                "id": 37268457100,
                "preferredName": "A. Fish",
                "firstName": "A.",
                "lastName": "Fish"
            },
            {
                "id": 37274179900,
                "preferredName": "I.A. Wagner",
                "firstName": "I.A.",
                "lastName": "Wagner"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808446",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178851",
        "articleTitle": "Analysis and comparison on full adder block in submicron technology",
        "volume": "10",
        "issue": "6",
        "startPage": "806",
        "endPage": "823",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "M. Alioto",
                "firstName": "M.",
                "lastName": "Alioto"
            },
            {
                "id": 37269984500,
                "preferredName": "G. Palumbo",
                "firstName": "G.",
                "lastName": "Palumbo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043337",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043337",
        "articleTitle": "A bus energy model for deep submicron technology",
        "volume": "10",
        "issue": "3",
        "startPage": "341",
        "endPage": "350",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299944100,
                "preferredName": "P.P. Sotiriadis",
                "firstName": "P.P.",
                "lastName": "Sotiriadis"
            },
            {
                "id": 37269179400,
                "preferredName": "A.P. Chandrakasan",
                "firstName": "A.P.",
                "lastName": "Chandrakasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994977",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994977",
        "articleTitle": "Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies",
        "volume": "10",
        "issue": "2",
        "startPage": "71",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281708400,
                "preferredName": "M.H. Anis",
                "firstName": "M.H.",
                "lastName": "Anis"
            },
            {
                "id": 37077500900,
                "preferredName": "M.W. Allam",
                "firstName": "M.W.",
                "lastName": "Allam"
            },
            {
                "id": 37276008000,
                "preferredName": "M.I. Elmasry",
                "firstName": "M.I.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043323",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043323",
        "articleTitle": "Hardware-software partitioning and pipelined scheduling of transformative applications",
        "volume": "10",
        "issue": "3",
        "startPage": "193",
        "endPage": "208",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274884600,
                "preferredName": "K.S. Chatha",
                "firstName": "K.S.",
                "lastName": "Chatha"
            },
            {
                "id": 37274865900,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.807763",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178849",
        "articleTitle": "Expression of Concern: Managing on-chip inductive effects",
        "volume": "10",
        "issue": "6",
        "startPage": "789",
        "endPage": "798",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299387500,
                "preferredName": "Y. Massoud",
                "firstName": "Y.",
                "lastName": "Massoud"
            },
            {
                "id": 37087806267,
                "preferredName": "S. Majors",
                "firstName": "S.",
                "lastName": "Majors"
            },
            {
                "id": 37265643000,
                "preferredName": "J. Kawa",
                "firstName": "J.",
                "lastName": "Kawa"
            },
            {
                "id": 37087803254,
                "preferredName": "T. Bustami",
                "firstName": "T.",
                "lastName": "Bustami"
            },
            {
                "id": 37377835100,
                "preferredName": "D. MacMillen",
                "firstName": "D.",
                "lastName": "MacMillen"
            },
            {
                "id": 37274428400,
                "preferredName": "J. White",
                "firstName": "J.",
                "lastName": "White"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994980",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994980",
        "articleTitle": "Duet: an accurate leakage estimation and optimization tool for dual-V/sub t/ circuits",
        "volume": "10",
        "issue": "2",
        "startPage": "79",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326046300,
                "preferredName": "S. Sirichotiyakul",
                "firstName": "S.",
                "lastName": "Sirichotiyakul"
            },
            {
                "id": 37361121200,
                "preferredName": "T. Edwards",
                "firstName": "T.",
                "lastName": "Edwards"
            },
            {
                "id": 37087254747,
                "preferredName": "Chanhee Oh",
                "firstName": null,
                "lastName": "Chanhee Oh"
            },
            {
                "id": 37276092000,
                "preferredName": "R. Panda",
                "firstName": "R.",
                "lastName": "Panda"
            },
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043324",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043324",
        "articleTitle": "Configuration relocation and defragmentation for run-time reconfigurable computing",
        "volume": "10",
        "issue": "3",
        "startPage": "209",
        "endPage": "220",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299340000,
                "preferredName": "K. Compton",
                "firstName": "K.",
                "lastName": "Compton"
            },
            {
                "id": 37087339645,
                "preferredName": "Zhiyuan Li",
                "firstName": null,
                "lastName": "Zhiyuan Li"
            },
            {
                "id": 37417162500,
                "preferredName": "J. Cooley",
                "firstName": "J.",
                "lastName": "Cooley"
            },
            {
                "id": 37327514900,
                "preferredName": "S. Knol",
                "firstName": "S.",
                "lastName": "Knol"
            },
            {
                "id": 37265522000,
                "preferredName": "S. Hauck",
                "firstName": "S.",
                "lastName": "Hauck"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043334",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043334",
        "articleTitle": "Low-power clock distribution using multiple voltages and reduced swings",
        "volume": "10",
        "issue": "3",
        "startPage": "309",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37327535300,
                "preferredName": "J. Pangjun",
                "firstName": "J.",
                "lastName": "Pangjun"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808436",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178857",
        "articleTitle": "Leakage power analysis and reduction during behavioral synthesis",
        "volume": "10",
        "issue": "6",
        "startPage": "876",
        "endPage": "885",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265273100,
                "preferredName": "K.S. Khouri",
                "firstName": "K.S.",
                "lastName": "Khouri"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994990",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994990",
        "articleTitle": "Energy scalable system design",
        "volume": "10",
        "issue": "2",
        "startPage": "135",
        "endPage": "145",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089102782,
                "preferredName": "A. Sinha",
                "firstName": "A.",
                "lastName": "Sinha"
            },
            {
                "id": 37276894600,
                "preferredName": "A. Wang",
                "firstName": "A.",
                "lastName": "Wang"
            },
            {
                "id": 37269179400,
                "preferredName": "A. Chandrakasan",
                "firstName": "A.",
                "lastName": "Chandrakasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801607",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178087",
        "articleTitle": "A \"flying-adder\" architecture of frequency and phase synthesis with scalability",
        "volume": "10",
        "issue": "5",
        "startPage": "637",
        "endPage": "649",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087189839,
                "preferredName": "Liming Xiu",
                "firstName": null,
                "lastName": "Liming Xiu"
            },
            {
                "id": 37087190096,
                "preferredName": "Zhihong You",
                "firstName": null,
                "lastName": "Zhihong You"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.988725",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "988725",
        "articleTitle": "A low power scheduling scheme with resources operating at multiple voltages",
        "volume": "10",
        "issue": "1",
        "startPage": "6",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37444656200,
                "preferredName": "A. Manzak",
                "firstName": "A.",
                "lastName": "Manzak"
            },
            {
                "id": 37271330900,
                "preferredName": "C. Chakrabarti",
                "firstName": "C.",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.808683",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178847",
        "articleTitle": "Inductive properties of high-performance power distribution grids",
        "volume": "10",
        "issue": "6",
        "startPage": "762",
        "endPage": "776",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37328116000,
                "preferredName": "A.V. Mezhiba",
                "firstName": "A.V.",
                "lastName": "Mezhiba"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808433",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178854",
        "articleTitle": "A clock power model to evaluate impact of architectural and technology optimizations",
        "volume": "10",
        "issue": "6",
        "startPage": "844",
        "endPage": "855",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272372600,
                "preferredName": "D.E. Duarte",
                "firstName": "D.E.",
                "lastName": "Duarte"
            },
            {
                "id": 37274587500,
                "preferredName": "N. Vijaykrishnan",
                "firstName": "N.",
                "lastName": "Vijaykrishnan"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994985",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994985",
        "articleTitle": "Layout-driven memory synthesis for embedded systems-on-chip",
        "volume": "10",
        "issue": "2",
        "startPage": "96",
        "endPage": "105",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274886500,
                "preferredName": "L. Macchiarulo",
                "firstName": "L.",
                "lastName": "Macchiarulo"
            },
            {
                "id": 37267160500,
                "preferredName": "A. Macii",
                "firstName": "A.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801608",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178078",
        "articleTitle": "A microcoded elliptic curve processor using FPGA technology",
        "volume": "10",
        "issue": "5",
        "startPage": "550",
        "endPage": "559",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271572600,
                "preferredName": "P.H.W. Leong",
                "firstName": "P.H.W.",
                "lastName": "Leong"
            },
            {
                "id": 37088816743,
                "preferredName": "I.K.H. Leung",
                "firstName": "I.K.H.",
                "lastName": "Leung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801604",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178081",
        "articleTitle": "Electrical and optical clock distribution networks for gigascale microprocessors",
        "volume": "10",
        "issue": "5",
        "startPage": "582",
        "endPage": "594",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269301800,
                "preferredName": "A.V. Mule",
                "firstName": "A.V.",
                "lastName": "Mule"
            },
            {
                "id": 37282771000,
                "preferredName": "E.N. Glytsis",
                "firstName": "E.N.",
                "lastName": "Glytsis"
            },
            {
                "id": 37269296400,
                "preferredName": "T.K. Gaylord",
                "firstName": "T.K.",
                "lastName": "Gaylord"
            },
            {
                "id": 37274738500,
                "preferredName": "J.D. Meindl",
                "firstName": "J.D.",
                "lastName": "Meindl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994992",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994992",
        "articleTitle": "Cycle-accurate energy measurement and characterization with a case study of the ARM7TDMI [microprocessors]",
        "volume": "10",
        "issue": "2",
        "startPage": "146",
        "endPage": "154",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087033726,
                "preferredName": "Naehyuck Chang",
                "firstName": null,
                "lastName": "Naehyuck Chang"
            },
            {
                "id": 37087181334,
                "preferredName": "Kwanho Kim",
                "firstName": null,
                "lastName": "Kwanho Kim"
            },
            {
                "id": 37087446156,
                "preferredName": "Hyung Gyu Lee",
                "firstName": null,
                "lastName": "Hyung Gyu Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994993",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994993",
        "articleTitle": "Power estimation methods for analog circuits for architectural exploration of integrated systems",
        "volume": "10",
        "issue": "2",
        "startPage": "155",
        "endPage": "162",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37327264200,
                "preferredName": "E. Lauwers",
                "firstName": "E.",
                "lastName": "Lauwers"
            },
            {
                "id": 37275184800,
                "preferredName": "G. Gielen",
                "firstName": "G.",
                "lastName": "Gielen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801575",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177337",
        "articleTitle": "HW/SW codesign techniques for dynamically reconfigurable architectures",
        "volume": "10",
        "issue": "4",
        "startPage": "399",
        "endPage": "415",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265188800,
                "preferredName": "J. Noguera",
                "firstName": "J.",
                "lastName": "Noguera"
            },
            {
                "id": 37265189900,
                "preferredName": "R.M. Badia",
                "firstName": "R.M.",
                "lastName": "Badia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808451",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178859",
        "articleTitle": "Area-efficient high-speed decoding schemes for turbo decoders",
        "volume": "10",
        "issue": "6",
        "startPage": "902",
        "endPage": "912",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087254771,
                "preferredName": "Zhongfeng Wang",
                "firstName": null,
                "lastName": "Zhongfeng Wang"
            },
            {
                "id": 37087305424,
                "preferredName": "Zhipei Chi",
                "firstName": null,
                "lastName": "Zhipei Chi"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808445",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178842",
        "articleTitle": "On-chip inductance cons and pros",
        "volume": "10",
        "issue": "6",
        "startPage": "685",
        "endPage": "694",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271363500,
                "preferredName": "Y.I. Ismail",
                "firstName": "Y.I.",
                "lastName": "Ismail"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043330",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043330",
        "articleTitle": "Architectural strategies for low-power VLSI turbo decoders",
        "volume": "10",
        "issue": "3",
        "startPage": "279",
        "endPage": "285",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37296188300,
                "preferredName": "G. Masera",
                "firstName": "G.",
                "lastName": "Masera"
            },
            {
                "id": 37327619900,
                "preferredName": "M. Mazza",
                "firstName": "M.",
                "lastName": "Mazza"
            },
            {
                "id": 37327620200,
                "preferredName": "G. Piccinini",
                "firstName": "G.",
                "lastName": "Piccinini"
            },
            {
                "id": 37327621500,
                "preferredName": "F. Viglione",
                "firstName": "F.",
                "lastName": "Viglione"
            },
            {
                "id": 37327621700,
                "preferredName": "M. Zamboni",
                "firstName": "M.",
                "lastName": "Zamboni"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994989",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994989",
        "articleTitle": "Power-aware operating systems for interactive systems",
        "volume": "10",
        "issue": "2",
        "startPage": "119",
        "endPage": "134",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087160656,
                "preferredName": "Yung-Hsiang Lu",
                "firstName": null,
                "lastName": "Yung-Hsiang Lu"
            },
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043328",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043328",
        "articleTitle": "Cosimulation-based power estimation for system-on-chip design",
        "volume": "10",
        "issue": "3",
        "startPage": "253",
        "endPage": "266",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37327757600,
                "preferredName": "M. Lajolo",
                "firstName": "M.",
                "lastName": "Lajolo"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.807767",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177335",
        "articleTitle": "SPI - a system model for heterogeneously specified embedded systems",
        "volume": "10",
        "issue": "4",
        "startPage": "379",
        "endPage": "389",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326064200,
                "preferredName": "D. Ziegenbein",
                "firstName": "D.",
                "lastName": "Ziegenbein"
            },
            {
                "id": 37338280300,
                "preferredName": "K. Richter",
                "firstName": "K.",
                "lastName": "Richter"
            },
            {
                "id": 37297213900,
                "preferredName": "R. Ernst",
                "firstName": "R.",
                "lastName": "Ernst"
            },
            {
                "id": 37274921100,
                "preferredName": "L. Thiele",
                "firstName": "L.",
                "lastName": "Thiele"
            },
            {
                "id": 37276355800,
                "preferredName": "J. Teich",
                "firstName": "J.",
                "lastName": "Teich"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808443",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178855",
        "articleTitle": "Instruction-based system-level power evaluation of system-on-a-chip peripheral cores",
        "volume": "10",
        "issue": "6",
        "startPage": "856",
        "endPage": "863",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299293000,
                "preferredName": "T. Givargis",
                "firstName": "T.",
                "lastName": "Givargis"
            },
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37277243700,
                "preferredName": "J. Henkel",
                "firstName": "J.",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.809138",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177341",
        "articleTitle": "A low-power adder operating on effective dynamic data ranges",
        "volume": "10",
        "issue": "4",
        "startPage": "435",
        "endPage": "453",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271445000,
                "preferredName": "O.T.-C. Chen",
                "firstName": "O.T.-C.",
                "lastName": "Chen"
            },
            {
                "id": 37332265800,
                "preferredName": "R.R.-B. Sheen",
                "firstName": "R.R.-B.",
                "lastName": "Sheen"
            },
            {
                "id": 37089058072,
                "preferredName": "S. Wang",
                "firstName": "S.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.808682",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178844",
        "articleTitle": "On-chip induction modeling: basics and advanced methods",
        "volume": "10",
        "issue": "6",
        "startPage": "712",
        "endPage": "729",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37295579200,
                "preferredName": "M.W. Beattie",
                "firstName": "M.W.",
                "lastName": "Beattie"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801624",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178848",
        "articleTitle": "Electrical interconnects revitalized",
        "volume": "10",
        "issue": "6",
        "startPage": "777",
        "endPage": "788",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268566200,
                "preferredName": "C. Svensson",
                "firstName": "C.",
                "lastName": "Svensson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801574",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178843",
        "articleTitle": "A comprehensive 2-D inductance modeling approach for VLSI interconnects: frequency-dependent extraction and compact circuit model synthesis",
        "volume": "10",
        "issue": "6",
        "startPage": "695",
        "endPage": "711",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37329347100,
                "preferredName": "G.V. Kopcsay",
                "firstName": "G.V.",
                "lastName": "Kopcsay"
            },
            {
                "id": 37295566300,
                "preferredName": "B. Krauter",
                "firstName": "B.",
                "lastName": "Krauter"
            },
            {
                "id": 37295579700,
                "preferredName": "D. Widiger",
                "firstName": "D.",
                "lastName": "Widiger"
            },
            {
                "id": 37301750300,
                "preferredName": "A. Deutsch",
                "firstName": "A.",
                "lastName": "Deutsch"
            },
            {
                "id": 37295312000,
                "preferredName": "B.J. Rubin",
                "firstName": "B.J.",
                "lastName": "Rubin"
            },
            {
                "id": 37333282400,
                "preferredName": "H.H. Smith",
                "firstName": "H.H.",
                "lastName": "Smith"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043339",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043339",
        "articleTitle": "An ultra-fast instruction set simulator",
        "volume": "10",
        "issue": "3",
        "startPage": "363",
        "endPage": "373",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087144263,
                "preferredName": "Jianwen Zhu",
                "firstName": null,
                "lastName": "Jianwen Zhu"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043326",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043326",
        "articleTitle": "Microarchitecture-level power management",
        "volume": "10",
        "issue": "3",
        "startPage": "230",
        "endPage": "239",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37325143000,
                "preferredName": "A. Iyer",
                "firstName": "A.",
                "lastName": "Iyer"
            },
            {
                "id": 37273684500,
                "preferredName": "D. Marculescu",
                "firstName": "D.",
                "lastName": "Marculescu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994988",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994988",
        "articleTitle": "Power-optimal encoding for a DRAM address bus",
        "volume": "10",
        "issue": "2",
        "startPage": "109",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087199564,
                "preferredName": "Wei-Chung Cheng",
                "firstName": null,
                "lastName": "Wei-Chung Cheng"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043332",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043332",
        "articleTitle": "Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling",
        "volume": "10",
        "issue": "3",
        "startPage": "292",
        "endPage": "300",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275679000,
                "preferredName": "K. Muhammad",
                "firstName": "K.",
                "lastName": "Muhammad"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801619",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178845",
        "articleTitle": "Inductance model and analysis methodology for high-speed on-chip interconnect",
        "volume": "10",
        "issue": "6",
        "startPage": "730",
        "endPage": "745",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37448294100,
                "preferredName": "K. Gala",
                "firstName": "K.",
                "lastName": "Gala"
            },
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            },
            {
                "id": 37267372100,
                "preferredName": "V. Zolotov",
                "firstName": "V.",
                "lastName": "Zolotov"
            },
            {
                "id": 37375406700,
                "preferredName": "P.M. Vaidya",
                "firstName": "P.M.",
                "lastName": "Vaidya"
            },
            {
                "id": 37089088768,
                "preferredName": "A. Joshi",
                "firstName": "A.",
                "lastName": "Joshi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800524",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177343",
        "articleTitle": "Avalanche: an environment for design space exploration and optimization of low-power embedded systems",
        "volume": "10",
        "issue": "4",
        "startPage": "454",
        "endPage": "468",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277243700,
                "preferredName": "J. Henkel",
                "firstName": "J.",
                "lastName": "Henkel"
            },
            {
                "id": 37087445444,
                "preferredName": "Yanbing Li",
                "firstName": null,
                "lastName": "Yanbing Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801615",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178075",
        "articleTitle": "Minimizing memory access energy in embedded systems by selective instruction compression",
        "volume": "10",
        "issue": "5",
        "startPage": "521",
        "endPage": "531",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37267160500,
                "preferredName": "A. Macii",
                "firstName": "A.",
                "lastName": "Macii"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801617",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178085",
        "articleTitle": "Low-power data forwarding for VLIW embedded architectures",
        "volume": "10",
        "issue": "5",
        "startPage": "614",
        "endPage": "622",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267187400,
                "preferredName": "M. Sami",
                "firstName": "M.",
                "lastName": "Sami"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37295776300,
                "preferredName": "C. Silvano",
                "firstName": "C.",
                "lastName": "Silvano"
            },
            {
                "id": 37326028900,
                "preferredName": "V. Zaccaria",
                "firstName": "V.",
                "lastName": "Zaccaria"
            },
            {
                "id": 37326121100,
                "preferredName": "R. Zafalon",
                "firstName": "R.",
                "lastName": "Zafalon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808453",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178852",
        "articleTitle": "Net-based force-directed macrocell placement for wirelength optimization",
        "volume": "10",
        "issue": "6",
        "startPage": "824",
        "endPage": "835",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37285012000,
                "preferredName": "S. Alupoaei",
                "firstName": "S.",
                "lastName": "Alupoaei"
            },
            {
                "id": 37273481300,
                "preferredName": "S. Katkoori",
                "firstName": "S.",
                "lastName": "Katkoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043338",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043338",
        "articleTitle": "Vertically integrated SOI circuits for low-power and high-performance applications",
        "volume": "10",
        "issue": "3",
        "startPage": "351",
        "endPage": "362",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087454242,
                "preferredName": "Liqiong Wei",
                "firstName": null,
                "lastName": "Liqiong Wei"
            },
            {
                "id": 37087195619,
                "preferredName": "Rongtian Zhang",
                "firstName": null,
                "lastName": "Rongtian Zhang"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37087310636,
                "preferredName": "Zhanping Chen",
                "firstName": null,
                "lastName": "Zhanping Chen"
            },
            {
                "id": 37312547200,
                "preferredName": "D.B. Janes",
                "firstName": "D.B.",
                "lastName": "Janes"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801572",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178090",
        "articleTitle": "Combined data-driven and event-driven scheduling technique for fast distributed cosimulation",
        "volume": "10",
        "issue": "5",
        "startPage": "672",
        "endPage": "678",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087429925,
                "preferredName": "Dohyung Kim",
                "firstName": null,
                "lastName": "Dohyung Kim"
            },
            {
                "id": 37087475451,
                "preferredName": "Chan-Eun Rhee",
                "firstName": null,
                "lastName": "Chan-Eun Rhee"
            },
            {
                "id": 37087154803,
                "preferredName": "Soonhoi Ha",
                "firstName": null,
                "lastName": "Soonhoi Ha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801625",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178076",
        "articleTitle": "Noise constrained transistor sizing and power optimization for dual V/sub t/ domino logic",
        "volume": "10",
        "issue": "5",
        "startPage": "532",
        "endPage": "541",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087195663,
                "preferredName": "Seong-Ook Jung",
                "firstName": null,
                "lastName": "Seong-Ook Jung"
            },
            {
                "id": 37087285204,
                "preferredName": "Ki-Wook Kim",
                "firstName": null,
                "lastName": "Ki-Wook Kim"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808431",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178858",
        "articleTitle": "Arbitrarily shaped rectilinear module placement using the transitive closure graph representation",
        "volume": "10",
        "issue": "6",
        "startPage": "886",
        "endPage": "901",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087162414,
                "preferredName": "Jai-Ming Lin",
                "firstName": null,
                "lastName": "Jai-Ming Lin"
            },
            {
                "id": 37087568271,
                "preferredName": "Hsin-Lung Chen",
                "firstName": null,
                "lastName": "Hsin-Lung Chen"
            },
            {
                "id": 37087162652,
                "preferredName": "Yao-Wen Chang",
                "firstName": null,
                "lastName": "Yao-Wen Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801577",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178864",
        "articleTitle": "A methodology for system-level synthesis of mixed-signal applications",
        "volume": "10",
        "issue": "6",
        "startPage": "935",
        "endPage": "942",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088187327,
                "preferredName": "P. Oehler",
                "firstName": "P.",
                "lastName": "Oehler"
            },
            {
                "id": 37265232400,
                "preferredName": "C. Grimm",
                "firstName": "C.",
                "lastName": "Grimm"
            },
            {
                "id": 37281838400,
                "preferredName": "K. Waldschmidt",
                "firstName": "K.",
                "lastName": "Waldschmidt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808440",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178856",
        "articleTitle": "Algorithm level re-computing using implementation diversity: a register transfer level concurrent error detection technique",
        "volume": "10",
        "issue": "6",
        "startPage": "864",
        "endPage": "875",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269471300,
                "preferredName": "R. Karri",
                "firstName": "R.",
                "lastName": "Karri"
            },
            {
                "id": 37087356782,
                "preferredName": "Kaijie Wu",
                "firstName": null,
                "lastName": "Kaijie Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.988728",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "988728",
        "articleTitle": "False path exclusion in delay analysis of RTL structures",
        "volume": "10",
        "issue": "1",
        "startPage": "30",
        "endPage": "43",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273839500,
                "preferredName": "M. Nourani",
                "firstName": "M.",
                "lastName": "Nourani"
            },
            {
                "id": 37265464000,
                "preferredName": "C.A. Papachristou",
                "firstName": "C.A.",
                "lastName": "Papachristou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043327",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043327",
        "articleTitle": "Exploiting intellectual properties with imprecise design costs for system-on-chip synthesis",
        "volume": "10",
        "issue": "3",
        "startPage": "240",
        "endPage": "252",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087329632,
                "preferredName": "Byoung-Woon Kim",
                "firstName": null,
                "lastName": "Byoung-Woon Kim"
            },
            {
                "id": 37086990451,
                "preferredName": "Chong-Min Kyung",
                "firstName": null,
                "lastName": "Chong-Min Kyung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.994997",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994997",
        "articleTitle": "Toward better wireload models in the presence of obstacles",
        "volume": "10",
        "issue": "2",
        "startPage": "177",
        "endPage": "189",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37087281392,
                "preferredName": "Bao Liu",
                "firstName": null,
                "lastName": "Bao Liu"
            },
            {
                "id": 37347522100,
                "preferredName": "D. Stroobandt",
                "firstName": "D.",
                "lastName": "Stroobandt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.807766",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177336",
        "articleTitle": "A network flow approach to memory bandwidth utilization in embedded DSP core processors",
        "volume": "10",
        "issue": "4",
        "startPage": "390",
        "endPage": "398",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265040400,
                "preferredName": "C.H. Gebotys",
                "firstName": "C.H.",
                "lastName": "Gebotys"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.988729",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "988729",
        "articleTitle": "Application of instruction analysis/scheduling techniques to resource allocation of superscalar processors",
        "volume": "10",
        "issue": "1",
        "startPage": "44",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087256407,
                "preferredName": "Ing-Jer Huang",
                "firstName": null,
                "lastName": "Ing-Jer Huang"
            },
            {
                "id": 37087834939,
                "preferredName": "Ping-Huei Xie",
                "firstName": null,
                "lastName": "Ping-Huei Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043329",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043329",
        "articleTitle": "Efficient FFT network testing and diagnosis schemes",
        "volume": "10",
        "issue": "3",
        "startPage": "267",
        "endPage": "278",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087164407,
                "preferredName": "Jin-Fu Li",
                "firstName": null,
                "lastName": "Jin-Fu Li"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800522",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178077",
        "articleTitle": "Techniques for energy-efficient communication pipeline design",
        "volume": "10",
        "issue": "5",
        "startPage": "542",
        "endPage": "549",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087171130,
                "preferredName": "Gang Qu",
                "firstName": null,
                "lastName": "Gang Qu"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800520",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177359",
        "articleTitle": "A practical approach to model long MIS interconnects in VLSI circuits",
        "volume": "10",
        "issue": "4",
        "startPage": "494",
        "endPage": "507",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087262830,
                "preferredName": "Zhong-Fang Jin",
                "firstName": null,
                "lastName": "Zhong-Fang Jin"
            },
            {
                "id": 37281245000,
                "preferredName": "J.-J. Laurin",
                "firstName": "J.-J.",
                "lastName": "Laurin"
            },
            {
                "id": 37276922900,
                "preferredName": "Y. Savaria",
                "firstName": "Y.",
                "lastName": "Savaria"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801614",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178086",
        "articleTitle": "Incremental compilation for parallel logic verification systems",
        "volume": "10",
        "issue": "5",
        "startPage": "623",
        "endPage": "636",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272879000,
                "preferredName": "R. Tessier",
                "firstName": "R.",
                "lastName": "Tessier"
            },
            {
                "id": 37087907788,
                "preferredName": "S. Jana",
                "firstName": "S.",
                "lastName": "Jana"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801602",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1178088",
        "articleTitle": "Dynamic memory management methodology applied to embedded telecom network systems",
        "volume": "10",
        "issue": "5",
        "startPage": "650",
        "endPage": "667",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38277322000,
                "preferredName": "C. Ykman-Couvreur",
                "firstName": "C.",
                "lastName": "Ykman-Couvreur"
            },
            {
                "id": 38271902400,
                "preferredName": "J. Lambrecht",
                "firstName": "J.",
                "lastName": "Lambrecht"
            },
            {
                "id": 37282471100,
                "preferredName": "D. Verkest",
                "firstName": "D.",
                "lastName": "Verkest"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37373102200,
                "preferredName": "B. Svantesson",
                "firstName": "B.",
                "lastName": "Svantesson"
            },
            {
                "id": 37265609900,
                "preferredName": "A. Hemani",
                "firstName": "A.",
                "lastName": "Hemani"
            },
            {
                "id": 37339264600,
                "preferredName": "F. Wolf",
                "firstName": "F.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808422",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178865",
        "articleTitle": "ENPCO: an entropy-based partition-codec algorithm to reduce power for bipartition-codec architecture in pipelined circuits",
        "volume": "10",
        "issue": "6",
        "startPage": "942",
        "endPage": "949",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087190366,
                "preferredName": "Shanq-Jang Ruan",
                "firstName": null,
                "lastName": "Shanq-Jang Ruan"
            },
            {
                "id": 37282272300,
                "preferredName": "E. Naroska",
                "firstName": "E.",
                "lastName": "Naroska"
            },
            {
                "id": 37087259653,
                "preferredName": "Yen-Jen Chang",
                "firstName": null,
                "lastName": "Yen-Jen Chang"
            },
            {
                "id": 37279108700,
                "preferredName": "F. Lai",
                "firstName": "F.",
                "lastName": "Lai"
            },
            {
                "id": 37282270700,
                "preferredName": "U. Schwiegelshohn",
                "firstName": "U.",
                "lastName": "Schwiegelshohn"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808455",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178846",
        "articleTitle": "Efficient inductance extraction using circuit-aware techniques",
        "volume": "10",
        "issue": "6",
        "startPage": "746",
        "endPage": "761",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37734741000,
                "preferredName": "H. Hu",
                "firstName": "H.",
                "lastName": "Hu"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.807349",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177340",
        "articleTitle": "Symbolic NFA scheduling of a RISC microprocessor",
        "volume": "10",
        "issue": "4",
        "startPage": "429",
        "endPage": "434",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326038700,
                "preferredName": "F. Brewer",
                "firstName": "F.",
                "lastName": "Brewer"
            },
            {
                "id": 37375057600,
                "preferredName": "S. Haynal",
                "firstName": "S.",
                "lastName": "Haynal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043336",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043336",
        "articleTitle": "Compatible cell connections for multifamily dynamic logic gates",
        "volume": "10",
        "issue": "3",
        "startPage": "327",
        "endPage": "340",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37331482900,
                "preferredName": "R.R. Ortiz",
                "firstName": "R.R.",
                "lastName": "Ortiz"
            },
            {
                "id": 37277773300,
                "preferredName": "J.P. Knight",
                "firstName": "J.P.",
                "lastName": "Knight"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1043340",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1043340",
        "articleTitle": "Correction to \"ATPG for combinational circuits on configurable hardware\"",
        "volume": "10",
        "issue": "3",
        "startPage": "374",
        "endPage": "374",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089140769,
                "preferredName": "F. Kocan",
                "firstName": "F.",
                "lastName": "Kocan"
            },
            {
                "id": 37293809600,
                "preferredName": "D.G. Saab",
                "firstName": "D.G.",
                "lastName": "Saab"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.994996",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994996",
        "articleTitle": "Guest editorial - system-level interconnect prediction",
        "volume": "10",
        "issue": "2",
        "startPage": "175",
        "endPage": "176",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37347522100,
                "preferredName": "D. Stroobandt",
                "firstName": "D.",
                "lastName": "Stroobandt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.808778",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178841",
        "articleTitle": "Guest editorial: special issue on on-chip inductance in high-speed integrated circuits",
        "volume": "10",
        "issue": "6",
        "startPage": "683",
        "endPage": "684",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271363500,
                "preferredName": "Y.I. Ismail",
                "firstName": "Y.I.",
                "lastName": "Ismail"
            },
            {
                "id": 37295566300,
                "preferredName": "B. Krauter",
                "firstName": "B.",
                "lastName": "Krauter"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.994976",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "994976",
        "articleTitle": "Guest editorial: low-power electronics and design",
        "volume": "10",
        "issue": "2",
        "startPage": "69",
        "endPage": "70",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274332200,
                "preferredName": "I. Verbauwhede",
                "firstName": "I.",
                "lastName": "Verbauwhede"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.806919",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1177334",
        "articleTitle": "Guest editorial special issue on system synthesis",
        "volume": "10",
        "issue": "4",
        "startPage": "377",
        "endPage": "378",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267909800,
                "preferredName": "F. Kurdahi",
                "firstName": "F.",
                "lastName": "Kurdahi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1178867",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178867",
        "articleTitle": "Subject index",
        "volume": "10",
        "issue": "6",
        "startPage": "954",
        "endPage": "965",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.1178866",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1178866",
        "articleTitle": "Author index",
        "volume": "10",
        "issue": "6",
        "startPage": "950",
        "endPage": "954",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]