#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* Joystick_X_ADC_SAR */
#define Joystick_X_ADC_SAR__CLK CYREG_SAR0_CLK
#define Joystick_X_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define Joystick_X_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define Joystick_X_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define Joystick_X_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define Joystick_X_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define Joystick_X_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define Joystick_X_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define Joystick_X_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Joystick_X_ADC_SAR__PM_ACT_MSK 0x01u
#define Joystick_X_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Joystick_X_ADC_SAR__PM_STBY_MSK 0x01u
#define Joystick_X_ADC_SAR__SW0 CYREG_SAR0_SW0
#define Joystick_X_ADC_SAR__SW2 CYREG_SAR0_SW2
#define Joystick_X_ADC_SAR__SW3 CYREG_SAR0_SW3
#define Joystick_X_ADC_SAR__SW4 CYREG_SAR0_SW4
#define Joystick_X_ADC_SAR__SW6 CYREG_SAR0_SW6
#define Joystick_X_ADC_SAR__TR0 CYREG_SAR0_TR0
#define Joystick_X_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define Joystick_X_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* Joystick_X_IRQ */
#define Joystick_X_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Joystick_X_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Joystick_X_IRQ__INTC_MASK 0x08u
#define Joystick_X_IRQ__INTC_NUMBER 3u
#define Joystick_X_IRQ__INTC_PRIOR_NUM 7u
#define Joystick_X_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Joystick_X_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Joystick_X_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Joystick_X_Pin */
#define Joystick_X_Pin__0__INTTYPE CYREG_PICU1_INTTYPE0
#define Joystick_X_Pin__0__MASK 0x01u
#define Joystick_X_Pin__0__PC CYREG_PRT1_PC0
#define Joystick_X_Pin__0__PORT 1u
#define Joystick_X_Pin__0__SHIFT 0u
#define Joystick_X_Pin__AG CYREG_PRT1_AG
#define Joystick_X_Pin__AMUX CYREG_PRT1_AMUX
#define Joystick_X_Pin__BIE CYREG_PRT1_BIE
#define Joystick_X_Pin__BIT_MASK CYREG_PRT1_BIT_MASK
#define Joystick_X_Pin__BYP CYREG_PRT1_BYP
#define Joystick_X_Pin__CTL CYREG_PRT1_CTL
#define Joystick_X_Pin__DM0 CYREG_PRT1_DM0
#define Joystick_X_Pin__DM1 CYREG_PRT1_DM1
#define Joystick_X_Pin__DM2 CYREG_PRT1_DM2
#define Joystick_X_Pin__DR CYREG_PRT1_DR
#define Joystick_X_Pin__INP_DIS CYREG_PRT1_INP_DIS
#define Joystick_X_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Joystick_X_Pin__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Joystick_X_Pin__LCD_EN CYREG_PRT1_LCD_EN
#define Joystick_X_Pin__MASK 0x01u
#define Joystick_X_Pin__PORT 1u
#define Joystick_X_Pin__PRT CYREG_PRT1_PRT
#define Joystick_X_Pin__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Joystick_X_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Joystick_X_Pin__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Joystick_X_Pin__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Joystick_X_Pin__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Joystick_X_Pin__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Joystick_X_Pin__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Joystick_X_Pin__PS CYREG_PRT1_PS
#define Joystick_X_Pin__SHIFT 0u
#define Joystick_X_Pin__SLW CYREG_PRT1_SLW

/* Joystick_X_theACLK */
#define Joystick_X_theACLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Joystick_X_theACLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Joystick_X_theACLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Joystick_X_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Joystick_X_theACLK__INDEX 0x02u
#define Joystick_X_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Joystick_X_theACLK__PM_ACT_MSK 0x04u
#define Joystick_X_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Joystick_X_theACLK__PM_STBY_MSK 0x04u

/* Joystick_Y_ADC_SAR */
#define Joystick_Y_ADC_SAR__CLK CYREG_SAR1_CLK
#define Joystick_Y_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define Joystick_Y_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define Joystick_Y_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define Joystick_Y_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define Joystick_Y_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define Joystick_Y_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define Joystick_Y_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define Joystick_Y_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Joystick_Y_ADC_SAR__PM_ACT_MSK 0x02u
#define Joystick_Y_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Joystick_Y_ADC_SAR__PM_STBY_MSK 0x02u
#define Joystick_Y_ADC_SAR__SW0 CYREG_SAR1_SW0
#define Joystick_Y_ADC_SAR__SW2 CYREG_SAR1_SW2
#define Joystick_Y_ADC_SAR__SW3 CYREG_SAR1_SW3
#define Joystick_Y_ADC_SAR__SW4 CYREG_SAR1_SW4
#define Joystick_Y_ADC_SAR__SW6 CYREG_SAR1_SW6
#define Joystick_Y_ADC_SAR__TR0 CYREG_SAR1_TR0
#define Joystick_Y_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define Joystick_Y_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* Joystick_Y_IRQ */
#define Joystick_Y_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Joystick_Y_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Joystick_Y_IRQ__INTC_MASK 0x10u
#define Joystick_Y_IRQ__INTC_NUMBER 4u
#define Joystick_Y_IRQ__INTC_PRIOR_NUM 7u
#define Joystick_Y_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define Joystick_Y_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Joystick_Y_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Joystick_Y_Pin */
#define Joystick_Y_Pin__0__INTTYPE CYREG_PICU1_INTTYPE1
#define Joystick_Y_Pin__0__MASK 0x02u
#define Joystick_Y_Pin__0__PC CYREG_PRT1_PC1
#define Joystick_Y_Pin__0__PORT 1u
#define Joystick_Y_Pin__0__SHIFT 1u
#define Joystick_Y_Pin__AG CYREG_PRT1_AG
#define Joystick_Y_Pin__AMUX CYREG_PRT1_AMUX
#define Joystick_Y_Pin__BIE CYREG_PRT1_BIE
#define Joystick_Y_Pin__BIT_MASK CYREG_PRT1_BIT_MASK
#define Joystick_Y_Pin__BYP CYREG_PRT1_BYP
#define Joystick_Y_Pin__CTL CYREG_PRT1_CTL
#define Joystick_Y_Pin__DM0 CYREG_PRT1_DM0
#define Joystick_Y_Pin__DM1 CYREG_PRT1_DM1
#define Joystick_Y_Pin__DM2 CYREG_PRT1_DM2
#define Joystick_Y_Pin__DR CYREG_PRT1_DR
#define Joystick_Y_Pin__INP_DIS CYREG_PRT1_INP_DIS
#define Joystick_Y_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Joystick_Y_Pin__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Joystick_Y_Pin__LCD_EN CYREG_PRT1_LCD_EN
#define Joystick_Y_Pin__MASK 0x02u
#define Joystick_Y_Pin__PORT 1u
#define Joystick_Y_Pin__PRT CYREG_PRT1_PRT
#define Joystick_Y_Pin__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Joystick_Y_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Joystick_Y_Pin__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Joystick_Y_Pin__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Joystick_Y_Pin__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Joystick_Y_Pin__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Joystick_Y_Pin__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Joystick_Y_Pin__PS CYREG_PRT1_PS
#define Joystick_Y_Pin__SHIFT 1u
#define Joystick_Y_Pin__SLW CYREG_PRT1_SLW

/* Joystick_Y_theACLK */
#define Joystick_Y_theACLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Joystick_Y_theACLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Joystick_Y_theACLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Joystick_Y_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Joystick_Y_theACLK__INDEX 0x03u
#define Joystick_Y_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Joystick_Y_theACLK__PM_ACT_MSK 0x08u
#define Joystick_Y_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Joystick_Y_theACLK__PM_STBY_MSK 0x08u

/* RP2040_SPI_BSPIM */
#define RP2040_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define RP2040_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define RP2040_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define RP2040_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define RP2040_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define RP2040_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define RP2040_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define RP2040_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define RP2040_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define RP2040_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define RP2040_SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define RP2040_SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define RP2040_SPI_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define RP2040_SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define RP2040_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define RP2040_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define RP2040_SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define RP2040_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define RP2040_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define RP2040_SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define RP2040_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define RP2040_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define RP2040_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define RP2040_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define RP2040_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define RP2040_SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define RP2040_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define RP2040_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define RP2040_SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define RP2040_SPI_BSPIM_RxStsReg__4__POS 4
#define RP2040_SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define RP2040_SPI_BSPIM_RxStsReg__5__POS 5
#define RP2040_SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define RP2040_SPI_BSPIM_RxStsReg__6__POS 6
#define RP2040_SPI_BSPIM_RxStsReg__MASK 0x70u
#define RP2040_SPI_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define RP2040_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define RP2040_SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB06_ST
#define RP2040_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define RP2040_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define RP2040_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define RP2040_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define RP2040_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB04_A0
#define RP2040_SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB04_A1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB04_D0
#define RP2040_SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB04_D1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define RP2040_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB04_F0
#define RP2040_SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB04_F1
#define RP2040_SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define RP2040_SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define RP2040_SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define RP2040_SPI_BSPIM_TxStsReg__0__POS 0
#define RP2040_SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define RP2040_SPI_BSPIM_TxStsReg__1__POS 1
#define RP2040_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define RP2040_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define RP2040_SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define RP2040_SPI_BSPIM_TxStsReg__2__POS 2
#define RP2040_SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define RP2040_SPI_BSPIM_TxStsReg__3__POS 3
#define RP2040_SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define RP2040_SPI_BSPIM_TxStsReg__4__POS 4
#define RP2040_SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define RP2040_SPI_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define RP2040_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define RP2040_SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB07_ST

/* RP2040_SPI_IntClock */
#define RP2040_SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define RP2040_SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define RP2040_SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define RP2040_SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define RP2040_SPI_IntClock__INDEX 0x01u
#define RP2040_SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define RP2040_SPI_IntClock__PM_ACT_MSK 0x02u
#define RP2040_SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define RP2040_SPI_IntClock__PM_STBY_MSK 0x02u

/* RP2040_SPI_MISO_Pin */
#define RP2040_SPI_MISO_Pin__0__INTTYPE CYREG_PICU3_INTTYPE4
#define RP2040_SPI_MISO_Pin__0__MASK 0x10u
#define RP2040_SPI_MISO_Pin__0__PC CYREG_PRT3_PC4
#define RP2040_SPI_MISO_Pin__0__PORT 3u
#define RP2040_SPI_MISO_Pin__0__SHIFT 4u
#define RP2040_SPI_MISO_Pin__AG CYREG_PRT3_AG
#define RP2040_SPI_MISO_Pin__AMUX CYREG_PRT3_AMUX
#define RP2040_SPI_MISO_Pin__BIE CYREG_PRT3_BIE
#define RP2040_SPI_MISO_Pin__BIT_MASK CYREG_PRT3_BIT_MASK
#define RP2040_SPI_MISO_Pin__BYP CYREG_PRT3_BYP
#define RP2040_SPI_MISO_Pin__CTL CYREG_PRT3_CTL
#define RP2040_SPI_MISO_Pin__DM0 CYREG_PRT3_DM0
#define RP2040_SPI_MISO_Pin__DM1 CYREG_PRT3_DM1
#define RP2040_SPI_MISO_Pin__DM2 CYREG_PRT3_DM2
#define RP2040_SPI_MISO_Pin__DR CYREG_PRT3_DR
#define RP2040_SPI_MISO_Pin__INP_DIS CYREG_PRT3_INP_DIS
#define RP2040_SPI_MISO_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RP2040_SPI_MISO_Pin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RP2040_SPI_MISO_Pin__LCD_EN CYREG_PRT3_LCD_EN
#define RP2040_SPI_MISO_Pin__MASK 0x10u
#define RP2040_SPI_MISO_Pin__PORT 3u
#define RP2040_SPI_MISO_Pin__PRT CYREG_PRT3_PRT
#define RP2040_SPI_MISO_Pin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RP2040_SPI_MISO_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RP2040_SPI_MISO_Pin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RP2040_SPI_MISO_Pin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RP2040_SPI_MISO_Pin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RP2040_SPI_MISO_Pin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RP2040_SPI_MISO_Pin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RP2040_SPI_MISO_Pin__PS CYREG_PRT3_PS
#define RP2040_SPI_MISO_Pin__SHIFT 4u
#define RP2040_SPI_MISO_Pin__SLW CYREG_PRT3_SLW

/* RP2040_SPI_MOSI_Pin */
#define RP2040_SPI_MOSI_Pin__0__INTTYPE CYREG_PICU3_INTTYPE0
#define RP2040_SPI_MOSI_Pin__0__MASK 0x01u
#define RP2040_SPI_MOSI_Pin__0__PC CYREG_PRT3_PC0
#define RP2040_SPI_MOSI_Pin__0__PORT 3u
#define RP2040_SPI_MOSI_Pin__0__SHIFT 0u
#define RP2040_SPI_MOSI_Pin__AG CYREG_PRT3_AG
#define RP2040_SPI_MOSI_Pin__AMUX CYREG_PRT3_AMUX
#define RP2040_SPI_MOSI_Pin__BIE CYREG_PRT3_BIE
#define RP2040_SPI_MOSI_Pin__BIT_MASK CYREG_PRT3_BIT_MASK
#define RP2040_SPI_MOSI_Pin__BYP CYREG_PRT3_BYP
#define RP2040_SPI_MOSI_Pin__CTL CYREG_PRT3_CTL
#define RP2040_SPI_MOSI_Pin__DM0 CYREG_PRT3_DM0
#define RP2040_SPI_MOSI_Pin__DM1 CYREG_PRT3_DM1
#define RP2040_SPI_MOSI_Pin__DM2 CYREG_PRT3_DM2
#define RP2040_SPI_MOSI_Pin__DR CYREG_PRT3_DR
#define RP2040_SPI_MOSI_Pin__INP_DIS CYREG_PRT3_INP_DIS
#define RP2040_SPI_MOSI_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RP2040_SPI_MOSI_Pin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RP2040_SPI_MOSI_Pin__LCD_EN CYREG_PRT3_LCD_EN
#define RP2040_SPI_MOSI_Pin__MASK 0x01u
#define RP2040_SPI_MOSI_Pin__PORT 3u
#define RP2040_SPI_MOSI_Pin__PRT CYREG_PRT3_PRT
#define RP2040_SPI_MOSI_Pin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RP2040_SPI_MOSI_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RP2040_SPI_MOSI_Pin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RP2040_SPI_MOSI_Pin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RP2040_SPI_MOSI_Pin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RP2040_SPI_MOSI_Pin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RP2040_SPI_MOSI_Pin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RP2040_SPI_MOSI_Pin__PS CYREG_PRT3_PS
#define RP2040_SPI_MOSI_Pin__SHIFT 0u
#define RP2040_SPI_MOSI_Pin__SLW CYREG_PRT3_SLW

/* RP2040_SPI_SCK_Pin */
#define RP2040_SPI_SCK_Pin__0__INTTYPE CYREG_PICU3_INTTYPE1
#define RP2040_SPI_SCK_Pin__0__MASK 0x02u
#define RP2040_SPI_SCK_Pin__0__PC CYREG_PRT3_PC1
#define RP2040_SPI_SCK_Pin__0__PORT 3u
#define RP2040_SPI_SCK_Pin__0__SHIFT 1u
#define RP2040_SPI_SCK_Pin__AG CYREG_PRT3_AG
#define RP2040_SPI_SCK_Pin__AMUX CYREG_PRT3_AMUX
#define RP2040_SPI_SCK_Pin__BIE CYREG_PRT3_BIE
#define RP2040_SPI_SCK_Pin__BIT_MASK CYREG_PRT3_BIT_MASK
#define RP2040_SPI_SCK_Pin__BYP CYREG_PRT3_BYP
#define RP2040_SPI_SCK_Pin__CTL CYREG_PRT3_CTL
#define RP2040_SPI_SCK_Pin__DM0 CYREG_PRT3_DM0
#define RP2040_SPI_SCK_Pin__DM1 CYREG_PRT3_DM1
#define RP2040_SPI_SCK_Pin__DM2 CYREG_PRT3_DM2
#define RP2040_SPI_SCK_Pin__DR CYREG_PRT3_DR
#define RP2040_SPI_SCK_Pin__INP_DIS CYREG_PRT3_INP_DIS
#define RP2040_SPI_SCK_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RP2040_SPI_SCK_Pin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RP2040_SPI_SCK_Pin__LCD_EN CYREG_PRT3_LCD_EN
#define RP2040_SPI_SCK_Pin__MASK 0x02u
#define RP2040_SPI_SCK_Pin__PORT 3u
#define RP2040_SPI_SCK_Pin__PRT CYREG_PRT3_PRT
#define RP2040_SPI_SCK_Pin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RP2040_SPI_SCK_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RP2040_SPI_SCK_Pin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RP2040_SPI_SCK_Pin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RP2040_SPI_SCK_Pin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RP2040_SPI_SCK_Pin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RP2040_SPI_SCK_Pin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RP2040_SPI_SCK_Pin__PS CYREG_PRT3_PS
#define RP2040_SPI_SCK_Pin__SHIFT 1u
#define RP2040_SPI_SCK_Pin__SLW CYREG_PRT3_SLW

/* Action0_Btn */
#define Action0_Btn__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Action0_Btn__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Action0_Btn__INTC_MASK 0x01u
#define Action0_Btn__INTC_NUMBER 0u
#define Action0_Btn__INTC_PRIOR_NUM 7u
#define Action0_Btn__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Action0_Btn__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Action0_Btn__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Action0_Btn_Pin */
#define Action0_Btn_Pin__0__INTTYPE CYREG_PICU1_INTTYPE3
#define Action0_Btn_Pin__0__MASK 0x08u
#define Action0_Btn_Pin__0__PC CYREG_PRT1_PC3
#define Action0_Btn_Pin__0__PORT 1u
#define Action0_Btn_Pin__0__SHIFT 3u
#define Action0_Btn_Pin__AG CYREG_PRT1_AG
#define Action0_Btn_Pin__AMUX CYREG_PRT1_AMUX
#define Action0_Btn_Pin__BIE CYREG_PRT1_BIE
#define Action0_Btn_Pin__BIT_MASK CYREG_PRT1_BIT_MASK
#define Action0_Btn_Pin__BYP CYREG_PRT1_BYP
#define Action0_Btn_Pin__CTL CYREG_PRT1_CTL
#define Action0_Btn_Pin__DM0 CYREG_PRT1_DM0
#define Action0_Btn_Pin__DM1 CYREG_PRT1_DM1
#define Action0_Btn_Pin__DM2 CYREG_PRT1_DM2
#define Action0_Btn_Pin__DR CYREG_PRT1_DR
#define Action0_Btn_Pin__INP_DIS CYREG_PRT1_INP_DIS
#define Action0_Btn_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Action0_Btn_Pin__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Action0_Btn_Pin__LCD_EN CYREG_PRT1_LCD_EN
#define Action0_Btn_Pin__MASK 0x08u
#define Action0_Btn_Pin__PORT 1u
#define Action0_Btn_Pin__PRT CYREG_PRT1_PRT
#define Action0_Btn_Pin__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Action0_Btn_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Action0_Btn_Pin__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Action0_Btn_Pin__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Action0_Btn_Pin__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Action0_Btn_Pin__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Action0_Btn_Pin__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Action0_Btn_Pin__PS CYREG_PRT1_PS
#define Action0_Btn_Pin__SHIFT 3u
#define Action0_Btn_Pin__SLW CYREG_PRT1_SLW

/* Action1_Btn */
#define Action1_Btn__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Action1_Btn__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Action1_Btn__INTC_MASK 0x02u
#define Action1_Btn__INTC_NUMBER 1u
#define Action1_Btn__INTC_PRIOR_NUM 7u
#define Action1_Btn__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Action1_Btn__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Action1_Btn__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Action1_Btn_Pin */
#define Action1_Btn_Pin__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Action1_Btn_Pin__0__MASK 0x10u
#define Action1_Btn_Pin__0__PC CYREG_PRT1_PC4
#define Action1_Btn_Pin__0__PORT 1u
#define Action1_Btn_Pin__0__SHIFT 4u
#define Action1_Btn_Pin__AG CYREG_PRT1_AG
#define Action1_Btn_Pin__AMUX CYREG_PRT1_AMUX
#define Action1_Btn_Pin__BIE CYREG_PRT1_BIE
#define Action1_Btn_Pin__BIT_MASK CYREG_PRT1_BIT_MASK
#define Action1_Btn_Pin__BYP CYREG_PRT1_BYP
#define Action1_Btn_Pin__CTL CYREG_PRT1_CTL
#define Action1_Btn_Pin__DM0 CYREG_PRT1_DM0
#define Action1_Btn_Pin__DM1 CYREG_PRT1_DM1
#define Action1_Btn_Pin__DM2 CYREG_PRT1_DM2
#define Action1_Btn_Pin__DR CYREG_PRT1_DR
#define Action1_Btn_Pin__INP_DIS CYREG_PRT1_INP_DIS
#define Action1_Btn_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Action1_Btn_Pin__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Action1_Btn_Pin__LCD_EN CYREG_PRT1_LCD_EN
#define Action1_Btn_Pin__MASK 0x10u
#define Action1_Btn_Pin__PORT 1u
#define Action1_Btn_Pin__PRT CYREG_PRT1_PRT
#define Action1_Btn_Pin__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Action1_Btn_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Action1_Btn_Pin__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Action1_Btn_Pin__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Action1_Btn_Pin__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Action1_Btn_Pin__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Action1_Btn_Pin__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Action1_Btn_Pin__PS CYREG_PRT1_PS
#define Action1_Btn_Pin__SHIFT 4u
#define Action1_Btn_Pin__SLW CYREG_PRT1_SLW

/* GameTimeReg */
#define GameTimeReg_sts_sts_reg__0__MASK 0x01u
#define GameTimeReg_sts_sts_reg__0__POS 0
#define GameTimeReg_sts_sts_reg__1__MASK 0x02u
#define GameTimeReg_sts_sts_reg__1__POS 1
#define GameTimeReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define GameTimeReg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define GameTimeReg_sts_sts_reg__2__MASK 0x04u
#define GameTimeReg_sts_sts_reg__2__POS 2
#define GameTimeReg_sts_sts_reg__3__MASK 0x08u
#define GameTimeReg_sts_sts_reg__3__POS 3
#define GameTimeReg_sts_sts_reg__4__MASK 0x10u
#define GameTimeReg_sts_sts_reg__4__POS 4
#define GameTimeReg_sts_sts_reg__5__MASK 0x20u
#define GameTimeReg_sts_sts_reg__5__POS 5
#define GameTimeReg_sts_sts_reg__6__MASK 0x40u
#define GameTimeReg_sts_sts_reg__6__POS 6
#define GameTimeReg_sts_sts_reg__7__MASK 0x80u
#define GameTimeReg_sts_sts_reg__7__POS 7
#define GameTimeReg_sts_sts_reg__MASK 0xFFu
#define GameTimeReg_sts_sts_reg__MASK_REG CYREG_B0_UDB07_MSK
#define GameTimeReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define GameTimeReg_sts_sts_reg__STATUS_REG CYREG_B0_UDB07_ST

/* Joystick_Btn */
#define Joystick_Btn__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Joystick_Btn__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Joystick_Btn__INTC_MASK 0x04u
#define Joystick_Btn__INTC_NUMBER 2u
#define Joystick_Btn__INTC_PRIOR_NUM 7u
#define Joystick_Btn__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Joystick_Btn__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Joystick_Btn__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Joystick_Btn_Pin */
#define Joystick_Btn_Pin__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Joystick_Btn_Pin__0__MASK 0x04u
#define Joystick_Btn_Pin__0__PC CYREG_PRT1_PC2
#define Joystick_Btn_Pin__0__PORT 1u
#define Joystick_Btn_Pin__0__SHIFT 2u
#define Joystick_Btn_Pin__AG CYREG_PRT1_AG
#define Joystick_Btn_Pin__AMUX CYREG_PRT1_AMUX
#define Joystick_Btn_Pin__BIE CYREG_PRT1_BIE
#define Joystick_Btn_Pin__BIT_MASK CYREG_PRT1_BIT_MASK
#define Joystick_Btn_Pin__BYP CYREG_PRT1_BYP
#define Joystick_Btn_Pin__CTL CYREG_PRT1_CTL
#define Joystick_Btn_Pin__DM0 CYREG_PRT1_DM0
#define Joystick_Btn_Pin__DM1 CYREG_PRT1_DM1
#define Joystick_Btn_Pin__DM2 CYREG_PRT1_DM2
#define Joystick_Btn_Pin__DR CYREG_PRT1_DR
#define Joystick_Btn_Pin__INP_DIS CYREG_PRT1_INP_DIS
#define Joystick_Btn_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Joystick_Btn_Pin__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Joystick_Btn_Pin__LCD_EN CYREG_PRT1_LCD_EN
#define Joystick_Btn_Pin__MASK 0x04u
#define Joystick_Btn_Pin__PORT 1u
#define Joystick_Btn_Pin__PRT CYREG_PRT1_PRT
#define Joystick_Btn_Pin__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Joystick_Btn_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Joystick_Btn_Pin__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Joystick_Btn_Pin__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Joystick_Btn_Pin__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Joystick_Btn_Pin__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Joystick_Btn_Pin__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Joystick_Btn_Pin__PS CYREG_PRT1_PS
#define Joystick_Btn_Pin__SHIFT 2u
#define Joystick_Btn_Pin__SLW CYREG_PRT1_SLW

/* UART_KitProg_BUART */
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_KitProg_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_KitProg_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_KitProg_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_KitProg_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_KitProg_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_KitProg_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_KitProg_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_KitProg_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_KitProg_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_KitProg_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_KitProg_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_KitProg_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_KitProg_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_KitProg_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_KitProg_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_KitProg_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_KitProg_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_KitProg_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_KitProg_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_KitProg_BUART_sRX_RxSts__3__POS 3
#define UART_KitProg_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_KitProg_BUART_sRX_RxSts__4__POS 4
#define UART_KitProg_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_KitProg_BUART_sRX_RxSts__5__POS 5
#define UART_KitProg_BUART_sRX_RxSts__MASK 0x38u
#define UART_KitProg_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_KitProg_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_KitProg_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_KitProg_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_KitProg_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_KitProg_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_KitProg_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_KitProg_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_KitProg_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_KitProg_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_KitProg_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_KitProg_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_KitProg_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_KitProg_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_KitProg_BUART_sTX_TxSts__0__POS 0
#define UART_KitProg_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_KitProg_BUART_sTX_TxSts__1__POS 1
#define UART_KitProg_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_KitProg_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_KitProg_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_KitProg_BUART_sTX_TxSts__2__POS 2
#define UART_KitProg_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_KitProg_BUART_sTX_TxSts__3__POS 3
#define UART_KitProg_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_KitProg_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_KitProg_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_KitProg_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST

/* UART_KitProg_IntClock */
#define UART_KitProg_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_KitProg_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_KitProg_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_KitProg_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_KitProg_IntClock__INDEX 0x00u
#define UART_KitProg_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_KitProg_IntClock__PM_ACT_MSK 0x01u
#define UART_KitProg_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_KitProg_IntClock__PM_STBY_MSK 0x01u

/* DebounceClock */
#define DebounceClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define DebounceClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define DebounceClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define DebounceClock__CFG2_SRC_SEL_MASK 0x07u
#define DebounceClock__INDEX 0x05u
#define DebounceClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DebounceClock__PM_ACT_MSK 0x20u
#define DebounceClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DebounceClock__PM_STBY_MSK 0x20u

/* GameTimeClock */
#define GameTimeClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define GameTimeClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define GameTimeClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define GameTimeClock__CFG2_SRC_SEL_MASK 0x07u
#define GameTimeClock__INDEX 0x04u
#define GameTimeClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define GameTimeClock__PM_ACT_MSK 0x10u
#define GameTimeClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define GameTimeClock__PM_STBY_MSK 0x10u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "GameLogic"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
