<stg><name>calculateLayer2</name>


<trans_list>

<trans id="814" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="2" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="177" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
entry:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %Layer1_Weights_CPU_load2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load2"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:6 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Neurons_CPU, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Weights_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer1_Weights_CPU

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:16 %Layer2_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer2_Neurons_CPU

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %Layer1_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer1_Neurons_CPU

]]></Node>
<StgValue><ssdm name="Layer1_Neurons_CPU_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:18 %store_ln0 = store i10 0, i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:19 %store_ln17 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:21 %store_ln17 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:22 %store_ln17 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
entry:23 %br_ln19 = br void %convolutionRow

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
convolutionRow:0 %first_iter_032 = phi i1 1, void %entry, i1 0, void %new.latch.convolutionRow.split

]]></Node>
<StgValue><ssdm name="first_iter_032"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
convolutionRow:1 %first_iter_1 = phi i1 1, void %entry, i1 %or_ln20, void %new.latch.convolutionRow.split

]]></Node>
<StgValue><ssdm name="first_iter_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
convolutionRow:2 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
convolutionRow:3 %indvar_flatten18_load = load i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="indvar_flatten18_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow:4 %icmp_ln19 = icmp_eq  i10 %indvar_flatten18_load, i10 1014

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow:5 %add_ln19 = add i10 %indvar_flatten18_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
convolutionRow:6 %br_ln19 = br i1 %icmp_ln19, void %new.body.convolutionRow, void %for.end46

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.convolutionRow:3 %br_ln0 = br i1 %first_iter_032, void %for.inc44, void %for.first.iter.convolutionRow

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44:0 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44:1 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc44:2 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:5 %icmp_ln20 = icmp_eq  i8 %indvar_flatten_load, i8 169

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44:6 %select_ln17 = select i1 %icmp_ln20, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:7 %or_ln17 = or i1 %icmp_ln20, i1 %first_iter_032

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:8 %xor_ln17 = xor i1 %icmp_ln20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44:9 %icmp_ln21 = icmp_eq  i4 %k_load, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:10 %and_ln17 = and i1 %icmp_ln21, i1 %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc44:11 %add_ln19_1 = add i3 %i_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc44:12 %select_ln19 = select i1 %icmp_ln20, i3 %add_ln19_1, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44:13 %add_ln20 = add i4 %select_ln17, i4 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:14 %or_ln17_1 = or i1 %and_ln17, i1 %or_ln17

]]></Node>
<StgValue><ssdm name="or_ln17_1"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:15 %or_ln17_2 = or i1 %and_ln17, i1 %icmp_ln20

]]></Node>
<StgValue><ssdm name="or_ln17_2"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44:16 %select_ln17_1 = select i1 %or_ln17_2, i4 0, i4 %k_load

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:17 %xor_ln20 = xor i1 %icmp_ln21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:18 %and_ln20 = and i1 %first_iter_1, i1 %xor_ln20

]]></Node>
<StgValue><ssdm name="and_ln20"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:19 %or_ln20 = or i1 %icmp_ln20, i1 %and_ln20

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44:20 %select_ln20 = select i1 %and_ln17, i4 %add_ln20, i4 %select_ln17

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="3">
<![CDATA[
for.inc44:21 %zext_ln19 = zext i3 %select_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:22 %empty_62 = mul i8 %zext_ln19, i8 26

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc44:25 %br_ln21 = br i1 %or_ln17_1, void %convolutionRow.split, void %new.body.OutputColumn_Loop

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.OutputColumn_Loop:0 %br_ln20 = br i1 %or_ln20, void %convolutionRow.split, void %for.first.iter.OutputColumn_Loop

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
convolutionRow.split:286 %add_ln21 = add i4 %select_ln17_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:287 %add_ln20_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
convolutionRow.split:288 %select_ln20_1 = select i1 %icmp_ln20, i8 1, i8 %add_ln20_1

]]></Node>
<StgValue><ssdm name="select_ln20_1"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:289 %icmp_ln19_1 = icmp_eq  i10 %add_ln19, i10 1014

]]></Node>
<StgValue><ssdm name="icmp_ln19_1"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
convolutionRow.split:290 %br_ln21 = br i1 %icmp_ln19_1, void %new.latch.convolutionRow.split, void %last.iter.convolutionRow.split

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.convolutionRow.split:0 %store_ln19 = store i10 %add_ln19, i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.convolutionRow.split:1 %store_ln17 = store i3 %select_ln19, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.convolutionRow.split:2 %store_ln20 = store i8 %select_ln20_1, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.convolutionRow.split:3 %store_ln17 = store i4 %select_ln20, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.convolutionRow.split:4 %store_ln17 = store i4 %add_ln21, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
new.latch.convolutionRow.split:5 %br_ln21 = br void %convolutionRow

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
new.body.convolutionRow:0 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer2_Neurons_CPU_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="62">
<![CDATA[
new.body.convolutionRow:1 %sext_ln19 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
new.body.convolutionRow:2 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln19

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="first_iter_032" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.convolutionRow:0 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 1014

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="first_iter_032" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.convolutionRow:1 %br_ln0 = br void %for.inc44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
for.inc44:23 %p_cast13 = zext i8 %empty_62

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:24 %Layer1_Weights_CPU_addr = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln17_1" val="1"/>
<literal name="or_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
for.first.iter.OutputColumn_Loop:0 %Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:4 %empty_21 = or i8 %empty_62, i8 1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:5 %p_cast15 = zext i8 %empty_21

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:52 %Layer1_Weights_CPU_addr_1 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="4">
<![CDATA[
convolutionRow.split:77 %zext_ln20 = zext i4 %select_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:78 %empty_45 = mul i10 %zext_ln20, i10 58

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:113 %Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln17_1" val="1"/>
<literal name="or_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
for.first.iter.OutputColumn_Loop:0 %Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln17_1" val="1"/>
<literal name="or_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.OutputColumn_Loop:1 %store_ln19 = store i32 %Layer1_Weights_CPU_load, i32 %Layer1_Weights_CPU_load2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln17_1" val="1"/>
<literal name="or_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.OutputColumn_Loop:2 %br_ln20 = br void %convolutionRow.split

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:6 %empty_22 = add i8 %empty_62, i8 2

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:7 %p_cast16 = zext i8 %empty_22

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:8 %empty_23 = add i8 %empty_62, i8 3

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:9 %p_cast17 = zext i8 %empty_23

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:53 %Layer1_Weights_CPU_addr_2 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:54 %Layer1_Weights_CPU_addr_3 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_3"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
convolutionRow.split:80 %tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln17_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="5">
<![CDATA[
convolutionRow.split:81 %p_cast11 = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:109 %empty_54 = add i10 %p_cast11, i10 %empty_45

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:110 %tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_54, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:111 %p_cast43 = zext i12 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:112 %empty_55 = add i64 %p_cast43, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:113 %Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_1"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:115 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:116 %sext_ln28 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:117 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln28

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:131 %Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_2"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:135 %Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="282" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:10 %empty_24 = add i8 %empty_62, i8 4

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:11 %p_cast18 = zext i8 %empty_24

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:12 %empty_25 = add i8 %empty_62, i8 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:13 %p_cast19 = zext i8 %empty_25

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:55 %Layer1_Weights_CPU_addr_4 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_4"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:56 %Layer1_Weights_CPU_addr_5 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_5"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:118 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:131 %Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_2"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:135 %Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_3"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:139 %Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_4"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:143 %Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="293" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:14 %empty_26 = add i8 %empty_62, i8 6

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:15 %p_cast20 = zext i8 %empty_26

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:16 %empty_27 = add i8 %empty_62, i8 7

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:17 %p_cast21 = zext i8 %empty_27

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:57 %Layer1_Weights_CPU_addr_6 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_6"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:58 %Layer1_Weights_CPU_addr_7 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_7"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:118 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:139 %Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_4"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:143 %Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_5"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:147 %Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_6"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:165 %Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="304" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:18 %empty_28 = add i8 %empty_62, i8 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:19 %p_cast22 = zext i8 %empty_28

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:20 %empty_29 = add i8 %empty_62, i8 9

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:21 %p_cast23 = zext i8 %empty_29

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:59 %Layer1_Weights_CPU_addr_8 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_8"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:60 %Layer1_Weights_CPU_addr_9 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_9"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:118 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:147 %Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_6"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:165 %Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_7"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:169 %Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_8"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:173 %Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="315" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:22 %empty_30 = add i8 %empty_62, i8 10

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:23 %p_cast24 = zext i8 %empty_30

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:24 %empty_31 = add i8 %empty_62, i8 11

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:25 %p_cast25 = zext i8 %empty_31

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:61 %Layer1_Weights_CPU_addr_10 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_10"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:62 %Layer1_Weights_CPU_addr_11 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_11"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:118 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:169 %Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_8"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:173 %Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_9"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:177 %Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_10"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:181 %Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="326" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:26 %empty_32 = add i8 %empty_62, i8 12

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:27 %p_cast26 = zext i8 %empty_32

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:28 %empty_33 = add i8 %empty_62, i8 13

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:29 %p_cast27 = zext i8 %empty_33

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:63 %Layer1_Weights_CPU_addr_12 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_12"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:64 %Layer1_Weights_CPU_addr_13 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_13"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="5">
<![CDATA[
convolutionRow.split:82 %p_cast9 = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
convolutionRow.split:103 %tmp4 = add i6 %p_cast9, i6 29

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="6">
<![CDATA[
convolutionRow.split:104 %tmp4_cast = zext i6 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:105 %empty_52 = add i10 %tmp4_cast, i10 %empty_45

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:106 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_52, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:107 %p_cast42 = zext i12 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:108 %empty_53 = add i64 %p_cast42, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:118 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:149 %trunc_ln28_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_53, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:150 %sext_ln28_1 = sext i62 %trunc_ln28_1

]]></Node>
<StgValue><ssdm name="sext_ln28_1"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:151 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:177 %Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_10"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:181 %Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_11"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:199 %Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_12"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:203 %Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="347" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:30 %empty_34 = add i8 %empty_62, i8 14

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:31 %p_cast28 = zext i8 %empty_34

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:32 %empty_35 = add i8 %empty_62, i8 15

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:33 %p_cast29 = zext i8 %empty_35

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:65 %Layer1_Weights_CPU_addr_14 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_14"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:66 %Layer1_Weights_CPU_addr_15 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_15"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:118 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:152 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:199 %Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_12"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:203 %Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_13"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:207 %Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_14"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:211 %Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="359" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:34 %empty_36 = add i8 %empty_62, i8 16

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:35 %p_cast30 = zext i8 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:36 %empty_37 = add i8 %empty_62, i8 17

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:37 %p_cast31 = zext i8 %empty_37

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:67 %Layer1_Weights_CPU_addr_16 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_16"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:68 %Layer1_Weights_CPU_addr_17 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_17"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:118 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:152 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:207 %Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_14"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:211 %Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_15"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:215 %Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_16"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:233 %Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="371" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:38 %empty_38 = add i8 %empty_62, i8 18

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:39 %p_cast32 = zext i8 %empty_38

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:40 %empty_39 = add i8 %empty_62, i8 19

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:41 %p_cast33 = zext i8 %empty_39

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:69 %Layer1_Weights_CPU_addr_18 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_18"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:70 %Layer1_Weights_CPU_addr_19 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_19"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:118 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:152 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:215 %Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_16"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:233 %Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_17"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:237 %Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_18"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:241 %Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="383" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:2 %empty_20 = add i8 %empty_62, i8 21

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:3 %p_cast14 = zext i8 %empty_20

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:42 %empty_40 = add i8 %empty_62, i8 20

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:43 %p_cast34 = zext i8 %empty_40

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:71 %Layer1_Weights_CPU_addr_20 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_20"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:72 %Layer1_Weights_CPU_addr_21 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_21"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:119 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:152 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:237 %Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_18"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:241 %Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_19"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:245 %Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_20"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:249 %Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="395" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:44 %empty_41 = add i8 %empty_62, i8 22

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:45 %p_cast35 = zext i8 %empty_41

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:46 %empty_42 = add i8 %empty_62, i8 23

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:47 %p_cast36 = zext i8 %empty_42

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:73 %Layer1_Weights_CPU_addr_22 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast35

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_22"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:74 %Layer1_Weights_CPU_addr_23 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast36

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_23"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="5">
<![CDATA[
convolutionRow.split:83 %p_cast6 = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="5">
<![CDATA[
convolutionRow.split:84 %p_cast = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:85 %tmp1 = add i8 %p_cast, i8 116

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8">
<![CDATA[
convolutionRow.split:86 %tmp1_cast = zext i8 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:87 %empty_46 = add i10 %tmp1_cast, i10 %empty_45

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
convolutionRow.split:91 %tmp2 = add i7 %p_cast6, i7 87

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="7">
<![CDATA[
convolutionRow.split:92 %tmp2_cast = zext i7 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:93 %empty_48 = add i10 %tmp2_cast, i10 %empty_45

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
convolutionRow.split:97 %tmp3 = add i7 %p_cast6, i7 58

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="7">
<![CDATA[
convolutionRow.split:98 %tmp3_cast = zext i7 %tmp3

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
convolutionRow.split:99 %empty_50 = add i10 %tmp3_cast, i10 %empty_45

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:100 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:101 %p_cast41 = zext i12 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:102 %empty_51 = add i64 %p_cast41, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:114 %bitcast_ln27 = bitcast i32 %Layer1_Weights_CPU_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:120 %bitcast_ln28 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:121 %gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_1"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:129 %mul = fmul i32 %bitcast_ln27, i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:152 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:183 %trunc_ln28_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_51, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:184 %sext_ln28_2 = sext i62 %trunc_ln28_2

]]></Node>
<StgValue><ssdm name="sext_ln28_2"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:185 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:245 %Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_20"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:249 %Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_21"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:267 %Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_22"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:271 %Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="427" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:48 %empty_43 = add i8 %empty_62, i8 24

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:49 %p_cast37 = zext i8 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
convolutionRow.split:50 %empty_44 = add i8 %empty_62, i8 25

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
convolutionRow.split:51 %zext_ln27 = zext i8 %empty_44

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:75 %Layer1_Weights_CPU_addr_24 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast37

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_24"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
convolutionRow.split:76 %Layer1_Weights_CPU_addr_25 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_addr_25"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:122 %bitcast_ln28_1 = bitcast i32 %gmem_addr_1_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln28_1"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:123 %gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_2"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:129 %mul = fmul i32 %bitcast_ln27, i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:132 %bitcast_ln27_1 = bitcast i32 %Layer1_Weights_CPU_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:133 %mul27_s = fmul i32 %bitcast_ln27_1, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:152 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:186 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:267 %Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_22"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:271 %Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_23"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:275 %Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_24"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:279 %Layer1_Weights_CPU_load_25 = load i8 %Layer1_Weights_CPU_addr_25

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:124 %bitcast_ln28_2 = bitcast i32 %gmem_addr_1_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln28_2"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:125 %gmem_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_3"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:129 %mul = fmul i32 %bitcast_ln27, i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:133 %mul27_s = fmul i32 %bitcast_ln27_1, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:136 %bitcast_ln27_2 = bitcast i32 %Layer1_Weights_CPU_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln27_2"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:137 %mul27_5 = fmul i32 %bitcast_ln27_2, i32 %bitcast_ln28_2

]]></Node>
<StgValue><ssdm name="mul27_5"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:152 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:186 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:275 %Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_24"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="8">
<![CDATA[
convolutionRow.split:279 %Layer1_Weights_CPU_load_25 = load i8 %Layer1_Weights_CPU_addr_25

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_25"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="454" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:126 %bitcast_ln28_3 = bitcast i32 %gmem_addr_1_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln28_3"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:127 %gmem_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_4"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:129 %mul = fmul i32 %bitcast_ln27, i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:133 %mul27_s = fmul i32 %bitcast_ln27_1, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:137 %mul27_5 = fmul i32 %bitcast_ln27_2, i32 %bitcast_ln28_2

]]></Node>
<StgValue><ssdm name="mul27_5"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:140 %bitcast_ln27_3 = bitcast i32 %Layer1_Weights_CPU_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln27_3"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:141 %mul27_6 = fmul i32 %bitcast_ln27_3, i32 %bitcast_ln28_3

]]></Node>
<StgValue><ssdm name="mul27_6"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:152 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:186 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
convolutionRow.split:0 %Layer1_Weights_CPU_load_26 = load i32 %Layer1_Weights_CPU_load2

]]></Node>
<StgValue><ssdm name="Layer1_Weights_CPU_load_26"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:1 %somme = bitcast i32 %Layer1_Weights_CPU_load_26

]]></Node>
<StgValue><ssdm name="somme"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:128 %bitcast_ln28_4 = bitcast i32 %gmem_addr_1_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln28_4"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:130 %somme_1 = fadd i32 %somme, i32 %mul

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:133 %mul27_s = fmul i32 %bitcast_ln27_1, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:137 %mul27_5 = fmul i32 %bitcast_ln27_2, i32 %bitcast_ln28_2

]]></Node>
<StgValue><ssdm name="mul27_5"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:141 %mul27_6 = fmul i32 %bitcast_ln27_3, i32 %bitcast_ln28_3

]]></Node>
<StgValue><ssdm name="mul27_6"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:144 %bitcast_ln27_4 = bitcast i32 %Layer1_Weights_CPU_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln27_4"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:145 %mul27_7 = fmul i32 %bitcast_ln27_4, i32 %bitcast_ln28_4

]]></Node>
<StgValue><ssdm name="mul27_7"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:153 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:186 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="474" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:94 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_48, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:95 %p_cast40 = zext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:96 %empty_49 = add i64 %p_cast40, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:130 %somme_1 = fadd i32 %somme, i32 %mul

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:137 %mul27_5 = fmul i32 %bitcast_ln27_2, i32 %bitcast_ln28_2

]]></Node>
<StgValue><ssdm name="mul27_5"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:141 %mul27_6 = fmul i32 %bitcast_ln27_3, i32 %bitcast_ln28_3

]]></Node>
<StgValue><ssdm name="mul27_6"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:145 %mul27_7 = fmul i32 %bitcast_ln27_4, i32 %bitcast_ln28_4

]]></Node>
<StgValue><ssdm name="mul27_7"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:148 %bitcast_ln27_5 = bitcast i32 %Layer1_Weights_CPU_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln27_5"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:154 %bitcast_ln28_5 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28_5"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:155 %gmem_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_1"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:163 %mul27_1 = fmul i32 %bitcast_ln27_5, i32 %bitcast_ln28_5

]]></Node>
<StgValue><ssdm name="mul27_1"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:186 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:217 %trunc_ln28_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln28_3"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:218 %sext_ln28_3 = sext i62 %trunc_ln28_3

]]></Node>
<StgValue><ssdm name="sext_ln28_3"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:219 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="489" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:130 %somme_1 = fadd i32 %somme, i32 %mul

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:141 %mul27_6 = fmul i32 %bitcast_ln27_3, i32 %bitcast_ln28_3

]]></Node>
<StgValue><ssdm name="mul27_6"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:145 %mul27_7 = fmul i32 %bitcast_ln27_4, i32 %bitcast_ln28_4

]]></Node>
<StgValue><ssdm name="mul27_7"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:156 %bitcast_ln28_6 = bitcast i32 %gmem_addr_2_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln28_6"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:157 %gmem_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_2"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:163 %mul27_1 = fmul i32 %bitcast_ln27_5, i32 %bitcast_ln28_5

]]></Node>
<StgValue><ssdm name="mul27_1"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:166 %bitcast_ln27_6 = bitcast i32 %Layer1_Weights_CPU_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln27_6"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:167 %mul27_1_1 = fmul i32 %bitcast_ln27_6, i32 %bitcast_ln28_6

]]></Node>
<StgValue><ssdm name="mul27_1_1"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:186 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:220 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="499" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:130 %somme_1 = fadd i32 %somme, i32 %mul

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:145 %mul27_7 = fmul i32 %bitcast_ln27_4, i32 %bitcast_ln28_4

]]></Node>
<StgValue><ssdm name="mul27_7"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:158 %bitcast_ln28_7 = bitcast i32 %gmem_addr_2_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln28_7"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:159 %gmem_addr_2_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_3"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:163 %mul27_1 = fmul i32 %bitcast_ln27_5, i32 %bitcast_ln28_5

]]></Node>
<StgValue><ssdm name="mul27_1"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:167 %mul27_1_1 = fmul i32 %bitcast_ln27_6, i32 %bitcast_ln28_6

]]></Node>
<StgValue><ssdm name="mul27_1_1"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:170 %bitcast_ln27_7 = bitcast i32 %Layer1_Weights_CPU_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln27_7"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:171 %mul27_1_2 = fmul i32 %bitcast_ln27_7, i32 %bitcast_ln28_7

]]></Node>
<StgValue><ssdm name="mul27_1_2"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:186 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:220 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="509" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:130 %somme_1 = fadd i32 %somme, i32 %mul

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:160 %bitcast_ln28_8 = bitcast i32 %gmem_addr_2_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln28_8"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:161 %gmem_addr_2_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_4"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:163 %mul27_1 = fmul i32 %bitcast_ln27_5, i32 %bitcast_ln28_5

]]></Node>
<StgValue><ssdm name="mul27_1"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:167 %mul27_1_1 = fmul i32 %bitcast_ln27_6, i32 %bitcast_ln28_6

]]></Node>
<StgValue><ssdm name="mul27_1_1"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:171 %mul27_1_2 = fmul i32 %bitcast_ln27_7, i32 %bitcast_ln28_7

]]></Node>
<StgValue><ssdm name="mul27_1_2"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:174 %bitcast_ln27_8 = bitcast i32 %Layer1_Weights_CPU_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln27_8"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:175 %mul27_1_3 = fmul i32 %bitcast_ln27_8, i32 %bitcast_ln28_8

]]></Node>
<StgValue><ssdm name="mul27_1_3"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:186 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:220 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="519" st_id="23" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:134 %somme_2 = fadd i32 %somme_1, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:162 %bitcast_ln28_9 = bitcast i32 %gmem_addr_2_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln28_9"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:167 %mul27_1_1 = fmul i32 %bitcast_ln27_6, i32 %bitcast_ln28_6

]]></Node>
<StgValue><ssdm name="mul27_1_1"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:171 %mul27_1_2 = fmul i32 %bitcast_ln27_7, i32 %bitcast_ln28_7

]]></Node>
<StgValue><ssdm name="mul27_1_2"/></StgValue>
</operation>

<operation id="523" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:175 %mul27_1_3 = fmul i32 %bitcast_ln27_8, i32 %bitcast_ln28_8

]]></Node>
<StgValue><ssdm name="mul27_1_3"/></StgValue>
</operation>

<operation id="524" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:178 %bitcast_ln27_9 = bitcast i32 %Layer1_Weights_CPU_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln27_9"/></StgValue>
</operation>

<operation id="525" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:179 %mul27_1_4 = fmul i32 %bitcast_ln27_9, i32 %bitcast_ln28_9

]]></Node>
<StgValue><ssdm name="mul27_1_4"/></StgValue>
</operation>

<operation id="526" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:187 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:220 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
convolutionRow.split:88 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_46, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
convolutionRow.split:89 %p_cast39 = zext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
convolutionRow.split:90 %empty_47 = add i64 %p_cast39, i64 %Layer1_Neurons_CPU_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:134 %somme_2 = fadd i32 %somme_1, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:171 %mul27_1_2 = fmul i32 %bitcast_ln27_7, i32 %bitcast_ln28_7

]]></Node>
<StgValue><ssdm name="mul27_1_2"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:175 %mul27_1_3 = fmul i32 %bitcast_ln27_8, i32 %bitcast_ln28_8

]]></Node>
<StgValue><ssdm name="mul27_1_3"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:179 %mul27_1_4 = fmul i32 %bitcast_ln27_9, i32 %bitcast_ln28_9

]]></Node>
<StgValue><ssdm name="mul27_1_4"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:182 %bitcast_ln27_10 = bitcast i32 %Layer1_Weights_CPU_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln27_10"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:188 %bitcast_ln28_10 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28_10"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:189 %gmem_addr_3_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_1"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:197 %mul27_2 = fmul i32 %bitcast_ln27_10, i32 %bitcast_ln28_10

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:220 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
convolutionRow.split:251 %trunc_ln28_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln28_4"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="62">
<![CDATA[
convolutionRow.split:252 %sext_ln28_4 = sext i62 %trunc_ln28_4

]]></Node>
<StgValue><ssdm name="sext_ln28_4"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
convolutionRow.split:253 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="543" st_id="25" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:134 %somme_2 = fadd i32 %somme_1, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:175 %mul27_1_3 = fmul i32 %bitcast_ln27_8, i32 %bitcast_ln28_8

]]></Node>
<StgValue><ssdm name="mul27_1_3"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:179 %mul27_1_4 = fmul i32 %bitcast_ln27_9, i32 %bitcast_ln28_9

]]></Node>
<StgValue><ssdm name="mul27_1_4"/></StgValue>
</operation>

<operation id="546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:190 %bitcast_ln28_11 = bitcast i32 %gmem_addr_3_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln28_11"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:191 %gmem_addr_3_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_2"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:197 %mul27_2 = fmul i32 %bitcast_ln27_10, i32 %bitcast_ln28_10

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:200 %bitcast_ln27_11 = bitcast i32 %Layer1_Weights_CPU_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln27_11"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:201 %mul27_2_1 = fmul i32 %bitcast_ln27_11, i32 %bitcast_ln28_11

]]></Node>
<StgValue><ssdm name="mul27_2_1"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:220 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:254 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="553" st_id="26" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:134 %somme_2 = fadd i32 %somme_1, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:179 %mul27_1_4 = fmul i32 %bitcast_ln27_9, i32 %bitcast_ln28_9

]]></Node>
<StgValue><ssdm name="mul27_1_4"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:192 %bitcast_ln28_12 = bitcast i32 %gmem_addr_3_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln28_12"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:193 %gmem_addr_3_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_3"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:197 %mul27_2 = fmul i32 %bitcast_ln27_10, i32 %bitcast_ln28_10

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:201 %mul27_2_1 = fmul i32 %bitcast_ln27_11, i32 %bitcast_ln28_11

]]></Node>
<StgValue><ssdm name="mul27_2_1"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:204 %bitcast_ln27_12 = bitcast i32 %Layer1_Weights_CPU_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln27_12"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:205 %mul27_2_2 = fmul i32 %bitcast_ln27_12, i32 %bitcast_ln28_12

]]></Node>
<StgValue><ssdm name="mul27_2_2"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:220 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:254 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="563" st_id="27" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:134 %somme_2 = fadd i32 %somme_1, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:194 %bitcast_ln28_13 = bitcast i32 %gmem_addr_3_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln28_13"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:195 %gmem_addr_3_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_4"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:197 %mul27_2 = fmul i32 %bitcast_ln27_10, i32 %bitcast_ln28_10

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:201 %mul27_2_1 = fmul i32 %bitcast_ln27_11, i32 %bitcast_ln28_11

]]></Node>
<StgValue><ssdm name="mul27_2_1"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:205 %mul27_2_2 = fmul i32 %bitcast_ln27_12, i32 %bitcast_ln28_12

]]></Node>
<StgValue><ssdm name="mul27_2_2"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:208 %bitcast_ln27_13 = bitcast i32 %Layer1_Weights_CPU_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln27_13"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:209 %mul27_2_3 = fmul i32 %bitcast_ln27_13, i32 %bitcast_ln28_13

]]></Node>
<StgValue><ssdm name="mul27_2_3"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:220 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:254 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="573" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:138 %somme_3 = fadd i32 %somme_2, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:196 %bitcast_ln28_14 = bitcast i32 %gmem_addr_3_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln28_14"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:201 %mul27_2_1 = fmul i32 %bitcast_ln27_11, i32 %bitcast_ln28_11

]]></Node>
<StgValue><ssdm name="mul27_2_1"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:205 %mul27_2_2 = fmul i32 %bitcast_ln27_12, i32 %bitcast_ln28_12

]]></Node>
<StgValue><ssdm name="mul27_2_2"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:209 %mul27_2_3 = fmul i32 %bitcast_ln27_13, i32 %bitcast_ln28_13

]]></Node>
<StgValue><ssdm name="mul27_2_3"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:212 %bitcast_ln27_14 = bitcast i32 %Layer1_Weights_CPU_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln27_14"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:213 %mul27_2_4 = fmul i32 %bitcast_ln27_14, i32 %bitcast_ln28_14

]]></Node>
<StgValue><ssdm name="mul27_2_4"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:221 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:254 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="582" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:138 %somme_3 = fadd i32 %somme_2, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:205 %mul27_2_2 = fmul i32 %bitcast_ln27_12, i32 %bitcast_ln28_12

]]></Node>
<StgValue><ssdm name="mul27_2_2"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:209 %mul27_2_3 = fmul i32 %bitcast_ln27_13, i32 %bitcast_ln28_13

]]></Node>
<StgValue><ssdm name="mul27_2_3"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:213 %mul27_2_4 = fmul i32 %bitcast_ln27_14, i32 %bitcast_ln28_14

]]></Node>
<StgValue><ssdm name="mul27_2_4"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:216 %bitcast_ln27_15 = bitcast i32 %Layer1_Weights_CPU_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln27_15"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:222 %bitcast_ln28_15 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28_15"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:223 %gmem_addr_4_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_1"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:231 %mul27_3 = fmul i32 %bitcast_ln27_15, i32 %bitcast_ln28_15

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:254 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="591" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:138 %somme_3 = fadd i32 %somme_2, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:209 %mul27_2_3 = fmul i32 %bitcast_ln27_13, i32 %bitcast_ln28_13

]]></Node>
<StgValue><ssdm name="mul27_2_3"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:213 %mul27_2_4 = fmul i32 %bitcast_ln27_14, i32 %bitcast_ln28_14

]]></Node>
<StgValue><ssdm name="mul27_2_4"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:224 %bitcast_ln28_16 = bitcast i32 %gmem_addr_4_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln28_16"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:225 %gmem_addr_4_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_2"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:231 %mul27_3 = fmul i32 %bitcast_ln27_15, i32 %bitcast_ln28_15

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:234 %bitcast_ln27_16 = bitcast i32 %Layer1_Weights_CPU_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln27_16"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:235 %mul27_3_1 = fmul i32 %bitcast_ln27_16, i32 %bitcast_ln28_16

]]></Node>
<StgValue><ssdm name="mul27_3_1"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:254 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="600" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:138 %somme_3 = fadd i32 %somme_2, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:213 %mul27_2_4 = fmul i32 %bitcast_ln27_14, i32 %bitcast_ln28_14

]]></Node>
<StgValue><ssdm name="mul27_2_4"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:226 %bitcast_ln28_17 = bitcast i32 %gmem_addr_4_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln28_17"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:227 %gmem_addr_4_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_3"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:231 %mul27_3 = fmul i32 %bitcast_ln27_15, i32 %bitcast_ln28_15

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:235 %mul27_3_1 = fmul i32 %bitcast_ln27_16, i32 %bitcast_ln28_16

]]></Node>
<StgValue><ssdm name="mul27_3_1"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:238 %bitcast_ln27_17 = bitcast i32 %Layer1_Weights_CPU_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln27_17"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:239 %mul27_3_2 = fmul i32 %bitcast_ln27_17, i32 %bitcast_ln28_17

]]></Node>
<StgValue><ssdm name="mul27_3_2"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:254 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="609" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:138 %somme_3 = fadd i32 %somme_2, i32 %mul27_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:228 %bitcast_ln28_18 = bitcast i32 %gmem_addr_4_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln28_18"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:229 %gmem_addr_4_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_4"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:231 %mul27_3 = fmul i32 %bitcast_ln27_15, i32 %bitcast_ln28_15

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:235 %mul27_3_1 = fmul i32 %bitcast_ln27_16, i32 %bitcast_ln28_16

]]></Node>
<StgValue><ssdm name="mul27_3_1"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:239 %mul27_3_2 = fmul i32 %bitcast_ln27_17, i32 %bitcast_ln28_17

]]></Node>
<StgValue><ssdm name="mul27_3_2"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:242 %bitcast_ln27_18 = bitcast i32 %Layer1_Weights_CPU_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln27_18"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:243 %mul27_3_3 = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln28_18

]]></Node>
<StgValue><ssdm name="mul27_3_3"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
convolutionRow.split:254 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="618" st_id="33" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:142 %somme_4 = fadd i32 %somme_3, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="619" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:230 %bitcast_ln28_19 = bitcast i32 %gmem_addr_4_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln28_19"/></StgValue>
</operation>

<operation id="620" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:235 %mul27_3_1 = fmul i32 %bitcast_ln27_16, i32 %bitcast_ln28_16

]]></Node>
<StgValue><ssdm name="mul27_3_1"/></StgValue>
</operation>

<operation id="621" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:239 %mul27_3_2 = fmul i32 %bitcast_ln27_17, i32 %bitcast_ln28_17

]]></Node>
<StgValue><ssdm name="mul27_3_2"/></StgValue>
</operation>

<operation id="622" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:243 %mul27_3_3 = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln28_18

]]></Node>
<StgValue><ssdm name="mul27_3_3"/></StgValue>
</operation>

<operation id="623" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:246 %bitcast_ln27_19 = bitcast i32 %Layer1_Weights_CPU_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln27_19"/></StgValue>
</operation>

<operation id="624" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:247 %mul27_3_4 = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln28_19

]]></Node>
<StgValue><ssdm name="mul27_3_4"/></StgValue>
</operation>

<operation id="625" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
convolutionRow.split:255 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="626" st_id="34" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:142 %somme_4 = fadd i32 %somme_3, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="627" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:239 %mul27_3_2 = fmul i32 %bitcast_ln27_17, i32 %bitcast_ln28_17

]]></Node>
<StgValue><ssdm name="mul27_3_2"/></StgValue>
</operation>

<operation id="628" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:243 %mul27_3_3 = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln28_18

]]></Node>
<StgValue><ssdm name="mul27_3_3"/></StgValue>
</operation>

<operation id="629" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:247 %mul27_3_4 = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln28_19

]]></Node>
<StgValue><ssdm name="mul27_3_4"/></StgValue>
</operation>

<operation id="630" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:250 %bitcast_ln27_20 = bitcast i32 %Layer1_Weights_CPU_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln27_20"/></StgValue>
</operation>

<operation id="631" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:256 %bitcast_ln28_20 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28_20"/></StgValue>
</operation>

<operation id="632" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:257 %gmem_addr_5_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read_1"/></StgValue>
</operation>

<operation id="633" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:265 %mul27_4 = fmul i32 %bitcast_ln27_20, i32 %bitcast_ln28_20

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="634" st_id="35" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:142 %somme_4 = fadd i32 %somme_3, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="635" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:243 %mul27_3_3 = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln28_18

]]></Node>
<StgValue><ssdm name="mul27_3_3"/></StgValue>
</operation>

<operation id="636" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:247 %mul27_3_4 = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln28_19

]]></Node>
<StgValue><ssdm name="mul27_3_4"/></StgValue>
</operation>

<operation id="637" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:258 %bitcast_ln28_21 = bitcast i32 %gmem_addr_5_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln28_21"/></StgValue>
</operation>

<operation id="638" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:259 %gmem_addr_5_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read_2"/></StgValue>
</operation>

<operation id="639" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:265 %mul27_4 = fmul i32 %bitcast_ln27_20, i32 %bitcast_ln28_20

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>

<operation id="640" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:268 %bitcast_ln27_21 = bitcast i32 %Layer1_Weights_CPU_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln27_21"/></StgValue>
</operation>

<operation id="641" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:269 %mul27_4_1 = fmul i32 %bitcast_ln27_21, i32 %bitcast_ln28_21

]]></Node>
<StgValue><ssdm name="mul27_4_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="642" st_id="36" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:142 %somme_4 = fadd i32 %somme_3, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="643" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:247 %mul27_3_4 = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln28_19

]]></Node>
<StgValue><ssdm name="mul27_3_4"/></StgValue>
</operation>

<operation id="644" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:260 %bitcast_ln28_22 = bitcast i32 %gmem_addr_5_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln28_22"/></StgValue>
</operation>

<operation id="645" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:261 %gmem_addr_5_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read_3"/></StgValue>
</operation>

<operation id="646" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:265 %mul27_4 = fmul i32 %bitcast_ln27_20, i32 %bitcast_ln28_20

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>

<operation id="647" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:269 %mul27_4_1 = fmul i32 %bitcast_ln27_21, i32 %bitcast_ln28_21

]]></Node>
<StgValue><ssdm name="mul27_4_1"/></StgValue>
</operation>

<operation id="648" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:272 %bitcast_ln27_22 = bitcast i32 %Layer1_Weights_CPU_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln27_22"/></StgValue>
</operation>

<operation id="649" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:273 %mul27_4_2 = fmul i32 %bitcast_ln27_22, i32 %bitcast_ln28_22

]]></Node>
<StgValue><ssdm name="mul27_4_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="650" st_id="37" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:142 %somme_4 = fadd i32 %somme_3, i32 %mul27_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="651" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:262 %bitcast_ln28_23 = bitcast i32 %gmem_addr_5_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln28_23"/></StgValue>
</operation>

<operation id="652" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
convolutionRow.split:263 %gmem_addr_5_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read_4"/></StgValue>
</operation>

<operation id="653" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:265 %mul27_4 = fmul i32 %bitcast_ln27_20, i32 %bitcast_ln28_20

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>

<operation id="654" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:269 %mul27_4_1 = fmul i32 %bitcast_ln27_21, i32 %bitcast_ln28_21

]]></Node>
<StgValue><ssdm name="mul27_4_1"/></StgValue>
</operation>

<operation id="655" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:273 %mul27_4_2 = fmul i32 %bitcast_ln27_22, i32 %bitcast_ln28_22

]]></Node>
<StgValue><ssdm name="mul27_4_2"/></StgValue>
</operation>

<operation id="656" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:276 %bitcast_ln27_23 = bitcast i32 %Layer1_Weights_CPU_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln27_23"/></StgValue>
</operation>

<operation id="657" st_id="37" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:277 %mul27_4_3 = fmul i32 %bitcast_ln27_23, i32 %bitcast_ln28_23

]]></Node>
<StgValue><ssdm name="mul27_4_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="658" st_id="38" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:146 %somme_5 = fadd i32 %somme_4, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="659" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:264 %bitcast_ln28_24 = bitcast i32 %gmem_addr_5_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln28_24"/></StgValue>
</operation>

<operation id="660" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:269 %mul27_4_1 = fmul i32 %bitcast_ln27_21, i32 %bitcast_ln28_21

]]></Node>
<StgValue><ssdm name="mul27_4_1"/></StgValue>
</operation>

<operation id="661" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:273 %mul27_4_2 = fmul i32 %bitcast_ln27_22, i32 %bitcast_ln28_22

]]></Node>
<StgValue><ssdm name="mul27_4_2"/></StgValue>
</operation>

<operation id="662" st_id="38" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:277 %mul27_4_3 = fmul i32 %bitcast_ln27_23, i32 %bitcast_ln28_23

]]></Node>
<StgValue><ssdm name="mul27_4_3"/></StgValue>
</operation>

<operation id="663" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:280 %bitcast_ln27_24 = bitcast i32 %Layer1_Weights_CPU_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln27_24"/></StgValue>
</operation>

<operation id="664" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:281 %mul27_4_4 = fmul i32 %bitcast_ln27_24, i32 %bitcast_ln28_24

]]></Node>
<StgValue><ssdm name="mul27_4_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="665" st_id="39" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:146 %somme_5 = fadd i32 %somme_4, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="666" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:273 %mul27_4_2 = fmul i32 %bitcast_ln27_22, i32 %bitcast_ln28_22

]]></Node>
<StgValue><ssdm name="mul27_4_2"/></StgValue>
</operation>

<operation id="667" st_id="39" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:277 %mul27_4_3 = fmul i32 %bitcast_ln27_23, i32 %bitcast_ln28_23

]]></Node>
<StgValue><ssdm name="mul27_4_3"/></StgValue>
</operation>

<operation id="668" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:281 %mul27_4_4 = fmul i32 %bitcast_ln27_24, i32 %bitcast_ln28_24

]]></Node>
<StgValue><ssdm name="mul27_4_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="669" st_id="40" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:146 %somme_5 = fadd i32 %somme_4, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="670" st_id="40" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:277 %mul27_4_3 = fmul i32 %bitcast_ln27_23, i32 %bitcast_ln28_23

]]></Node>
<StgValue><ssdm name="mul27_4_3"/></StgValue>
</operation>

<operation id="671" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:281 %mul27_4_4 = fmul i32 %bitcast_ln27_24, i32 %bitcast_ln28_24

]]></Node>
<StgValue><ssdm name="mul27_4_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="672" st_id="41" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:146 %somme_5 = fadd i32 %somme_4, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="673" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:281 %mul27_4_4 = fmul i32 %bitcast_ln27_24, i32 %bitcast_ln28_24

]]></Node>
<StgValue><ssdm name="mul27_4_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="674" st_id="42" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:146 %somme_5 = fadd i32 %somme_4, i32 %mul27_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="675" st_id="43" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:164 %somme_6 = fadd i32 %somme_5, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="676" st_id="44" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:164 %somme_6 = fadd i32 %somme_5, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="677" st_id="45" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:164 %somme_6 = fadd i32 %somme_5, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="678" st_id="46" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:164 %somme_6 = fadd i32 %somme_5, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="679" st_id="47" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:164 %somme_6 = fadd i32 %somme_5, i32 %mul27_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="680" st_id="48" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:168 %somme_7 = fadd i32 %somme_6, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="681" st_id="49" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:168 %somme_7 = fadd i32 %somme_6, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="682" st_id="50" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:168 %somme_7 = fadd i32 %somme_6, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="683" st_id="51" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:168 %somme_7 = fadd i32 %somme_6, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="684" st_id="52" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:168 %somme_7 = fadd i32 %somme_6, i32 %mul27_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="685" st_id="53" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:172 %somme_8 = fadd i32 %somme_7, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="686" st_id="54" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:172 %somme_8 = fadd i32 %somme_7, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="687" st_id="55" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:172 %somme_8 = fadd i32 %somme_7, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="688" st_id="56" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:172 %somme_8 = fadd i32 %somme_7, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="689" st_id="57" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:172 %somme_8 = fadd i32 %somme_7, i32 %mul27_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="690" st_id="58" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:176 %somme_9 = fadd i32 %somme_8, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="691" st_id="59" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:176 %somme_9 = fadd i32 %somme_8, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="692" st_id="60" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:176 %somme_9 = fadd i32 %somme_8, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="693" st_id="61" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:176 %somme_9 = fadd i32 %somme_8, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="694" st_id="62" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:176 %somme_9 = fadd i32 %somme_8, i32 %mul27_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="695" st_id="63" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:180 %somme_10 = fadd i32 %somme_9, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="696" st_id="64" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:180 %somme_10 = fadd i32 %somme_9, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="697" st_id="65" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:180 %somme_10 = fadd i32 %somme_9, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="698" st_id="66" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:180 %somme_10 = fadd i32 %somme_9, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="699" st_id="67" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:180 %somme_10 = fadd i32 %somme_9, i32 %mul27_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="700" st_id="68" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:198 %somme_11 = fadd i32 %somme_10, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="701" st_id="69" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:198 %somme_11 = fadd i32 %somme_10, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="702" st_id="70" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:198 %somme_11 = fadd i32 %somme_10, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="703" st_id="71" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:198 %somme_11 = fadd i32 %somme_10, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="704" st_id="72" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:198 %somme_11 = fadd i32 %somme_10, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="705" st_id="73" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:202 %somme_12 = fadd i32 %somme_11, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="706" st_id="74" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:202 %somme_12 = fadd i32 %somme_11, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="707" st_id="75" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:202 %somme_12 = fadd i32 %somme_11, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="708" st_id="76" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:202 %somme_12 = fadd i32 %somme_11, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="709" st_id="77" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:202 %somme_12 = fadd i32 %somme_11, i32 %mul27_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="710" st_id="78" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:206 %somme_13 = fadd i32 %somme_12, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="711" st_id="79" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:206 %somme_13 = fadd i32 %somme_12, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="712" st_id="80" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:206 %somme_13 = fadd i32 %somme_12, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="713" st_id="81" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:206 %somme_13 = fadd i32 %somme_12, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="714" st_id="82" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:206 %somme_13 = fadd i32 %somme_12, i32 %mul27_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="715" st_id="83" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:210 %somme_14 = fadd i32 %somme_13, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="716" st_id="84" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:210 %somme_14 = fadd i32 %somme_13, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="717" st_id="85" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:210 %somme_14 = fadd i32 %somme_13, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="718" st_id="86" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:210 %somme_14 = fadd i32 %somme_13, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="719" st_id="87" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:210 %somme_14 = fadd i32 %somme_13, i32 %mul27_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="720" st_id="88" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:214 %somme_15 = fadd i32 %somme_14, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="721" st_id="89" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:214 %somme_15 = fadd i32 %somme_14, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="722" st_id="90" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:214 %somme_15 = fadd i32 %somme_14, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="723" st_id="91" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:214 %somme_15 = fadd i32 %somme_14, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="724" st_id="92" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:214 %somme_15 = fadd i32 %somme_14, i32 %mul27_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="725" st_id="93" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:232 %somme_16 = fadd i32 %somme_15, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="726" st_id="94" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:232 %somme_16 = fadd i32 %somme_15, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="727" st_id="95" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:232 %somme_16 = fadd i32 %somme_15, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="728" st_id="96" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:232 %somme_16 = fadd i32 %somme_15, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="729" st_id="97" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:232 %somme_16 = fadd i32 %somme_15, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="730" st_id="98" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:236 %somme_17 = fadd i32 %somme_16, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="731" st_id="99" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:236 %somme_17 = fadd i32 %somme_16, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="732" st_id="100" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:236 %somme_17 = fadd i32 %somme_16, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="733" st_id="101" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:236 %somme_17 = fadd i32 %somme_16, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="734" st_id="102" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:236 %somme_17 = fadd i32 %somme_16, i32 %mul27_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="735" st_id="103" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:240 %somme_18 = fadd i32 %somme_17, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="736" st_id="104" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:240 %somme_18 = fadd i32 %somme_17, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="737" st_id="105" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:240 %somme_18 = fadd i32 %somme_17, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="738" st_id="106" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:240 %somme_18 = fadd i32 %somme_17, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="739" st_id="107" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:240 %somme_18 = fadd i32 %somme_17, i32 %mul27_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="740" st_id="108" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:244 %somme_19 = fadd i32 %somme_18, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="741" st_id="109" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:244 %somme_19 = fadd i32 %somme_18, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="742" st_id="110" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:244 %somme_19 = fadd i32 %somme_18, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="743" st_id="111" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:244 %somme_19 = fadd i32 %somme_18, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="744" st_id="112" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:244 %somme_19 = fadd i32 %somme_18, i32 %mul27_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="745" st_id="113" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:248 %somme_20 = fadd i32 %somme_19, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="746" st_id="114" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:248 %somme_20 = fadd i32 %somme_19, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="747" st_id="115" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:248 %somme_20 = fadd i32 %somme_19, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="748" st_id="116" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:248 %somme_20 = fadd i32 %somme_19, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="749" st_id="117" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:248 %somme_20 = fadd i32 %somme_19, i32 %mul27_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="750" st_id="118" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:266 %somme_21 = fadd i32 %somme_20, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="751" st_id="119" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:266 %somme_21 = fadd i32 %somme_20, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="752" st_id="120" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:266 %somme_21 = fadd i32 %somme_20, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="753" st_id="121" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:266 %somme_21 = fadd i32 %somme_20, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="754" st_id="122" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:266 %somme_21 = fadd i32 %somme_20, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="755" st_id="123" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:270 %somme_22 = fadd i32 %somme_21, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="756" st_id="124" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:270 %somme_22 = fadd i32 %somme_21, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="757" st_id="125" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:270 %somme_22 = fadd i32 %somme_21, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="758" st_id="126" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:270 %somme_22 = fadd i32 %somme_21, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="759" st_id="127" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:270 %somme_22 = fadd i32 %somme_21, i32 %mul27_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="760" st_id="128" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:274 %somme_23 = fadd i32 %somme_22, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="761" st_id="129" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:274 %somme_23 = fadd i32 %somme_22, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="762" st_id="130" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:274 %somme_23 = fadd i32 %somme_22, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="763" st_id="131" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:274 %somme_23 = fadd i32 %somme_22, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="764" st_id="132" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:274 %somme_23 = fadd i32 %somme_22, i32 %mul27_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="765" st_id="133" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:278 %somme_24 = fadd i32 %somme_23, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="766" st_id="134" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:278 %somme_24 = fadd i32 %somme_23, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="767" st_id="135" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:278 %somme_24 = fadd i32 %somme_23, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="768" st_id="136" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:278 %somme_24 = fadd i32 %somme_23, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="769" st_id="137" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:278 %somme_24 = fadd i32 %somme_23, i32 %mul27_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="770" st_id="138" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:282 %somme_25 = fadd i32 %somme_24, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="771" st_id="139" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:282 %somme_25 = fadd i32 %somme_24, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="772" st_id="140" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:282 %somme_25 = fadd i32 %somme_24, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="773" st_id="141" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:282 %somme_25 = fadd i32 %somme_24, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="774" st_id="142" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
convolutionRow.split:282 %somme_25 = fadd i32 %somme_24, i32 %mul27_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="775" st_id="143" stage="29" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="776" st_id="144" stage="28" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="777" st_id="145" stage="27" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="778" st_id="146" stage="26" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="779" st_id="147" stage="25" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="780" st_id="148" stage="24" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="781" st_id="149" stage="23" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="782" st_id="150" stage="22" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="783" st_id="151" stage="21" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="784" st_id="152" stage="20" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="785" st_id="153" stage="19" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="786" st_id="154" stage="18" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="787" st_id="155" stage="17" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="788" st_id="156" stage="16" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="789" st_id="157" stage="15" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="790" st_id="158" stage="14" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="791" st_id="159" stage="13" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="792" st_id="160" stage="12" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="793" st_id="161" stage="11" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="794" st_id="162" stage="10" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="795" st_id="163" stage="9" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="796" st_id="164" stage="8" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="797" st_id="165" stage="7" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="798" st_id="166" stage="6" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="799" st_id="167" stage="5" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="800" st_id="168" stage="4" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="801" st_id="169" stage="3" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="802" st_id="170" stage="2" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="803" st_id="171" stage="1" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
convolutionRow.split:283 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="804" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
convolutionRow.split:79 %specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 25, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln22"/></StgValue>
</operation>

<operation id="805" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
convolutionRow.split:284 %bitcast_ln32 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="806" st_id="172" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
convolutionRow.split:285 %write_ln32 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln32, i4 15

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="807" st_id="173" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.convolutionRow.split:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="808" st_id="174" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.convolutionRow.split:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="809" st_id="175" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.convolutionRow.split:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="810" st_id="176" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.convolutionRow.split:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="811" st_id="177" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.convolutionRow.split:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="812" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
last.iter.convolutionRow.split:1 %br_ln21 = br void %new.latch.convolutionRow.split

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="813" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0">
<![CDATA[
for.end46:0 %ret_ln36 = ret

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
