// Seed: 3151889870
module module_0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output uwire id_2,
    output wand id_3,
    output wire id_4,
    input wor id_5,
    output supply0 id_6,
    output logic id_7
);
  always id_7 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd11
) (
    input tri0 _id_0
);
  logic [id_0  *  1 'b0 : id_0] id_2;
  logic [7:0] id_3, id_4, id_5, id_6;
  module_0 modCall_1 ();
  assign id_2[1] = id_5[1'b0];
endmodule
