
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/lbm_1004B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2504744 heartbeat IPC: 3.99243 cumulative IPC: 3.99243 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2504744 (Simulation time: 0 hr 0 min 24 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 35376061 heartbeat IPC: 0.304217 cumulative IPC: 0.304217 (Simulation time: 0 hr 2 min 33 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 69788001 heartbeat IPC: 0.290597 cumulative IPC: 0.297251 (Simulation time: 0 hr 4 min 44 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 103852876 heartbeat IPC: 0.293558 cumulative IPC: 0.296009 (Simulation time: 0 hr 6 min 56 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 137868127 heartbeat IPC: 0.293986 cumulative IPC: 0.295501 (Simulation time: 0 hr 9 min 3 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 171402038 heartbeat IPC: 0.298206 cumulative IPC: 0.296038 (Simulation time: 0 hr 11 min 12 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 204887462 heartbeat IPC: 0.298637 cumulative IPC: 0.296468 (Simulation time: 0 hr 13 min 18 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 262166711 heartbeat IPC: 0.174583 cumulative IPC: 0.269581 (Simulation time: 0 hr 17 min 34 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 295657410 heartbeat IPC: 0.29859 cumulative IPC: 0.272895 (Simulation time: 0 hr 19 min 53 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 328889702 heartbeat IPC: 0.300912 cumulative IPC: 0.275748 (Simulation time: 0 hr 22 min 9 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 361947189 heartbeat IPC: 0.302503 cumulative IPC: 0.278209 (Simulation time: 0 hr 24 min 32 sec) 
Finished CPU 0 instructions: 100000000 cycles: 359442445 cumulative IPC: 0.278209 (Simulation time: 0 hr 24 min 32 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.278209 instructions: 100000000 cycles: 359442445
cpu0_DTLB TOTAL     ACCESS:   13662523  HIT:   13612073  MISS:      50450
cpu0_DTLB LOAD      ACCESS:    6948696  HIT:    6936077  MISS:      12619
cpu0_DTLB RFO       ACCESS:    6713827  HIT:    6675996  MISS:      37831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 366.239 cycles
cpu0_ITLB TOTAL     ACCESS:     118427  HIT:     118426  MISS:          1
cpu0_ITLB LOAD      ACCESS:     118427  HIT:     118426  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 411 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 383.167 cycles
cpu0_STLB TOTAL     ACCESS:      50451  HIT:          5  MISS:      50446
cpu0_STLB LOAD      ACCESS:      12620  HIT:          0  MISS:      12620
cpu0_STLB RFO       ACCESS:      37831  HIT:          5  MISS:      37826
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 357.275 cycles
cpu0_L1D TOTAL     ACCESS:   15132267  HIT:    9811741  MISS:    5320526
cpu0_L1D LOAD      ACCESS:    4357234  HIT:    3550871  MISS:     806363
cpu0_L1D RFO       ACCESS:   10724603  HIT:    6210489  MISS:    4514114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      50430  HIT:      50381  MISS:         49
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 499.551 cycles
cpu0_L2C TOTAL     ACCESS:    9834648  HIT:    6608175  MISS:    3226473
cpu0_L2C LOAD      ACCESS:     806369  HIT:        193  MISS:     806176
cpu0_L2C RFO       ACCESS:    4514114  HIT:    2093959  MISS:    2420155
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4514116  HIT:    4514023  MISS:         93
cpu0_L2C TRANSLATION ACCESS:         49  HIT:          0  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 804.265 cycles
LLC TOTAL     ACCESS:    5646865  HIT:    1237752  MISS:    4409113
LLC LOAD      ACCESS:     806176  HIT:         48  MISS:     806128
LLC RFO       ACCESS:    2420155  HIT:     323696  MISS:    2096459
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2420485  HIT:     913998  MISS:    1506487
LLC TRANSLATION ACCESS:         49  HIT:         10  MISS:         39
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 573.173 cycles
Insertion Distribution: 
	LOAD 0 0 12614 867112 
	RFO 209808 0 439157 1642923 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1636257 
	 0 0 46 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50758  ROW_BUFFER_MISS:    2851571
 DBUS AVG_CONGESTED_CYCLE:    3.99671
 WQ ROW_BUFFER_HIT:      22154  ROW_BUFFER_MISS:    2076549  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.2476% MPKI: 0.09355 Average ROB Occupancy at Mispredict: 169.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09349
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

