// Seed: 4043935354
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_8
  );
  inout wire id_6;
  output wire _id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [id_5 : (  id_5  )] id_9;
  ;
endmodule
