#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-572-gb74511974)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x558f9ca64e50 .scope module, "regfile_tb" "regfile_tb" 2 2;
 .timescale -9 -12;
v0x558f9ca8e340_0 .var "clk", 0 0;
v0x558f9ca8e400_0 .var "rd", 4 0;
v0x558f9ca8e4a0_0 .net "rd1", 31 0, L_0x558f9ca9ed70;  1 drivers
v0x558f9ca8e5a0_0 .net "rd2", 31 0, L_0x558f9ca9f330;  1 drivers
v0x558f9ca8e670_0 .var "rs1", 4 0;
v0x558f9ca8e710_0 .var "rs2", 4 0;
v0x558f9ca8e7e0_0 .var "wd", 31 0;
v0x558f9ca8e8b0_0 .var "we", 0 0;
S_0x558f9ca38d40 .scope module, "uut" "regfile" 2 12, 3 1 0, S_0x558f9ca64e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0x7f0cba433018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x558f9ca38f20_0 .net/2u *"_ivl_0", 4 0, L_0x7f0cba433018;  1 drivers
L_0x7f0cba4330a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f9ca8d130_0 .net *"_ivl_11", 1 0, L_0x7f0cba4330a8;  1 drivers
L_0x7f0cba4330f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x558f9ca8d210_0 .net/2u *"_ivl_14", 4 0, L_0x7f0cba4330f0;  1 drivers
v0x558f9ca8d2d0_0 .net *"_ivl_16", 0 0, L_0x558f9ca9ef80;  1 drivers
L_0x7f0cba433138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f9ca8d390_0 .net/2u *"_ivl_18", 31 0, L_0x7f0cba433138;  1 drivers
v0x558f9ca8d4c0_0 .net *"_ivl_2", 0 0, L_0x558f9ca8e9b0;  1 drivers
v0x558f9ca8d580_0 .net *"_ivl_20", 31 0, L_0x558f9ca9f110;  1 drivers
v0x558f9ca8d660_0 .net *"_ivl_22", 6 0, L_0x558f9ca9f1f0;  1 drivers
L_0x7f0cba433180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f9ca8d740_0 .net *"_ivl_25", 1 0, L_0x7f0cba433180;  1 drivers
L_0x7f0cba433060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f9ca8d820_0 .net/2u *"_ivl_4", 31 0, L_0x7f0cba433060;  1 drivers
v0x558f9ca8d900_0 .net *"_ivl_6", 31 0, L_0x558f9ca9eb30;  1 drivers
v0x558f9ca8d9e0_0 .net *"_ivl_8", 6 0, L_0x558f9ca9ec30;  1 drivers
v0x558f9ca8dac0_0 .net "clk", 0 0, v0x558f9ca8e340_0;  1 drivers
v0x558f9ca8db80_0 .net "rd", 4 0, v0x558f9ca8e400_0;  1 drivers
v0x558f9ca8dc60_0 .net "rd1", 31 0, L_0x558f9ca9ed70;  alias, 1 drivers
v0x558f9ca8dd40_0 .net "rd2", 31 0, L_0x558f9ca9f330;  alias, 1 drivers
v0x558f9ca8de20 .array "registers", 0 31, 31 0;
v0x558f9ca8dee0_0 .net "rs1", 4 0, v0x558f9ca8e670_0;  1 drivers
v0x558f9ca8dfc0_0 .net "rs2", 4 0, v0x558f9ca8e710_0;  1 drivers
v0x558f9ca8e0a0_0 .net "wd", 31 0, v0x558f9ca8e7e0_0;  1 drivers
v0x558f9ca8e180_0 .net "we", 0 0, v0x558f9ca8e8b0_0;  1 drivers
E_0x558f9ca39860 .event posedge, v0x558f9ca8dac0_0;
L_0x558f9ca8e9b0 .cmp/eq 5, v0x558f9ca8e670_0, L_0x7f0cba433018;
L_0x558f9ca9eb30 .array/port v0x558f9ca8de20, L_0x558f9ca9ec30;
L_0x558f9ca9ec30 .concat [ 5 2 0 0], v0x558f9ca8e670_0, L_0x7f0cba4330a8;
L_0x558f9ca9ed70 .functor MUXZ 32, L_0x558f9ca9eb30, L_0x7f0cba433060, L_0x558f9ca8e9b0, C4<>;
L_0x558f9ca9ef80 .cmp/eq 5, v0x558f9ca8e710_0, L_0x7f0cba4330f0;
L_0x558f9ca9f110 .array/port v0x558f9ca8de20, L_0x558f9ca9f1f0;
L_0x558f9ca9f1f0 .concat [ 5 2 0 0], v0x558f9ca8e710_0, L_0x7f0cba433180;
L_0x558f9ca9f330 .functor MUXZ 32, L_0x558f9ca9f110, L_0x7f0cba433138, L_0x558f9ca9ef80, C4<>;
    .scope S_0x558f9ca38d40;
T_0 ;
    %wait E_0x558f9ca39860;
    %load/vec4 v0x558f9ca8e180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x558f9ca8db80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x558f9ca8e0a0_0;
    %load/vec4 v0x558f9ca8db80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f9ca8de20, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558f9ca64e50;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x558f9ca8e340_0;
    %inv;
    %store/vec4 v0x558f9ca8e340_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558f9ca64e50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f9ca8e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f9ca8e8b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x558f9ca8e400_0, 0, 5;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x558f9ca8e7e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f9ca8e8b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f9ca8e8b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x558f9ca8e670_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "Register 1 Read: %d (Expected: 42)", v0x558f9ca8e4a0_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558f9ca8e670_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "Register 0 Read: %d (Expected: 0)", v0x558f9ca8e4a0_0 {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/regfile_tb.v";
    "src/regfile.v";
