<pre>name: asicworld_code_tidbits_asyn_reset
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_tidbits_asyn_reset.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module asyn_reset (
	clk,
	reset,
	a,
	c
);
	input clk;
	input reset;
	input a;
	output c;
	wire clk;
	wire reset;
	wire a;
	reg c;
	always @(posedge clk or posedge reset) if ((reset == 1'b1)) begin
		c <= 0;
	end
	else begin
		c <= a;
	end
endmodule
</pre>