TimeQuest Timing Analyzer report for bus1021
Thu Oct 10 16:35:33 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk2'
 13. Slow 1200mV 85C Model Setup: 'clk3'
 14. Slow 1200mV 85C Model Setup: 'clk1'
 15. Slow 1200mV 85C Model Setup: 'clk4'
 16. Slow 1200mV 85C Model Hold: 'clk3'
 17. Slow 1200mV 85C Model Hold: 'clk4'
 18. Slow 1200mV 85C Model Hold: 'clk1'
 19. Slow 1200mV 85C Model Hold: 'clk2'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk2'
 28. Slow 1200mV 0C Model Setup: 'clk3'
 29. Slow 1200mV 0C Model Setup: 'clk1'
 30. Slow 1200mV 0C Model Setup: 'clk4'
 31. Slow 1200mV 0C Model Hold: 'clk4'
 32. Slow 1200mV 0C Model Hold: 'clk3'
 33. Slow 1200mV 0C Model Hold: 'clk1'
 34. Slow 1200mV 0C Model Hold: 'clk2'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk2'
 42. Fast 1200mV 0C Model Setup: 'clk3'
 43. Fast 1200mV 0C Model Setup: 'clk1'
 44. Fast 1200mV 0C Model Setup: 'clk4'
 45. Fast 1200mV 0C Model Hold: 'clk4'
 46. Fast 1200mV 0C Model Hold: 'clk3'
 47. Fast 1200mV 0C Model Hold: 'clk1'
 48. Fast 1200mV 0C Model Hold: 'clk2'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; bus1021                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE55F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-6         ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; clk1       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk1 } ;
; clk2       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk2 } ;
; clk3       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk3 } ;
; clk4       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk4 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 164.31 MHz ; 164.31 MHz      ; clk3       ;                                                               ;
; 468.38 MHz ; 250.0 MHz       ; clk1       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 504.8 MHz  ; 250.0 MHz       ; clk2       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk2  ; -5.592 ; -41.223            ;
; clk3  ; -5.086 ; -5.418             ;
; clk1  ; -4.977 ; -36.810            ;
; clk4  ; -4.965 ; -36.548            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk3  ; 0.303 ; 0.000              ;
; clk4  ; 0.350 ; 0.000              ;
; clk1  ; 0.484 ; 0.000              ;
; clk2  ; 1.147 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk3  ; -3.201 ; -12.603                          ;
; clk1  ; -3.000 ; -14.896                          ;
; clk2  ; -3.000 ; -14.896                          ;
; clk4  ; -3.000 ; -14.896                          ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -5.592 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|12 ; clk3         ; clk2        ; 1.000        ; -0.880     ; 5.703      ;
; -5.364 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|14 ; clk3         ; clk2        ; 1.000        ; -0.880     ; 5.475      ;
; -5.335 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|16 ; clk3         ; clk2        ; 1.000        ; -0.873     ; 5.453      ;
; -5.258 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|15 ; clk3         ; clk2        ; 1.000        ; -0.880     ; 5.369      ;
; -5.204 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|18 ; clk3         ; clk2        ; 1.000        ; -0.873     ; 5.322      ;
; -5.106 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|13 ; clk3         ; clk2        ; 1.000        ; -0.880     ; 5.217      ;
; -4.755 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|17 ; clk3         ; clk2        ; 1.000        ; -0.873     ; 4.873      ;
; -4.609 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|19 ; clk3         ; clk2        ; 1.000        ; -0.873     ; 4.727      ;
; -1.876 ; Reg8:inst|13                                                                                               ; Reg8:inst1|13 ; clk1         ; clk2        ; 1.000        ; -0.762     ; 2.105      ;
; -1.694 ; Reg8:inst|15                                                                                               ; Reg8:inst1|15 ; clk1         ; clk2        ; 1.000        ; -0.762     ; 1.923      ;
; -1.557 ; Reg8:inst|19                                                                                               ; Reg8:inst1|19 ; clk1         ; clk2        ; 1.000        ; -0.632     ; 1.916      ;
; -1.516 ; Reg8:inst|16                                                                                               ; Reg8:inst1|16 ; clk1         ; clk2        ; 1.000        ; -0.632     ; 1.875      ;
; -1.402 ; Reg8:inst|17                                                                                               ; Reg8:inst1|17 ; clk1         ; clk2        ; 1.000        ; -0.632     ; 1.761      ;
; -1.358 ; Reg8:inst|18                                                                                               ; Reg8:inst1|18 ; clk1         ; clk2        ; 1.000        ; -0.632     ; 1.717      ;
; -1.284 ; Reg8:inst|12                                                                                               ; Reg8:inst1|12 ; clk1         ; clk2        ; 1.000        ; -0.762     ; 1.513      ;
; -1.265 ; Reg8:inst|14                                                                                               ; Reg8:inst1|14 ; clk1         ; clk2        ; 1.000        ; -0.762     ; 1.494      ;
; -0.981 ; Reg8:inst1|13                                                                                              ; Reg8:inst1|13 ; clk2         ; clk2        ; 1.000        ; -0.085     ; 1.897      ;
; -0.937 ; Reg8:inst1|15                                                                                              ; Reg8:inst1|15 ; clk2         ; clk2        ; 1.000        ; -0.085     ; 1.853      ;
; -0.812 ; Reg8:inst1|19                                                                                              ; Reg8:inst1|19 ; clk2         ; clk2        ; 1.000        ; -0.085     ; 1.728      ;
; -0.810 ; Reg8:inst1|12                                                                                              ; Reg8:inst1|12 ; clk2         ; clk2        ; 1.000        ; -0.085     ; 1.726      ;
; -0.751 ; Reg8:inst1|16                                                                                              ; Reg8:inst1|16 ; clk2         ; clk2        ; 1.000        ; -0.085     ; 1.667      ;
; -0.750 ; Reg8:inst1|17                                                                                              ; Reg8:inst1|17 ; clk2         ; clk2        ; 1.000        ; -0.085     ; 1.666      ;
; -0.726 ; Reg8:inst1|14                                                                                              ; Reg8:inst1|14 ; clk2         ; clk2        ; 1.000        ; -0.085     ; 1.642      ;
; -0.622 ; Reg8:inst1|18                                                                                              ; Reg8:inst1|18 ; clk2         ; clk2        ; 1.000        ; -0.085     ; 1.538      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk3'                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.086 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.040     ; 6.114      ;
; -1.264 ; Reg8:inst|13                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; -0.010     ; 2.292      ;
; -1.127 ; Reg8:inst|15                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; -0.010     ; 2.155      ;
; -1.112 ; Reg8:inst|19                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.113      ; 2.263      ;
; -1.017 ; Reg8:inst|17                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.113      ; 2.168      ;
; -0.911 ; Reg8:inst|16                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.113      ; 2.062      ;
; -0.896 ; Reg8:inst|12                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; -0.010     ; 1.924      ;
; -0.880 ; Reg8:inst|18                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.113      ; 2.031      ;
; -0.769 ; Reg8:inst|14                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; -0.010     ; 1.797      ;
; -0.397 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.634      ; 2.069      ;
; -0.371 ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.634      ; 2.043      ;
; -0.370 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.627      ; 2.035      ;
; -0.332 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.620      ; 1.990      ;
; -0.328 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.634      ; 2.000      ;
; -0.325 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.627      ; 1.990      ;
; -0.307 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.620      ; 1.965      ;
; -0.277 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.620      ; 1.935      ;
; -0.273 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.634      ; 1.945      ;
; -0.264 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.627      ; 1.929      ;
; -0.257 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.627      ; 1.922      ;
; -0.250 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.620      ; 1.908      ;
; -0.102 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.627      ; 1.767      ;
; -0.064 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.627      ; 1.729      ;
; -0.022 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.627      ; 1.687      ;
; 0.111  ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.627      ; 1.554      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; -4.977 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|12 ; clk3         ; clk1        ; 1.000        ; -0.266     ; 5.702      ;
; -4.849 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|16 ; clk3         ; clk1        ; 1.000        ; -0.384     ; 5.456      ;
; -4.748 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|14 ; clk3         ; clk1        ; 1.000        ; -0.266     ; 5.473      ;
; -4.719 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|18 ; clk3         ; clk1        ; 1.000        ; -0.384     ; 5.326      ;
; -4.642 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|15 ; clk3         ; clk1        ; 1.000        ; -0.266     ; 5.367      ;
; -4.489 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|13 ; clk3         ; clk1        ; 1.000        ; -0.266     ; 5.214      ;
; -4.267 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|17 ; clk3         ; clk1        ; 1.000        ; -0.384     ; 4.874      ;
; -4.119 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|19 ; clk3         ; clk1        ; 1.000        ; -0.384     ; 4.726      ;
; -1.135 ; Reg8:inst|13                                                                                               ; Reg8:inst|13 ; clk1         ; clk1        ; 1.000        ; -0.055     ; 2.101      ;
; -0.955 ; Reg8:inst|15                                                                                               ; Reg8:inst|15 ; clk1         ; clk1        ; 1.000        ; -0.055     ; 1.921      ;
; -0.948 ; Reg8:inst|19                                                                                               ; Reg8:inst|19 ; clk1         ; clk1        ; 1.000        ; -0.054     ; 1.915      ;
; -0.911 ; Reg8:inst|16                                                                                               ; Reg8:inst|16 ; clk1         ; clk1        ; 1.000        ; -0.054     ; 1.878      ;
; -0.795 ; Reg8:inst|17                                                                                               ; Reg8:inst|17 ; clk1         ; clk1        ; 1.000        ; -0.054     ; 1.762      ;
; -0.754 ; Reg8:inst|18                                                                                               ; Reg8:inst|18 ; clk1         ; clk1        ; 1.000        ; -0.054     ; 1.721      ;
; -0.546 ; Reg8:inst|12                                                                                               ; Reg8:inst|12 ; clk1         ; clk1        ; 1.000        ; -0.055     ; 1.512      ;
; -0.526 ; Reg8:inst|14                                                                                               ; Reg8:inst|14 ; clk1         ; clk1        ; 1.000        ; -0.055     ; 1.492      ;
; -0.406 ; Reg8:inst1|13                                                                                              ; Reg8:inst|13 ; clk2         ; clk1        ; 1.000        ; 0.496      ; 1.893      ;
; -0.365 ; Reg8:inst1|19                                                                                              ; Reg8:inst|19 ; clk2         ; clk1        ; 1.000        ; 0.371      ; 1.727      ;
; -0.364 ; Reg8:inst1|15                                                                                              ; Reg8:inst|15 ; clk2         ; clk1        ; 1.000        ; 0.496      ; 1.851      ;
; -0.308 ; Reg8:inst1|16                                                                                              ; Reg8:inst|16 ; clk2         ; clk1        ; 1.000        ; 0.371      ; 1.670      ;
; -0.305 ; Reg8:inst1|17                                                                                              ; Reg8:inst|17 ; clk2         ; clk1        ; 1.000        ; 0.371      ; 1.667      ;
; -0.238 ; Reg8:inst1|12                                                                                              ; Reg8:inst|12 ; clk2         ; clk1        ; 1.000        ; 0.496      ; 1.725      ;
; -0.180 ; Reg8:inst1|18                                                                                              ; Reg8:inst|18 ; clk2         ; clk1        ; 1.000        ; 0.371      ; 1.542      ;
; -0.153 ; Reg8:inst1|14                                                                                              ; Reg8:inst|14 ; clk2         ; clk1        ; 1.000        ; 0.496      ; 1.640      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk4'                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -4.965 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|12 ; clk3         ; clk4        ; 1.000        ; 0.223      ; 6.179      ;
; -4.824 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|14 ; clk3         ; clk4        ; 1.000        ; 0.223      ; 6.038      ;
; -4.743 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|16 ; clk3         ; clk4        ; 1.000        ; 0.235      ; 5.969      ;
; -4.641 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|18 ; clk3         ; clk4        ; 1.000        ; 0.235      ; 5.867      ;
; -4.537 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|15 ; clk3         ; clk4        ; 1.000        ; 0.223      ; 5.751      ;
; -4.409 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|13 ; clk3         ; clk4        ; 1.000        ; 0.223      ; 5.623      ;
; -4.306 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|17 ; clk3         ; clk4        ; 1.000        ; 0.235      ; 5.532      ;
; -4.123 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|19 ; clk3         ; clk4        ; 1.000        ; 0.235      ; 5.349      ;
; -1.120 ; Reg8:inst|13                                                                                               ; Reg8:inst2|13 ; clk1         ; clk4        ; 1.000        ; 0.341      ; 2.452      ;
; -1.049 ; Reg8:inst|19                                                                                               ; Reg8:inst2|19 ; clk1         ; clk4        ; 1.000        ; 0.476      ; 2.516      ;
; -0.966 ; Reg8:inst|15                                                                                               ; Reg8:inst2|15 ; clk1         ; clk4        ; 1.000        ; 0.341      ; 2.298      ;
; -0.953 ; Reg8:inst|17                                                                                               ; Reg8:inst2|17 ; clk1         ; clk4        ; 1.000        ; 0.476      ; 2.420      ;
; -0.828 ; Reg8:inst|16                                                                                               ; Reg8:inst2|16 ; clk1         ; clk4        ; 1.000        ; 0.476      ; 2.295      ;
; -0.802 ; Reg8:inst|18                                                                                               ; Reg8:inst2|18 ; clk1         ; clk4        ; 1.000        ; 0.476      ; 2.269      ;
; -0.661 ; Reg8:inst|14                                                                                               ; Reg8:inst2|14 ; clk1         ; clk4        ; 1.000        ; 0.341      ; 1.993      ;
; -0.657 ; Reg8:inst|12                                                                                               ; Reg8:inst2|12 ; clk1         ; clk4        ; 1.000        ; 0.341      ; 1.989      ;
; -0.307 ; Reg8:inst1|19                                                                                              ; Reg8:inst2|19 ; clk2         ; clk4        ; 1.000        ; 0.990      ; 2.288      ;
; -0.263 ; Reg8:inst1|17                                                                                              ; Reg8:inst2|17 ; clk2         ; clk4        ; 1.000        ; 0.990      ; 2.244      ;
; -0.224 ; Reg8:inst1|15                                                                                              ; Reg8:inst2|15 ; clk2         ; clk4        ; 1.000        ; 0.985      ; 2.200      ;
; -0.214 ; Reg8:inst1|13                                                                                              ; Reg8:inst2|13 ; clk2         ; clk4        ; 1.000        ; 0.985      ; 2.190      ;
; -0.182 ; Reg8:inst1|16                                                                                              ; Reg8:inst2|16 ; clk2         ; clk4        ; 1.000        ; 0.990      ; 2.163      ;
; -0.147 ; Reg8:inst1|14                                                                                              ; Reg8:inst2|14 ; clk2         ; clk4        ; 1.000        ; 0.985      ; 2.123      ;
; -0.134 ; Reg8:inst1|12                                                                                              ; Reg8:inst2|12 ; clk2         ; clk4        ; 1.000        ; 0.985      ; 2.110      ;
; -0.102 ; Reg8:inst1|18                                                                                              ; Reg8:inst2|18 ; clk2         ; clk4        ; 1.000        ; 0.990      ; 2.083      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk3'                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.880      ; 1.467      ;
; 0.365 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.880      ; 1.529      ;
; 0.401 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.880      ; 1.565      ;
; 0.418 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.880      ; 1.582      ;
; 0.609 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.880      ; 1.773      ;
; 0.626 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.880      ; 1.790      ;
; 0.626 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.873      ; 1.783      ;
; 0.627 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.873      ; 1.784      ;
; 0.671 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.873      ; 1.828      ;
; 0.679 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.887      ; 1.850      ;
; 0.679 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.873      ; 1.836      ;
; 0.720 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.880      ; 1.884      ;
; 0.730 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.887      ; 1.901      ;
; 0.741 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.880      ; 1.905      ;
; 0.742 ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.887      ; 1.913      ;
; 0.751 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.887      ; 1.922      ;
; 1.171 ; Reg8:inst|14                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.273      ; 1.728      ;
; 1.196 ; Reg8:inst|18                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.391      ; 1.871      ;
; 1.223 ; Reg8:inst|12                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.273      ; 1.780      ;
; 1.226 ; Reg8:inst|16                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.391      ; 1.901      ;
; 1.268 ; Reg8:inst|17                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.391      ; 1.943      ;
; 1.403 ; Reg8:inst|19                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.391      ; 2.078      ;
; 1.408 ; Reg8:inst|15                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.273      ; 1.965      ;
; 1.548 ; Reg8:inst|13                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.273      ; 2.105      ;
; 4.462 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.054      ; 4.770      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk4'                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.350 ; Reg8:inst1|18                                                                                              ; Reg8:inst2|18 ; clk2         ; clk4        ; 0.000        ; 1.277      ; 1.869      ;
; 0.428 ; Reg8:inst1|15                                                                                              ; Reg8:inst2|15 ; clk2         ; clk4        ; 0.000        ; 1.271      ; 1.941      ;
; 0.444 ; Reg8:inst1|12                                                                                              ; Reg8:inst2|12 ; clk2         ; clk4        ; 0.000        ; 1.271      ; 1.957      ;
; 0.466 ; Reg8:inst1|16                                                                                              ; Reg8:inst2|16 ; clk2         ; clk4        ; 0.000        ; 1.277      ; 1.985      ;
; 0.477 ; Reg8:inst1|14                                                                                              ; Reg8:inst2|14 ; clk2         ; clk4        ; 0.000        ; 1.271      ; 1.990      ;
; 0.496 ; Reg8:inst1|13                                                                                              ; Reg8:inst2|13 ; clk2         ; clk4        ; 0.000        ; 1.271      ; 2.009      ;
; 0.589 ; Reg8:inst1|19                                                                                              ; Reg8:inst2|19 ; clk2         ; clk4        ; 0.000        ; 1.277      ; 2.108      ;
; 0.610 ; Reg8:inst1|17                                                                                              ; Reg8:inst2|17 ; clk2         ; clk4        ; 0.000        ; 1.277      ; 2.129      ;
; 0.893 ; Reg8:inst|12                                                                                               ; Reg8:inst2|12 ; clk1         ; clk4        ; 0.000        ; 0.657      ; 1.792      ;
; 0.895 ; Reg8:inst|18                                                                                               ; Reg8:inst2|18 ; clk1         ; clk4        ; 0.000        ; 0.788      ; 1.925      ;
; 0.955 ; Reg8:inst|14                                                                                               ; Reg8:inst2|14 ; clk1         ; clk4        ; 0.000        ; 0.657      ; 1.854      ;
; 1.077 ; Reg8:inst|16                                                                                               ; Reg8:inst2|16 ; clk1         ; clk4        ; 0.000        ; 0.788      ; 2.107      ;
; 1.126 ; Reg8:inst|15                                                                                               ; Reg8:inst2|15 ; clk1         ; clk4        ; 0.000        ; 0.657      ; 2.025      ;
; 1.137 ; Reg8:inst|17                                                                                               ; Reg8:inst2|17 ; clk1         ; clk4        ; 0.000        ; 0.788      ; 2.167      ;
; 1.263 ; Reg8:inst|19                                                                                               ; Reg8:inst2|19 ; clk1         ; clk4        ; 0.000        ; 0.788      ; 2.293      ;
; 1.289 ; Reg8:inst|13                                                                                               ; Reg8:inst2|13 ; clk1         ; clk4        ; 0.000        ; 0.657      ; 2.188      ;
; 4.204 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|19 ; clk3         ; clk4        ; 0.000        ; 0.539      ; 4.985      ;
; 4.393 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|17 ; clk3         ; clk4        ; 0.000        ; 0.539      ; 5.174      ;
; 4.405 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|13 ; clk3         ; clk4        ; 0.000        ; 0.526      ; 5.173      ;
; 4.546 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|15 ; clk3         ; clk4        ; 0.000        ; 0.526      ; 5.314      ;
; 4.670 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|18 ; clk3         ; clk4        ; 0.000        ; 0.539      ; 5.451      ;
; 4.778 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|14 ; clk3         ; clk4        ; 0.000        ; 0.526      ; 5.546      ;
; 4.797 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|16 ; clk3         ; clk4        ; 0.000        ; 0.539      ; 5.578      ;
; 4.952 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|12 ; clk3         ; clk4        ; 0.000        ; 0.526      ; 5.720      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.484 ; Reg8:inst1|14                                                                                              ; Reg8:inst|14 ; clk2         ; clk1        ; 0.000        ; 0.762      ; 1.488      ;
; 0.507 ; Reg8:inst1|12                                                                                              ; Reg8:inst|12 ; clk2         ; clk1        ; 0.000        ; 0.762      ; 1.511      ;
; 0.574 ; Reg8:inst1|18                                                                                              ; Reg8:inst|18 ; clk2         ; clk1        ; 0.000        ; 0.632      ; 1.448      ;
; 0.639 ; Reg8:inst1|19                                                                                              ; Reg8:inst|19 ; clk2         ; clk1        ; 0.000        ; 0.632      ; 1.513      ;
; 0.639 ; Reg8:inst1|17                                                                                              ; Reg8:inst|17 ; clk2         ; clk1        ; 0.000        ; 0.632      ; 1.513      ;
; 0.647 ; Reg8:inst1|15                                                                                              ; Reg8:inst|15 ; clk2         ; clk1        ; 0.000        ; 0.762      ; 1.651      ;
; 0.651 ; Reg8:inst1|13                                                                                              ; Reg8:inst|13 ; clk2         ; clk1        ; 0.000        ; 0.762      ; 1.655      ;
; 0.692 ; Reg8:inst1|16                                                                                              ; Reg8:inst|16 ; clk2         ; clk1        ; 0.000        ; 0.632      ; 1.566      ;
; 1.099 ; Reg8:inst|14                                                                                               ; Reg8:inst|14 ; clk1         ; clk1        ; 0.000        ; 0.055      ; 1.366      ;
; 1.156 ; Reg8:inst|12                                                                                               ; Reg8:inst|12 ; clk1         ; clk1        ; 0.000        ; 0.055      ; 1.423      ;
; 1.225 ; Reg8:inst|18                                                                                               ; Reg8:inst|18 ; clk1         ; clk1        ; 0.000        ; 0.054      ; 1.491      ;
; 1.339 ; Reg8:inst|16                                                                                               ; Reg8:inst|16 ; clk1         ; clk1        ; 0.000        ; 0.054      ; 1.605      ;
; 1.348 ; Reg8:inst|17                                                                                               ; Reg8:inst|17 ; clk1         ; clk1        ; 0.000        ; 0.054      ; 1.614      ;
; 1.489 ; Reg8:inst|19                                                                                               ; Reg8:inst|19 ; clk1         ; clk1        ; 0.000        ; 0.054      ; 1.755      ;
; 1.523 ; Reg8:inst|15                                                                                               ; Reg8:inst|15 ; clk1         ; clk1        ; 0.000        ; 0.055      ; 1.790      ;
; 1.659 ; Reg8:inst|13                                                                                               ; Reg8:inst|13 ; clk1         ; clk1        ; 0.000        ; 0.055      ; 1.926      ;
; 4.311 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|19 ; clk3         ; clk1        ; 0.000        ; -0.106     ; 4.447      ;
; 4.485 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|17 ; clk3         ; clk1        ; 0.000        ; -0.106     ; 4.621      ;
; 4.659 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|13 ; clk3         ; clk1        ; 0.000        ; 0.017      ; 4.918      ;
; 4.824 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|15 ; clk3         ; clk1        ; 0.000        ; 0.017      ; 5.083      ;
; 4.848 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|14 ; clk3         ; clk1        ; 0.000        ; 0.017      ; 5.107      ;
; 4.887 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|18 ; clk3         ; clk1        ; 0.000        ; -0.106     ; 5.023      ;
; 4.999 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|16 ; clk3         ; clk1        ; 0.000        ; -0.106     ; 5.135      ;
; 5.083 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|12 ; clk3         ; clk1        ; 0.000        ; 0.017      ; 5.342      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.147 ; Reg8:inst1|18                                                                                              ; Reg8:inst1|18 ; clk2         ; clk2        ; 0.000        ; 0.085      ; 1.444      ;
; 1.192 ; Reg8:inst1|14                                                                                              ; Reg8:inst1|14 ; clk2         ; clk2        ; 0.000        ; 0.085      ; 1.489      ;
; 1.215 ; Reg8:inst1|17                                                                                              ; Reg8:inst1|17 ; clk2         ; clk2        ; 0.000        ; 0.085      ; 1.512      ;
; 1.215 ; Reg8:inst1|12                                                                                              ; Reg8:inst1|12 ; clk2         ; clk2        ; 0.000        ; 0.085      ; 1.512      ;
; 1.217 ; Reg8:inst1|19                                                                                              ; Reg8:inst1|19 ; clk2         ; clk2        ; 0.000        ; 0.085      ; 1.514      ;
; 1.266 ; Reg8:inst1|16                                                                                              ; Reg8:inst1|16 ; clk2         ; clk2        ; 0.000        ; 0.085      ; 1.563      ;
; 1.356 ; Reg8:inst1|15                                                                                              ; Reg8:inst1|15 ; clk2         ; clk2        ; 0.000        ; 0.085      ; 1.653      ;
; 1.361 ; Reg8:inst1|13                                                                                              ; Reg8:inst1|13 ; clk2         ; clk2        ; 0.000        ; 0.085      ; 1.658      ;
; 1.616 ; Reg8:inst|18                                                                                               ; Reg8:inst1|18 ; clk1         ; clk2        ; 0.000        ; -0.371     ; 1.487      ;
; 1.621 ; Reg8:inst|14                                                                                               ; Reg8:inst1|14 ; clk1         ; clk2        ; 0.000        ; -0.496     ; 1.367      ;
; 1.677 ; Reg8:inst|12                                                                                               ; Reg8:inst1|12 ; clk1         ; clk2        ; 0.000        ; -0.496     ; 1.423      ;
; 1.731 ; Reg8:inst|16                                                                                               ; Reg8:inst1|16 ; clk1         ; clk2        ; 0.000        ; -0.371     ; 1.602      ;
; 1.742 ; Reg8:inst|17                                                                                               ; Reg8:inst1|17 ; clk1         ; clk2        ; 0.000        ; -0.371     ; 1.613      ;
; 1.885 ; Reg8:inst|19                                                                                               ; Reg8:inst1|19 ; clk1         ; clk2        ; 0.000        ; -0.371     ; 1.756      ;
; 2.046 ; Reg8:inst|15                                                                                               ; Reg8:inst1|15 ; clk1         ; clk2        ; 0.000        ; -0.496     ; 1.792      ;
; 2.183 ; Reg8:inst|13                                                                                               ; Reg8:inst1|13 ; clk1         ; clk2        ; 0.000        ; -0.496     ; 1.929      ;
; 4.826 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|19 ; clk3         ; clk2        ; 0.000        ; -0.620     ; 4.448      ;
; 4.998 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|17 ; clk3         ; clk2        ; 0.000        ; -0.620     ; 4.620      ;
; 5.307 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|13 ; clk3         ; clk2        ; 0.000        ; -0.627     ; 4.922      ;
; 5.397 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|18 ; clk3         ; clk2        ; 0.000        ; -0.620     ; 5.019      ;
; 5.470 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|15 ; clk3         ; clk2        ; 0.000        ; -0.627     ; 5.085      ;
; 5.493 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|14 ; clk3         ; clk2        ; 0.000        ; -0.627     ; 5.108      ;
; 5.510 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|16 ; clk3         ; clk2        ; 0.000        ; -0.620     ; 5.132      ;
; 5.728 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|12 ; clk3         ; clk2        ; 0.000        ; -0.627     ; 5.343      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 176.27 MHz ; 176.27 MHz      ; clk3       ;                                                               ;
; 518.13 MHz ; 250.0 MHz       ; clk1       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 559.6 MHz  ; 250.0 MHz       ; clk2       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk2  ; -5.228 ; -38.481           ;
; clk3  ; -4.673 ; -4.827            ;
; clk1  ; -4.510 ; -33.170           ;
; clk4  ; -4.504 ; -33.085           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk4  ; 0.099 ; 0.000             ;
; clk3  ; 0.118 ; 0.000             ;
; clk1  ; 0.301 ; 0.000             ;
; clk2  ; 1.026 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk3  ; -3.201 ; -12.603                         ;
; clk1  ; -3.000 ; -14.896                         ;
; clk2  ; -3.000 ; -14.896                         ;
; clk4  ; -3.000 ; -14.896                         ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -5.228 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|12 ; clk3         ; clk2        ; 1.000        ; -0.948     ; 5.272      ;
; -5.021 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|14 ; clk3         ; clk2        ; 1.000        ; -0.948     ; 5.065      ;
; -4.973 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|16 ; clk3         ; clk2        ; 1.000        ; -0.941     ; 5.024      ;
; -4.906 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|15 ; clk3         ; clk2        ; 1.000        ; -0.948     ; 4.950      ;
; -4.860 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|18 ; clk3         ; clk2        ; 1.000        ; -0.941     ; 4.911      ;
; -4.765 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|13 ; clk3         ; clk2        ; 1.000        ; -0.948     ; 4.809      ;
; -4.431 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|17 ; clk3         ; clk2        ; 1.000        ; -0.941     ; 4.482      ;
; -4.297 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|19 ; clk3         ; clk2        ; 1.000        ; -0.941     ; 4.348      ;
; -1.770 ; Reg8:inst|13                                                                                               ; Reg8:inst1|13 ; clk1         ; clk2        ; 1.000        ; -0.857     ; 1.905      ;
; -1.622 ; Reg8:inst|15                                                                                               ; Reg8:inst1|15 ; clk1         ; clk2        ; 1.000        ; -0.857     ; 1.757      ;
; -1.503 ; Reg8:inst|19                                                                                               ; Reg8:inst1|19 ; clk1         ; clk2        ; 1.000        ; -0.745     ; 1.750      ;
; -1.449 ; Reg8:inst|16                                                                                               ; Reg8:inst1|16 ; clk1         ; clk2        ; 1.000        ; -0.745     ; 1.696      ;
; -1.366 ; Reg8:inst|17                                                                                               ; Reg8:inst1|17 ; clk1         ; clk2        ; 1.000        ; -0.745     ; 1.613      ;
; -1.303 ; Reg8:inst|18                                                                                               ; Reg8:inst1|18 ; clk1         ; clk2        ; 1.000        ; -0.745     ; 1.550      ;
; -1.293 ; Reg8:inst|12                                                                                               ; Reg8:inst1|12 ; clk1         ; clk2        ; 1.000        ; -0.857     ; 1.428      ;
; -1.215 ; Reg8:inst|14                                                                                               ; Reg8:inst1|14 ; clk1         ; clk2        ; 1.000        ; -0.857     ; 1.350      ;
; -0.787 ; Reg8:inst1|13                                                                                              ; Reg8:inst1|13 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.714      ;
; -0.743 ; Reg8:inst1|15                                                                                              ; Reg8:inst1|15 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.670      ;
; -0.629 ; Reg8:inst1|19                                                                                              ; Reg8:inst1|19 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.556      ;
; -0.627 ; Reg8:inst1|12                                                                                              ; Reg8:inst1|12 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.554      ;
; -0.620 ; Reg8:inst1|16                                                                                              ; Reg8:inst1|16 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.547      ;
; -0.571 ; Reg8:inst1|17                                                                                              ; Reg8:inst1|17 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.498      ;
; -0.550 ; Reg8:inst1|14                                                                                              ; Reg8:inst1|14 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.477      ;
; -0.520 ; Reg8:inst1|18                                                                                              ; Reg8:inst1|18 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.447      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk3'                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.673 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.035     ; 5.697      ;
; -1.160 ; Reg8:inst|13                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; -0.029     ; 2.160      ;
; -1.020 ; Reg8:inst|15                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; -0.029     ; 2.020      ;
; -1.015 ; Reg8:inst|19                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.076      ; 2.120      ;
; -0.917 ; Reg8:inst|17                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.076      ; 2.022      ;
; -0.853 ; Reg8:inst|12                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; -0.029     ; 1.853      ;
; -0.822 ; Reg8:inst|16                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.076      ; 1.927      ;
; -0.788 ; Reg8:inst|18                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.076      ; 1.893      ;
; -0.703 ; Reg8:inst|14                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; -0.029     ; 1.703      ;
; -0.183 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.724      ; 1.936      ;
; -0.173 ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.724      ; 1.926      ;
; -0.154 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.712      ; 1.895      ;
; -0.137 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.717      ; 1.883      ;
; -0.135 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.717      ; 1.881      ;
; -0.132 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.712      ; 1.873      ;
; -0.121 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.724      ; 1.874      ;
; -0.118 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.712      ; 1.859      ;
; -0.105 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.717      ; 1.851      ;
; -0.086 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.717      ; 1.832      ;
; -0.081 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.712      ; 1.822      ;
; -0.069 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.724      ; 1.822      ;
; 0.038  ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.719      ; 1.710      ;
; 0.079  ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.719      ; 1.669      ;
; 0.125  ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.719      ; 1.623      ;
; 0.264  ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.719      ; 1.484      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; -4.510 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|12 ; clk3         ; clk1        ; 1.000        ; -0.230     ; 5.272      ;
; -4.366 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|16 ; clk3         ; clk1        ; 1.000        ; -0.331     ; 5.027      ;
; -4.301 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|14 ; clk3         ; clk1        ; 1.000        ; -0.230     ; 5.063      ;
; -4.254 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|18 ; clk3         ; clk1        ; 1.000        ; -0.331     ; 4.915      ;
; -4.186 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|15 ; clk3         ; clk1        ; 1.000        ; -0.230     ; 4.948      ;
; -4.044 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|13 ; clk3         ; clk1        ; 1.000        ; -0.230     ; 4.806      ;
; -3.822 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|17 ; clk3         ; clk1        ; 1.000        ; -0.331     ; 4.483      ;
; -3.687 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|19 ; clk3         ; clk1        ; 1.000        ; -0.331     ; 4.348      ;
; -0.930 ; Reg8:inst|13                                                                                               ; Reg8:inst|13 ; clk1         ; clk1        ; 1.000        ; -0.050     ; 1.902      ;
; -0.783 ; Reg8:inst|15                                                                                               ; Reg8:inst|15 ; clk1         ; clk1        ; 1.000        ; -0.050     ; 1.755      ;
; -0.778 ; Reg8:inst|19                                                                                               ; Reg8:inst|19 ; clk1         ; clk1        ; 1.000        ; -0.050     ; 1.750      ;
; -0.728 ; Reg8:inst|16                                                                                               ; Reg8:inst|16 ; clk1         ; clk1        ; 1.000        ; -0.050     ; 1.700      ;
; -0.642 ; Reg8:inst|17                                                                                               ; Reg8:inst|17 ; clk1         ; clk1        ; 1.000        ; -0.050     ; 1.614      ;
; -0.582 ; Reg8:inst|18                                                                                               ; Reg8:inst|18 ; clk1         ; clk1        ; 1.000        ; -0.050     ; 1.554      ;
; -0.456 ; Reg8:inst|12                                                                                               ; Reg8:inst|12 ; clk1         ; clk1        ; 1.000        ; -0.050     ; 1.428      ;
; -0.376 ; Reg8:inst|14                                                                                               ; Reg8:inst|14 ; clk1         ; clk1        ; 1.000        ; -0.050     ; 1.348      ;
; -0.105 ; Reg8:inst1|13                                                                                              ; Reg8:inst|13 ; clk2         ; clk1        ; 1.000        ; 0.614      ; 1.711      ;
; -0.062 ; Reg8:inst1|15                                                                                              ; Reg8:inst|15 ; clk2         ; clk1        ; 1.000        ; 0.614      ; 1.668      ;
; -0.057 ; Reg8:inst1|19                                                                                              ; Reg8:inst|19 ; clk2         ; clk1        ; 1.000        ; 0.506      ; 1.555      ;
; -0.052 ; Reg8:inst1|16                                                                                              ; Reg8:inst|16 ; clk2         ; clk1        ; 1.000        ; 0.506      ; 1.550      ;
; -0.001 ; Reg8:inst1|17                                                                                              ; Reg8:inst|17 ; clk2         ; clk1        ; 1.000        ; 0.506      ; 1.499      ;
; 0.047  ; Reg8:inst1|18                                                                                              ; Reg8:inst|18 ; clk2         ; clk1        ; 1.000        ; 0.506      ; 1.451      ;
; 0.053  ; Reg8:inst1|12                                                                                              ; Reg8:inst|12 ; clk2         ; clk1        ; 1.000        ; 0.614      ; 1.553      ;
; 0.131  ; Reg8:inst1|14                                                                                              ; Reg8:inst|14 ; clk2         ; clk1        ; 1.000        ; 0.614      ; 1.475      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk4'                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -4.504 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|12 ; clk3         ; clk4        ; 1.000        ; 0.244      ; 5.740      ;
; -4.387 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|14 ; clk3         ; clk4        ; 1.000        ; 0.244      ; 5.623      ;
; -4.313 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|16 ; clk3         ; clk4        ; 1.000        ; 0.251      ; 5.556      ;
; -4.194 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|18 ; clk3         ; clk4        ; 1.000        ; 0.251      ; 5.437      ;
; -4.090 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|15 ; clk3         ; clk4        ; 1.000        ; 0.244      ; 5.326      ;
; -3.987 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|13 ; clk3         ; clk4        ; 1.000        ; 0.244      ; 5.223      ;
; -3.893 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|17 ; clk3         ; clk4        ; 1.000        ; 0.251      ; 5.136      ;
; -3.717 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|19 ; clk3         ; clk4        ; 1.000        ; 0.251      ; 4.960      ;
; -0.978 ; Reg8:inst|13                                                                                               ; Reg8:inst2|13 ; clk1         ; clk4        ; 1.000        ; 0.335      ; 2.305      ;
; -0.923 ; Reg8:inst|19                                                                                               ; Reg8:inst2|19 ; clk1         ; clk4        ; 1.000        ; 0.447      ; 2.362      ;
; -0.828 ; Reg8:inst|17                                                                                               ; Reg8:inst2|17 ; clk1         ; clk4        ; 1.000        ; 0.447      ; 2.267      ;
; -0.806 ; Reg8:inst|15                                                                                               ; Reg8:inst2|15 ; clk1         ; clk4        ; 1.000        ; 0.335      ; 2.133      ;
; -0.716 ; Reg8:inst|16                                                                                               ; Reg8:inst2|16 ; clk1         ; clk4        ; 1.000        ; 0.447      ; 2.155      ;
; -0.608 ; Reg8:inst|18                                                                                               ; Reg8:inst2|18 ; clk1         ; clk4        ; 1.000        ; 0.447      ; 2.047      ;
; -0.569 ; Reg8:inst|12                                                                                               ; Reg8:inst2|12 ; clk1         ; clk4        ; 1.000        ; 0.335      ; 1.896      ;
; -0.564 ; Reg8:inst|14                                                                                               ; Reg8:inst2|14 ; clk1         ; clk4        ; 1.000        ; 0.335      ; 1.891      ;
; -0.046 ; Reg8:inst1|17                                                                                              ; Reg8:inst2|17 ; clk2         ; clk4        ; 1.000        ; 1.088      ; 2.126      ;
; -0.045 ; Reg8:inst1|19                                                                                              ; Reg8:inst2|19 ; clk2         ; clk4        ; 1.000        ; 1.088      ; 2.125      ;
; 0.001  ; Reg8:inst1|16                                                                                              ; Reg8:inst2|16 ; clk2         ; clk4        ; 1.000        ; 1.088      ; 2.079      ;
; 0.009  ; Reg8:inst1|13                                                                                              ; Reg8:inst2|13 ; clk2         ; clk4        ; 1.000        ; 1.088      ; 2.071      ;
; 0.070  ; Reg8:inst1|14                                                                                              ; Reg8:inst2|14 ; clk2         ; clk4        ; 1.000        ; 1.088      ; 2.010      ;
; 0.093  ; Reg8:inst1|15                                                                                              ; Reg8:inst2|15 ; clk2         ; clk4        ; 1.000        ; 1.088      ; 1.987      ;
; 0.101  ; Reg8:inst1|12                                                                                              ; Reg8:inst2|12 ; clk2         ; clk4        ; 1.000        ; 1.088      ; 1.979      ;
; 0.107  ; Reg8:inst1|18                                                                                              ; Reg8:inst2|18 ; clk2         ; clk4        ; 1.000        ; 1.088      ; 1.973      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk4'                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.099 ; Reg8:inst1|18                                                                                              ; Reg8:inst2|18 ; clk2         ; clk4        ; 0.000        ; 1.351      ; 1.675      ;
; 0.177 ; Reg8:inst1|12                                                                                              ; Reg8:inst2|12 ; clk2         ; clk4        ; 0.000        ; 1.351      ; 1.753      ;
; 0.199 ; Reg8:inst1|15                                                                                              ; Reg8:inst2|15 ; clk2         ; clk4        ; 0.000        ; 1.351      ; 1.775      ;
; 0.200 ; Reg8:inst1|16                                                                                              ; Reg8:inst2|16 ; clk2         ; clk4        ; 0.000        ; 1.351      ; 1.776      ;
; 0.200 ; Reg8:inst1|14                                                                                              ; Reg8:inst2|14 ; clk2         ; clk4        ; 0.000        ; 1.351      ; 1.776      ;
; 0.219 ; Reg8:inst1|13                                                                                              ; Reg8:inst2|13 ; clk2         ; clk4        ; 0.000        ; 1.351      ; 1.795      ;
; 0.330 ; Reg8:inst1|19                                                                                              ; Reg8:inst2|19 ; clk2         ; clk4        ; 0.000        ; 1.351      ; 1.906      ;
; 0.334 ; Reg8:inst1|17                                                                                              ; Reg8:inst2|17 ; clk2         ; clk4        ; 0.000        ; 1.351      ; 1.910      ;
; 0.744 ; Reg8:inst|12                                                                                               ; Reg8:inst2|12 ; clk1         ; clk4        ; 0.000        ; 0.633      ; 1.602      ;
; 0.802 ; Reg8:inst|14                                                                                               ; Reg8:inst2|14 ; clk1         ; clk4        ; 0.000        ; 0.633      ; 1.660      ;
; 0.814 ; Reg8:inst|18                                                                                               ; Reg8:inst2|18 ; clk1         ; clk4        ; 0.000        ; 0.741      ; 1.780      ;
; 0.927 ; Reg8:inst|16                                                                                               ; Reg8:inst2|16 ; clk1         ; clk4        ; 0.000        ; 0.741      ; 1.893      ;
; 0.987 ; Reg8:inst|15                                                                                               ; Reg8:inst2|15 ; clk1         ; clk4        ; 0.000        ; 0.633      ; 1.845      ;
; 1.009 ; Reg8:inst|17                                                                                               ; Reg8:inst2|17 ; clk1         ; clk4        ; 0.000        ; 0.741      ; 1.975      ;
; 1.131 ; Reg8:inst|19                                                                                               ; Reg8:inst2|19 ; clk1         ; clk4        ; 0.000        ; 0.741      ; 2.097      ;
; 1.139 ; Reg8:inst|13                                                                                               ; Reg8:inst2|13 ; clk1         ; clk4        ; 0.000        ; 0.633      ; 1.997      ;
; 3.736 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|19 ; clk3         ; clk4        ; 0.000        ; 0.535      ; 4.496      ;
; 3.907 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|13 ; clk3         ; clk4        ; 0.000        ; 0.528      ; 4.660      ;
; 3.913 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|17 ; clk3         ; clk4        ; 0.000        ; 0.535      ; 4.673      ;
; 4.042 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|15 ; clk3         ; clk4        ; 0.000        ; 0.528      ; 4.795      ;
; 4.162 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|18 ; clk3         ; clk4        ; 0.000        ; 0.535      ; 4.922      ;
; 4.237 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|14 ; clk3         ; clk4        ; 0.000        ; 0.528      ; 4.990      ;
; 4.273 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|16 ; clk3         ; clk4        ; 0.000        ; 0.535      ; 5.033      ;
; 4.406 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|12 ; clk3         ; clk4        ; 0.000        ; 0.528      ; 5.159      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk3'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.118 ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.948      ; 1.326      ;
; 0.173 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.948      ; 1.381      ;
; 0.201 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.948      ; 1.409      ;
; 0.219 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.948      ; 1.427      ;
; 0.400 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.947      ; 1.607      ;
; 0.411 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.941      ; 1.612      ;
; 0.415 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.947      ; 1.622      ;
; 0.417 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.941      ; 1.618      ;
; 0.455 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.941      ; 1.656      ;
; 0.460 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.941      ; 1.661      ;
; 0.482 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.954      ; 1.696      ;
; 0.521 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.947      ; 1.728      ;
; 0.526 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.947      ; 1.733      ;
; 0.531 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.954      ; 1.745      ;
; 0.537 ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.954      ; 1.751      ;
; 0.552 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.954      ; 1.766      ;
; 1.084 ; Reg8:inst|14                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.236      ; 1.580      ;
; 1.115 ; Reg8:inst|18                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.337      ; 1.712      ;
; 1.119 ; Reg8:inst|12                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.236      ; 1.615      ;
; 1.142 ; Reg8:inst|16                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.337      ; 1.739      ;
; 1.196 ; Reg8:inst|17                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.337      ; 1.793      ;
; 1.319 ; Reg8:inst|15                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.236      ; 1.815      ;
; 1.327 ; Reg8:inst|19                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.337      ; 1.924      ;
; 1.457 ; Reg8:inst|13                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.236      ; 1.953      ;
; 4.047 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.046      ; 4.323      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; Reg8:inst1|14                                                                                              ; Reg8:inst|14 ; clk2         ; clk1        ; 0.000        ; 0.857      ; 1.383      ;
; 0.322 ; Reg8:inst1|12                                                                                              ; Reg8:inst|12 ; clk2         ; clk1        ; 0.000        ; 0.857      ; 1.404      ;
; 0.330 ; Reg8:inst1|18                                                                                              ; Reg8:inst|18 ; clk2         ; clk1        ; 0.000        ; 0.745      ; 1.300      ;
; 0.434 ; Reg8:inst1|19                                                                                              ; Reg8:inst|19 ; clk2         ; clk1        ; 0.000        ; 0.745      ; 1.404      ;
; 0.435 ; Reg8:inst1|17                                                                                              ; Reg8:inst|17 ; clk2         ; clk1        ; 0.000        ; 0.745      ; 1.405      ;
; 0.450 ; Reg8:inst1|15                                                                                              ; Reg8:inst|15 ; clk2         ; clk1        ; 0.000        ; 0.857      ; 1.532      ;
; 0.455 ; Reg8:inst1|13                                                                                              ; Reg8:inst|13 ; clk2         ; clk1        ; 0.000        ; 0.857      ; 1.537      ;
; 0.456 ; Reg8:inst1|16                                                                                              ; Reg8:inst|16 ; clk2         ; clk1        ; 0.000        ; 0.745      ; 1.426      ;
; 1.027 ; Reg8:inst|14                                                                                               ; Reg8:inst|14 ; clk1         ; clk1        ; 0.000        ; 0.050      ; 1.272      ;
; 1.032 ; Reg8:inst|12                                                                                               ; Reg8:inst|12 ; clk1         ; clk1        ; 0.000        ; 0.050      ; 1.277      ;
; 1.142 ; Reg8:inst|18                                                                                               ; Reg8:inst|18 ; clk1         ; clk1        ; 0.000        ; 0.050      ; 1.387      ;
; 1.237 ; Reg8:inst|17                                                                                               ; Reg8:inst|17 ; clk1         ; clk1        ; 0.000        ; 0.050      ; 1.482      ;
; 1.248 ; Reg8:inst|16                                                                                               ; Reg8:inst|16 ; clk1         ; clk1        ; 0.000        ; 0.050      ; 1.493      ;
; 1.376 ; Reg8:inst|19                                                                                               ; Reg8:inst|19 ; clk1         ; clk1        ; 0.000        ; 0.050      ; 1.621      ;
; 1.403 ; Reg8:inst|15                                                                                               ; Reg8:inst|15 ; clk1         ; clk1        ; 0.000        ; 0.050      ; 1.648      ;
; 1.539 ; Reg8:inst|13                                                                                               ; Reg8:inst|13 ; clk1         ; clk1        ; 0.000        ; 0.050      ; 1.784      ;
; 3.866 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|19 ; clk3         ; clk1        ; 0.000        ; -0.071     ; 4.020      ;
; 4.026 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|17 ; clk3         ; clk1        ; 0.000        ; -0.071     ; 4.180      ;
; 4.188 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|13 ; clk3         ; clk1        ; 0.000        ; 0.034      ; 4.447      ;
; 4.339 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|15 ; clk3         ; clk1        ; 0.000        ; 0.034      ; 4.598      ;
; 4.350 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|14 ; clk3         ; clk1        ; 0.000        ; 0.034      ; 4.609      ;
; 4.393 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|18 ; clk3         ; clk1        ; 0.000        ; -0.071     ; 4.547      ;
; 4.515 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|16 ; clk3         ; clk1        ; 0.000        ; -0.071     ; 4.669      ;
; 4.575 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|12 ; clk3         ; clk1        ; 0.000        ; 0.034      ; 4.834      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.026 ; Reg8:inst1|18                                                                                              ; Reg8:inst1|18 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.296      ;
; 1.115 ; Reg8:inst1|14                                                                                              ; Reg8:inst1|14 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.385      ;
; 1.134 ; Reg8:inst1|17                                                                                              ; Reg8:inst1|17 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.404      ;
; 1.134 ; Reg8:inst1|12                                                                                              ; Reg8:inst1|12 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.404      ;
; 1.135 ; Reg8:inst1|19                                                                                              ; Reg8:inst1|19 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.405      ;
; 1.153 ; Reg8:inst1|16                                                                                              ; Reg8:inst1|16 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.423      ;
; 1.264 ; Reg8:inst1|15                                                                                              ; Reg8:inst1|15 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.534      ;
; 1.270 ; Reg8:inst1|13                                                                                              ; Reg8:inst1|13 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.540      ;
; 1.663 ; Reg8:inst|14                                                                                               ; Reg8:inst1|14 ; clk1         ; clk2        ; 0.000        ; -0.614     ; 1.274      ;
; 1.664 ; Reg8:inst|18                                                                                               ; Reg8:inst1|18 ; clk1         ; clk2        ; 0.000        ; -0.506     ; 1.383      ;
; 1.666 ; Reg8:inst|12                                                                                               ; Reg8:inst1|12 ; clk1         ; clk2        ; 0.000        ; -0.614     ; 1.277      ;
; 1.762 ; Reg8:inst|17                                                                                               ; Reg8:inst1|17 ; clk1         ; clk2        ; 0.000        ; -0.506     ; 1.481      ;
; 1.770 ; Reg8:inst|16                                                                                               ; Reg8:inst1|16 ; clk1         ; clk2        ; 0.000        ; -0.506     ; 1.489      ;
; 1.902 ; Reg8:inst|19                                                                                               ; Reg8:inst1|19 ; clk1         ; clk2        ; 0.000        ; -0.506     ; 1.621      ;
; 2.039 ; Reg8:inst|15                                                                                               ; Reg8:inst1|15 ; clk1         ; clk2        ; 0.000        ; -0.614     ; 1.650      ;
; 2.176 ; Reg8:inst|13                                                                                               ; Reg8:inst1|13 ; clk1         ; clk2        ; 0.000        ; -0.614     ; 1.787      ;
; 4.507 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|19 ; clk3         ; clk2        ; 0.000        ; -0.712     ; 4.020      ;
; 4.666 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|17 ; clk3         ; clk2        ; 0.000        ; -0.712     ; 4.179      ;
; 4.944 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|13 ; clk3         ; clk2        ; 0.000        ; -0.719     ; 4.450      ;
; 5.030 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|18 ; clk3         ; clk2        ; 0.000        ; -0.712     ; 4.543      ;
; 5.094 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|15 ; clk3         ; clk2        ; 0.000        ; -0.719     ; 4.600      ;
; 5.105 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|14 ; clk3         ; clk2        ; 0.000        ; -0.719     ; 4.611      ;
; 5.152 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|16 ; clk3         ; clk2        ; 0.000        ; -0.712     ; 4.665      ;
; 5.328 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|12 ; clk3         ; clk2        ; 0.000        ; -0.719     ; 4.834      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk2  ; -1.516 ; -10.589           ;
; clk3  ; -1.422 ; -1.422            ;
; clk1  ; -1.383 ; -9.787            ;
; clk4  ; -1.355 ; -9.394            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk4  ; 0.176 ; 0.000             ;
; clk3  ; 0.197 ; 0.000             ;
; clk1  ; 0.282 ; 0.000             ;
; clk2  ; 0.448 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk4  ; -3.000 ; -13.464                         ;
; clk1  ; -3.000 ; -12.624                         ;
; clk2  ; -3.000 ; -11.468                         ;
; clk3  ; -3.000 ; -6.604                          ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -1.516 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|12 ; clk3         ; clk2        ; 1.000        ; -0.266     ; 2.227      ;
; -1.408 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|14 ; clk3         ; clk2        ; 1.000        ; -0.266     ; 2.119      ;
; -1.392 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|16 ; clk3         ; clk2        ; 1.000        ; -0.259     ; 2.110      ;
; -1.389 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|15 ; clk3         ; clk2        ; 1.000        ; -0.266     ; 2.100      ;
; -1.336 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|18 ; clk3         ; clk2        ; 1.000        ; -0.259     ; 2.054      ;
; -1.320 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|13 ; clk3         ; clk2        ; 1.000        ; -0.266     ; 2.031      ;
; -1.150 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|17 ; clk3         ; clk2        ; 1.000        ; -0.259     ; 1.868      ;
; -1.078 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|19 ; clk3         ; clk2        ; 1.000        ; -0.259     ; 1.796      ;
; -0.117 ; Reg8:inst|13                                                                                               ; Reg8:inst1|13 ; clk1         ; clk2        ; 1.000        ; -0.199     ; 0.895      ;
; -0.049 ; Reg8:inst|15                                                                                               ; Reg8:inst1|15 ; clk1         ; clk2        ; 1.000        ; -0.199     ; 0.827      ;
; 0.031  ; Reg8:inst|19                                                                                               ; Reg8:inst1|19 ; clk1         ; clk2        ; 1.000        ; -0.130     ; 0.816      ;
; 0.044  ; Reg8:inst|16                                                                                               ; Reg8:inst1|16 ; clk1         ; clk2        ; 1.000        ; -0.130     ; 0.803      ;
; 0.103  ; Reg8:inst|17                                                                                               ; Reg8:inst1|17 ; clk1         ; clk2        ; 1.000        ; -0.130     ; 0.744      ;
; 0.104  ; Reg8:inst|18                                                                                               ; Reg8:inst1|18 ; clk1         ; clk2        ; 1.000        ; -0.130     ; 0.743      ;
; 0.125  ; Reg8:inst|12                                                                                               ; Reg8:inst1|12 ; clk1         ; clk2        ; 1.000        ; -0.199     ; 0.653      ;
; 0.130  ; Reg8:inst1|13                                                                                              ; Reg8:inst1|13 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.819      ;
; 0.143  ; Reg8:inst|14                                                                                               ; Reg8:inst1|14 ; clk1         ; clk2        ; 1.000        ; -0.199     ; 0.635      ;
; 0.150  ; Reg8:inst1|15                                                                                              ; Reg8:inst1|15 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.799      ;
; 0.206  ; Reg8:inst1|19                                                                                              ; Reg8:inst1|19 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.743      ;
; 0.209  ; Reg8:inst1|12                                                                                              ; Reg8:inst1|12 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.740      ;
; 0.226  ; Reg8:inst1|17                                                                                              ; Reg8:inst1|17 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.723      ;
; 0.230  ; Reg8:inst1|16                                                                                              ; Reg8:inst1|16 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.719      ;
; 0.236  ; Reg8:inst1|14                                                                                              ; Reg8:inst1|14 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.713      ;
; 0.287  ; Reg8:inst1|18                                                                                              ; Reg8:inst1|18 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.662      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk3'                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.422 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.027     ; 2.424      ;
; -0.011 ; Reg8:inst|13                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.001      ; 1.011      ;
; 0.059  ; Reg8:inst|15                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.001      ; 0.941      ;
; 0.068  ; Reg8:inst|19                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.063      ; 0.994      ;
; 0.122  ; Reg8:inst|16                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.063      ; 0.940      ;
; 0.136  ; Reg8:inst|17                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.063      ; 0.926      ;
; 0.139  ; Reg8:inst|18                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.063      ; 0.923      ;
; 0.150  ; Reg8:inst|12                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.001      ; 0.850      ;
; 0.187  ; Reg8:inst|14                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.001      ; 0.813      ;
; 0.206  ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.144      ; 0.937      ;
; 0.208  ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.144      ; 0.935      ;
; 0.215  ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.137      ; 0.921      ;
; 0.223  ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.134      ; 0.910      ;
; 0.226  ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.134      ; 0.907      ;
; 0.230  ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.144      ; 0.913      ;
; 0.231  ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.137      ; 0.905      ;
; 0.233  ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.134      ; 0.900      ;
; 0.247  ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.134      ; 0.886      ;
; 0.252  ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.144      ; 0.891      ;
; 0.280  ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.137      ; 0.856      ;
; 0.294  ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.137      ; 0.842      ;
; 0.377  ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.141      ; 0.763      ;
; 0.388  ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.141      ; 0.752      ;
; 0.406  ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.141      ; 0.734      ;
; 0.438  ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.141      ; 0.702      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; -1.383 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|12 ; clk3         ; clk1        ; 1.000        ; -0.133     ; 2.227      ;
; -1.329 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|16 ; clk3         ; clk1        ; 1.000        ; -0.192     ; 2.114      ;
; -1.273 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|14 ; clk3         ; clk1        ; 1.000        ; -0.133     ; 2.117      ;
; -1.272 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|18 ; clk3         ; clk1        ; 1.000        ; -0.192     ; 2.057      ;
; -1.253 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|15 ; clk3         ; clk1        ; 1.000        ; -0.133     ; 2.097      ;
; -1.183 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|13 ; clk3         ; clk1        ; 1.000        ; -0.133     ; 2.027      ;
; -1.084 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|17 ; clk3         ; clk1        ; 1.000        ; -0.192     ; 1.869      ;
; -1.010 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|19 ; clk3         ; clk1        ; 1.000        ; -0.192     ; 1.795      ;
; 0.090  ; Reg8:inst|13                                                                                               ; Reg8:inst|13 ; clk1         ; clk1        ; 1.000        ; -0.026     ; 0.891      ;
; 0.157  ; Reg8:inst|15                                                                                               ; Reg8:inst|15 ; clk1         ; clk1        ; 1.000        ; -0.026     ; 0.824      ;
; 0.168  ; Reg8:inst|19                                                                                               ; Reg8:inst|19 ; clk1         ; clk1        ; 1.000        ; -0.024     ; 0.815      ;
; 0.176  ; Reg8:inst|16                                                                                               ; Reg8:inst|16 ; clk1         ; clk1        ; 1.000        ; -0.024     ; 0.807      ;
; 0.237  ; Reg8:inst|18                                                                                               ; Reg8:inst|18 ; clk1         ; clk1        ; 1.000        ; -0.024     ; 0.746      ;
; 0.238  ; Reg8:inst|17                                                                                               ; Reg8:inst|17 ; clk1         ; clk1        ; 1.000        ; -0.024     ; 0.745      ;
; 0.239  ; Reg8:inst1|13                                                                                              ; Reg8:inst|13 ; clk2         ; clk1        ; 1.000        ; 0.077      ; 0.815      ;
; 0.246  ; Reg8:inst1|19                                                                                              ; Reg8:inst|19 ; clk2         ; clk1        ; 1.000        ; 0.011      ; 0.742      ;
; 0.258  ; Reg8:inst1|15                                                                                              ; Reg8:inst|15 ; clk2         ; clk1        ; 1.000        ; 0.077      ; 0.796      ;
; 0.264  ; Reg8:inst1|17                                                                                              ; Reg8:inst|17 ; clk2         ; clk1        ; 1.000        ; 0.011      ; 0.724      ;
; 0.265  ; Reg8:inst1|16                                                                                              ; Reg8:inst|16 ; clk2         ; clk1        ; 1.000        ; 0.011      ; 0.723      ;
; 0.314  ; Reg8:inst1|12                                                                                              ; Reg8:inst|12 ; clk2         ; clk1        ; 1.000        ; 0.077      ; 0.740      ;
; 0.323  ; Reg8:inst1|18                                                                                              ; Reg8:inst|18 ; clk2         ; clk1        ; 1.000        ; 0.011      ; 0.665      ;
; 0.328  ; Reg8:inst|12                                                                                               ; Reg8:inst|12 ; clk1         ; clk1        ; 1.000        ; -0.026     ; 0.653      ;
; 0.343  ; Reg8:inst1|14                                                                                              ; Reg8:inst|14 ; clk2         ; clk1        ; 1.000        ; 0.077      ; 0.711      ;
; 0.348  ; Reg8:inst|14                                                                                               ; Reg8:inst|14 ; clk1         ; clk1        ; 1.000        ; -0.026     ; 0.633      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk4'                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; -1.355 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|12 ; clk3         ; clk4        ; 1.000        ; 0.081      ; 2.413      ;
; -1.280 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|14 ; clk3         ; clk4        ; 1.000        ; 0.081      ; 2.338      ;
; -1.225 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|16 ; clk3         ; clk4        ; 1.000        ; 0.113      ; 2.315      ;
; -1.212 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|18 ; clk3         ; clk4        ; 1.000        ; 0.113      ; 2.302      ;
; -1.207 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|15 ; clk3         ; clk4        ; 1.000        ; 0.081      ; 2.265      ;
; -1.108 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|13 ; clk3         ; clk4        ; 1.000        ; 0.081      ; 2.166      ;
; -1.044 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|17 ; clk3         ; clk4        ; 1.000        ; 0.113      ; 2.134      ;
; -0.963 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|19 ; clk3         ; clk4        ; 1.000        ; 0.113      ; 2.053      ;
; 0.095  ; Reg8:inst|13                                                                                               ; Reg8:inst2|13 ; clk1         ; clk4        ; 1.000        ; 0.148      ; 1.030      ;
; 0.133  ; Reg8:inst|15                                                                                               ; Reg8:inst2|15 ; clk1         ; clk4        ; 1.000        ; 0.148      ; 0.992      ;
; 0.146  ; Reg8:inst|19                                                                                               ; Reg8:inst2|19 ; clk1         ; clk4        ; 1.000        ; 0.242      ; 1.073      ;
; 0.209  ; Reg8:inst|17                                                                                               ; Reg8:inst2|17 ; clk1         ; clk4        ; 1.000        ; 0.242      ; 1.010      ;
; 0.211  ; Reg8:inst|16                                                                                               ; Reg8:inst2|16 ; clk1         ; clk4        ; 1.000        ; 0.242      ; 1.008      ;
; 0.228  ; Reg8:inst|18                                                                                               ; Reg8:inst2|18 ; clk1         ; clk4        ; 1.000        ; 0.242      ; 0.991      ;
; 0.271  ; Reg8:inst|14                                                                                               ; Reg8:inst2|14 ; clk1         ; clk4        ; 1.000        ; 0.148      ; 0.854      ;
; 0.286  ; Reg8:inst|12                                                                                               ; Reg8:inst2|12 ; clk1         ; clk4        ; 1.000        ; 0.148      ; 0.839      ;
; 0.293  ; Reg8:inst1|19                                                                                              ; Reg8:inst2|19 ; clk2         ; clk4        ; 1.000        ; 0.316      ; 1.000      ;
; 0.304  ; Reg8:inst1|17                                                                                              ; Reg8:inst2|17 ; clk2         ; clk4        ; 1.000        ; 0.316      ; 0.989      ;
; 0.304  ; Reg8:inst1|15                                                                                              ; Reg8:inst2|15 ; clk2         ; clk4        ; 1.000        ; 0.291      ; 0.964      ;
; 0.314  ; Reg8:inst1|13                                                                                              ; Reg8:inst2|13 ; clk2         ; clk4        ; 1.000        ; 0.291      ; 0.954      ;
; 0.336  ; Reg8:inst1|14                                                                                              ; Reg8:inst2|14 ; clk2         ; clk4        ; 1.000        ; 0.291      ; 0.932      ;
; 0.342  ; Reg8:inst1|12                                                                                              ; Reg8:inst2|12 ; clk2         ; clk4        ; 1.000        ; 0.291      ; 0.926      ;
; 0.369  ; Reg8:inst1|16                                                                                              ; Reg8:inst2|16 ; clk2         ; clk4        ; 1.000        ; 0.316      ; 0.924      ;
; 0.383  ; Reg8:inst1|18                                                                                              ; Reg8:inst2|18 ; clk2         ; clk4        ; 1.000        ; 0.316      ; 0.910      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk4'                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.176 ; Reg8:inst1|18                                                                                              ; Reg8:inst2|18 ; clk2         ; clk4        ; 0.000        ; 0.448      ; 0.738      ;
; 0.230 ; Reg8:inst1|16                                                                                              ; Reg8:inst2|16 ; clk2         ; clk4        ; 0.000        ; 0.448      ; 0.792      ;
; 0.233 ; Reg8:inst1|12                                                                                              ; Reg8:inst2|12 ; clk2         ; clk4        ; 0.000        ; 0.422      ; 0.769      ;
; 0.236 ; Reg8:inst1|15                                                                                              ; Reg8:inst2|15 ; clk2         ; clk4        ; 0.000        ; 0.422      ; 0.772      ;
; 0.248 ; Reg8:inst1|14                                                                                              ; Reg8:inst2|14 ; clk2         ; clk4        ; 0.000        ; 0.422      ; 0.784      ;
; 0.256 ; Reg8:inst1|13                                                                                              ; Reg8:inst2|13 ; clk2         ; clk4        ; 0.000        ; 0.422      ; 0.792      ;
; 0.264 ; Reg8:inst1|19                                                                                              ; Reg8:inst2|19 ; clk2         ; clk4        ; 0.000        ; 0.448      ; 0.826      ;
; 0.268 ; Reg8:inst|18                                                                                               ; Reg8:inst2|18 ; clk1         ; clk4        ; 0.000        ; 0.381      ; 0.763      ;
; 0.275 ; Reg8:inst1|17                                                                                              ; Reg8:inst2|17 ; clk2         ; clk4        ; 0.000        ; 0.448      ; 0.837      ;
; 0.321 ; Reg8:inst|12                                                                                               ; Reg8:inst2|12 ; clk1         ; clk4        ; 0.000        ; 0.289      ; 0.724      ;
; 0.326 ; Reg8:inst|14                                                                                               ; Reg8:inst2|14 ; clk1         ; clk4        ; 0.000        ; 0.289      ; 0.729      ;
; 0.329 ; Reg8:inst|16                                                                                               ; Reg8:inst2|16 ; clk1         ; clk4        ; 0.000        ; 0.381      ; 0.824      ;
; 0.382 ; Reg8:inst|17                                                                                               ; Reg8:inst2|17 ; clk1         ; clk4        ; 0.000        ; 0.381      ; 0.877      ;
; 0.414 ; Reg8:inst|15                                                                                               ; Reg8:inst2|15 ; clk1         ; clk4        ; 0.000        ; 0.289      ; 0.817      ;
; 0.430 ; Reg8:inst|19                                                                                               ; Reg8:inst2|19 ; clk1         ; clk4        ; 0.000        ; 0.381      ; 0.925      ;
; 0.485 ; Reg8:inst|13                                                                                               ; Reg8:inst2|13 ; clk1         ; clk4        ; 0.000        ; 0.289      ; 0.888      ;
; 1.479 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|19 ; clk3         ; clk4        ; 0.000        ; 0.258      ; 1.851      ;
; 1.546 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|17 ; clk3         ; clk4        ; 0.000        ; 0.258      ; 1.918      ;
; 1.615 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|13 ; clk3         ; clk4        ; 0.000        ; 0.225      ; 1.954      ;
; 1.646 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|18 ; clk3         ; clk4        ; 0.000        ; 0.258      ; 2.018      ;
; 1.659 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|15 ; clk3         ; clk4        ; 0.000        ; 0.225      ; 1.998      ;
; 1.704 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|16 ; clk3         ; clk4        ; 0.000        ; 0.258      ; 2.076      ;
; 1.764 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|14 ; clk3         ; clk4        ; 0.000        ; 0.225      ; 2.103      ;
; 1.828 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst2|12 ; clk3         ; clk4        ; 0.000        ; 0.225      ; 2.167      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk3'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.197 ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.266      ; 0.597      ;
; 0.237 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.266      ; 0.637      ;
; 0.252 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.266      ; 0.652      ;
; 0.259 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.266      ; 0.659      ;
; 0.333 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.261      ; 0.728      ;
; 0.337 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.261      ; 0.732      ;
; 0.346 ; Reg8:inst1|14                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.268      ; 0.748      ;
; 0.360 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.259      ; 0.753      ;
; 0.365 ; Reg8:inst1|15                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.268      ; 0.767      ;
; 0.366 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.261      ; 0.761      ;
; 0.368 ; Reg8:inst1|12                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.268      ; 0.770      ;
; 0.369 ; Reg8:inst1|16                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.259      ; 0.762      ;
; 0.370 ; Reg8:inst1|13                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.268      ; 0.772      ;
; 0.376 ; Reg8:inst1|17                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.261      ; 0.771      ;
; 0.376 ; Reg8:inst1|19                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.259      ; 0.769      ;
; 0.380 ; Reg8:inst1|18                                                                                              ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.259      ; 0.773      ;
; 0.424 ; Reg8:inst|14                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.135      ; 0.693      ;
; 0.425 ; Reg8:inst|18                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.194      ; 0.753      ;
; 0.436 ; Reg8:inst|16                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.194      ; 0.764      ;
; 0.456 ; Reg8:inst|12                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.135      ; 0.725      ;
; 0.483 ; Reg8:inst|17                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.194      ; 0.811      ;
; 0.532 ; Reg8:inst|19                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.194      ; 0.860      ;
; 0.543 ; Reg8:inst|15                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.135      ; 0.812      ;
; 0.599 ; Reg8:inst|13                                                                                               ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.135      ; 0.868      ;
; 1.650 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.032      ; 1.786      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.282 ; Reg8:inst1|14                                                                                              ; Reg8:inst|14 ; clk2         ; clk1        ; 0.000        ; 0.199      ; 0.595      ;
; 0.292 ; Reg8:inst1|12                                                                                              ; Reg8:inst|12 ; clk2         ; clk1        ; 0.000        ; 0.199      ; 0.605      ;
; 0.330 ; Reg8:inst1|18                                                                                              ; Reg8:inst|18 ; clk2         ; clk1        ; 0.000        ; 0.130      ; 0.574      ;
; 0.352 ; Reg8:inst1|15                                                                                              ; Reg8:inst|15 ; clk2         ; clk1        ; 0.000        ; 0.199      ; 0.665      ;
; 0.356 ; Reg8:inst1|13                                                                                              ; Reg8:inst|13 ; clk2         ; clk1        ; 0.000        ; 0.199      ; 0.669      ;
; 0.361 ; Reg8:inst1|19                                                                                              ; Reg8:inst|19 ; clk2         ; clk1        ; 0.000        ; 0.130      ; 0.605      ;
; 0.363 ; Reg8:inst1|17                                                                                              ; Reg8:inst|17 ; clk2         ; clk1        ; 0.000        ; 0.130      ; 0.607      ;
; 0.370 ; Reg8:inst1|16                                                                                              ; Reg8:inst|16 ; clk2         ; clk1        ; 0.000        ; 0.130      ; 0.614      ;
; 0.430 ; Reg8:inst|14                                                                                               ; Reg8:inst|14 ; clk1         ; clk1        ; 0.000        ; 0.026      ; 0.540      ;
; 0.450 ; Reg8:inst|12                                                                                               ; Reg8:inst|12 ; clk1         ; clk1        ; 0.000        ; 0.026      ; 0.560      ;
; 0.491 ; Reg8:inst|18                                                                                               ; Reg8:inst|18 ; clk1         ; clk1        ; 0.000        ; 0.024      ; 0.599      ;
; 0.538 ; Reg8:inst|16                                                                                               ; Reg8:inst|16 ; clk1         ; clk1        ; 0.000        ; 0.024      ; 0.646      ;
; 0.539 ; Reg8:inst|17                                                                                               ; Reg8:inst|17 ; clk1         ; clk1        ; 0.000        ; 0.024      ; 0.647      ;
; 0.596 ; Reg8:inst|19                                                                                               ; Reg8:inst|19 ; clk1         ; clk1        ; 0.000        ; 0.024      ; 0.704      ;
; 0.600 ; Reg8:inst|15                                                                                               ; Reg8:inst|15 ; clk1         ; clk1        ; 0.000        ; 0.026      ; 0.710      ;
; 0.655 ; Reg8:inst|13                                                                                               ; Reg8:inst|13 ; clk1         ; clk1        ; 0.000        ; 0.026      ; 0.765      ;
; 1.576 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|19 ; clk3         ; clk1        ; 0.000        ; -0.060     ; 1.630      ;
; 1.634 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|17 ; clk3         ; clk1        ; 0.000        ; -0.060     ; 1.688      ;
; 1.715 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|13 ; clk3         ; clk1        ; 0.000        ; 0.002      ; 1.831      ;
; 1.775 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|15 ; clk3         ; clk1        ; 0.000        ; 0.002      ; 1.891      ;
; 1.798 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|14 ; clk3         ; clk1        ; 0.000        ; 0.002      ; 1.914      ;
; 1.800 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|18 ; clk3         ; clk1        ; 0.000        ; -0.060     ; 1.854      ;
; 1.844 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|16 ; clk3         ; clk1        ; 0.000        ; -0.060     ; 1.898      ;
; 1.887 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst|12 ; clk3         ; clk1        ; 0.000        ; 0.002      ; 2.003      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.448 ; Reg8:inst1|18                                                                                              ; Reg8:inst1|18 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.570      ;
; 0.474 ; Reg8:inst1|14                                                                                              ; Reg8:inst1|14 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.596      ;
; 0.483 ; Reg8:inst1|12                                                                                              ; Reg8:inst1|12 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.605      ;
; 0.484 ; Reg8:inst1|19                                                                                              ; Reg8:inst1|19 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; Reg8:inst1|17                                                                                              ; Reg8:inst1|17 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.606      ;
; 0.488 ; Reg8:inst1|16                                                                                              ; Reg8:inst1|16 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.610      ;
; 0.492 ; Reg8:inst|18                                                                                               ; Reg8:inst1|18 ; clk1         ; clk2        ; 0.000        ; -0.011     ; 0.595      ;
; 0.504 ; Reg8:inst|14                                                                                               ; Reg8:inst1|14 ; clk1         ; clk2        ; 0.000        ; -0.077     ; 0.541      ;
; 0.523 ; Reg8:inst|12                                                                                               ; Reg8:inst1|12 ; clk1         ; clk2        ; 0.000        ; -0.077     ; 0.560      ;
; 0.539 ; Reg8:inst|16                                                                                               ; Reg8:inst1|16 ; clk1         ; clk2        ; 0.000        ; -0.011     ; 0.642      ;
; 0.543 ; Reg8:inst|17                                                                                               ; Reg8:inst1|17 ; clk1         ; clk2        ; 0.000        ; -0.011     ; 0.646      ;
; 0.545 ; Reg8:inst1|15                                                                                              ; Reg8:inst1|15 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.667      ;
; 0.550 ; Reg8:inst1|13                                                                                              ; Reg8:inst1|13 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.672      ;
; 0.602 ; Reg8:inst|19                                                                                               ; Reg8:inst1|19 ; clk1         ; clk2        ; 0.000        ; -0.011     ; 0.705      ;
; 0.675 ; Reg8:inst|15                                                                                               ; Reg8:inst1|15 ; clk1         ; clk2        ; 0.000        ; -0.077     ; 0.712      ;
; 0.731 ; Reg8:inst|13                                                                                               ; Reg8:inst1|13 ; clk1         ; clk2        ; 0.000        ; -0.077     ; 0.768      ;
; 1.651 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|19 ; clk3         ; clk2        ; 0.000        ; -0.134     ; 1.631      ;
; 1.707 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|17 ; clk3         ; clk2        ; 0.000        ; -0.134     ; 1.687      ;
; 1.861 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|13 ; clk3         ; clk2        ; 0.000        ; -0.141     ; 1.834      ;
; 1.870 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|18 ; clk3         ; clk2        ; 0.000        ; -0.134     ; 1.850      ;
; 1.914 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|16 ; clk3         ; clk2        ; 0.000        ; -0.134     ; 1.894      ;
; 1.920 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|15 ; clk3         ; clk2        ; 0.000        ; -0.141     ; 1.893      ;
; 1.942 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|14 ; clk3         ; clk2        ; 0.000        ; -0.141     ; 1.915      ;
; 2.030 ; lpm_ram_dq:inst4|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:inst1|12 ; clk3         ; clk2        ; 0.000        ; -0.141     ; 2.003      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.592   ; 0.099 ; N/A      ; N/A     ; -3.201              ;
;  clk1            ; -4.977   ; 0.282 ; N/A      ; N/A     ; -3.000              ;
;  clk2            ; -5.592   ; 0.448 ; N/A      ; N/A     ; -3.000              ;
;  clk3            ; -5.086   ; 0.118 ; N/A      ; N/A     ; -3.201              ;
;  clk4            ; -4.965   ; 0.099 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -119.999 ; 0.0   ; 0.0      ; 0.0     ; -57.291             ;
;  clk1            ; -36.810  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
;  clk2            ; -41.223  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
;  clk3            ; -5.418   ; 0.000 ; N/A      ; N/A     ; -12.603             ;
;  clk4            ; -36.548  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; bus[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sel[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; we                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk4                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk1       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk3     ; 16       ; 0        ; 0        ; 0        ;
; clk3       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk1       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk3     ; 16       ; 0        ; 0        ; 0        ;
; clk3       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk1   ; clk1  ; Base ; Constrained ;
; clk2   ; clk2  ; Base ; Constrained ;
; clk3   ; clk3  ; Base ; Constrained ;
; clk4   ; clk4  ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d0[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; bus[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d0[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; bus[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 10 16:35:32 2024
Info: Command: quartus_sta bus1021 -c bus1021
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bus1021.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk3 clk3
    Info (332105): create_clock -period 1.000 -name clk1 clk1
    Info (332105): create_clock -period 1.000 -name clk2 clk2
    Info (332105): create_clock -period 1.000 -name clk4 clk4
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.592             -41.223 clk2 
    Info (332119):    -5.086              -5.418 clk3 
    Info (332119):    -4.977             -36.810 clk1 
    Info (332119):    -4.965             -36.548 clk4 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 clk3 
    Info (332119):     0.350               0.000 clk4 
    Info (332119):     0.484               0.000 clk1 
    Info (332119):     1.147               0.000 clk2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 clk3 
    Info (332119):    -3.000             -14.896 clk1 
    Info (332119):    -3.000             -14.896 clk2 
    Info (332119):    -3.000             -14.896 clk4 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.228             -38.481 clk2 
    Info (332119):    -4.673              -4.827 clk3 
    Info (332119):    -4.510             -33.170 clk1 
    Info (332119):    -4.504             -33.085 clk4 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 clk4 
    Info (332119):     0.118               0.000 clk3 
    Info (332119):     0.301               0.000 clk1 
    Info (332119):     1.026               0.000 clk2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 clk3 
    Info (332119):    -3.000             -14.896 clk1 
    Info (332119):    -3.000             -14.896 clk2 
    Info (332119):    -3.000             -14.896 clk4 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.516             -10.589 clk2 
    Info (332119):    -1.422              -1.422 clk3 
    Info (332119):    -1.383              -9.787 clk1 
    Info (332119):    -1.355              -9.394 clk4 
Info (332146): Worst-case hold slack is 0.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.176               0.000 clk4 
    Info (332119):     0.197               0.000 clk3 
    Info (332119):     0.282               0.000 clk1 
    Info (332119):     0.448               0.000 clk2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.464 clk4 
    Info (332119):    -3.000             -12.624 clk1 
    Info (332119):    -3.000             -11.468 clk2 
    Info (332119):    -3.000              -6.604 clk3 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Thu Oct 10 16:35:33 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


