Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085051    0.001293    0.421693 v fanout67/A (sg13g2_buf_1)
     5    0.021105    0.074473    0.130418    0.552110 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.074500    0.001320    0.553430 v _202_/A (sg13g2_xor2_1)
     2    0.010134    0.046963    0.105929    0.659359 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046965    0.000341    0.659700 v _204_/A (sg13g2_xor2_1)
     1    0.002039    0.025048    0.059341    0.719041 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025048    0.000074    0.719114 v _297_/D (sg13g2_dfrbpq_1)
                                              0.719114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398207   clock uncertainty
                                  0.000000    0.398207   clock reconvergence pessimism
                                 -0.035323    0.362884   library hold time
                                              0.362884   data required time
---------------------------------------------------------------------------------------------
                                              0.362884   data required time
                                             -0.719114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356230   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085051    0.001293    0.421693 v fanout67/A (sg13g2_buf_1)
     5    0.021105    0.074473    0.130418    0.552110 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.074497    0.001253    0.553363 v _201_/A (sg13g2_and2_1)
     1    0.004470    0.024898    0.089146    0.642509 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024899    0.000315    0.642824 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010852    0.078740    0.074183    0.717007 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.078742    0.000387    0.717394 ^ _208_/B (sg13g2_xor2_1)
     1    0.002659    0.026837    0.069439    0.786833 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026837    0.000097    0.786930 v _298_/D (sg13g2_dfrbpq_1)
                                              0.786930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398209   clock uncertainty
                                  0.000000    0.398209   clock reconvergence pessimism
                                 -0.035890    0.362319   library hold time
                                              0.362319   data required time
---------------------------------------------------------------------------------------------
                                              0.362319   data required time
                                             -0.786930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424610   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002458    0.022375    0.162960    0.311368 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022375    0.000177    0.311545 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010261    0.060686    0.378774    0.690319 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060686    0.000854    0.691173 ^ fanout77/A (sg13g2_buf_8)
     7    0.043022    0.035001    0.091558    0.782730 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.035304    0.002286    0.785016 ^ _128_/A (sg13g2_inv_2)
     5    0.020958    0.040092    0.046744    0.831760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.040100    0.000484    0.832244 v _293_/D (sg13g2_dfrbpq_1)
                                              0.832244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398408   clock uncertainty
                                  0.000000    0.398408   clock reconvergence pessimism
                                 -0.039991    0.358417   library hold time
                                              0.358417   data required time
---------------------------------------------------------------------------------------------
                                              0.358417   data required time
                                             -0.832244   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473827   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002458    0.022375    0.162960    0.311368 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022375    0.000177    0.311545 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010261    0.060686    0.378774    0.690319 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060686    0.000854    0.691173 ^ fanout77/A (sg13g2_buf_8)
     7    0.043022    0.035001    0.091558    0.782730 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.035305    0.002287    0.785017 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002425    0.030351    0.060747    0.845764 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030351    0.000087    0.845850 v _294_/D (sg13g2_dfrbpq_1)
                                              0.845850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398529   clock uncertainty
                                  0.000000    0.398529   clock reconvergence pessimism
                                 -0.036900    0.361629   library hold time
                                              0.361629   data required time
---------------------------------------------------------------------------------------------
                                              0.361629   data required time
                                             -0.845850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484222   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002533    0.022648    0.162963    0.311234 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022648    0.000089    0.311323 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014449    0.077236    0.393575    0.704898 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.077239    0.000545    0.705443 ^ fanout55/A (sg13g2_buf_8)
     8    0.040382    0.034468    0.098917    0.804360 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.034839    0.002501    0.806861 ^ _195_/B (sg13g2_xor2_1)
     2    0.010286    0.047308    0.085413    0.892273 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047316    0.000620    0.892894 v _196_/B (sg13g2_xor2_1)
     1    0.001607    0.024206    0.052552    0.945446 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024206    0.000062    0.945507 v _295_/D (sg13g2_dfrbpq_2)
                                              0.945507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398525   clock uncertainty
                                  0.000000    0.398525   clock reconvergence pessimism
                                 -0.034981    0.363544   library hold time
                                              0.363544   data required time
---------------------------------------------------------------------------------------------
                                              0.363544   data required time
                                             -0.945507   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581963   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012435    0.046547    0.184182    0.332392 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046552    0.000505    0.332896 v fanout61/A (sg13g2_buf_8)
     6    0.034661    0.028510    0.087328    0.420224 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.028709    0.002117    0.422341 v _182_/A (sg13g2_nand2_1)
     1    0.004103    0.027860    0.034657    0.456998 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.027860    0.000164    0.457162 ^ _217_/A (sg13g2_nor3_1)
     1    0.004754    0.030902    0.040300    0.497463 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.030902    0.000194    0.497657 v _218_/A2 (sg13g2_o21ai_1)
     1    0.001946    0.041741    0.069821    0.567478 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.041741    0.000069    0.567547 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.004841    0.040626    0.370351    0.937898 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.040626    0.000367    0.938264 ^ _219_/A (sg13g2_inv_1)
     1    0.003887    0.022075    0.033077    0.971342 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022077    0.000252    0.971593 v _301_/D (sg13g2_dfrbpq_1)
                                              0.971593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398271   clock uncertainty
                                  0.000000    0.398271   clock reconvergence pessimism
                                 -0.034381    0.363890   library hold time
                                              0.363890   data required time
---------------------------------------------------------------------------------------------
                                              0.363890   data required time
                                             -0.971593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607703   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071150    0.000580    0.713437 v fanout56/A (sg13g2_buf_2)
     5    0.026328    0.053139    0.119469    0.832906 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.053150    0.000740    0.833646 v _199_/B (sg13g2_xnor2_1)
     2    0.010083    0.070892    0.093430    0.927076 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.070896    0.000607    0.927683 v _200_/B (sg13g2_xor2_1)
     1    0.002001    0.024952    0.063351    0.991034 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024953    0.000075    0.991110 v _296_/D (sg13g2_dfrbpq_1)
                                              0.991110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526    0.148017 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398017   clock uncertainty
                                  0.000000    0.398017   clock reconvergence pessimism
                                 -0.035192    0.362826   library hold time
                                              0.362826   data required time
---------------------------------------------------------------------------------------------
                                              0.362826   data required time
                                             -0.991110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628284   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012684    0.060346    0.192284    0.340493 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060349    0.000518    0.341011 ^ fanout61/A (sg13g2_buf_8)
     6    0.035118    0.031454    0.088570    0.429581 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.031663    0.002100    0.431681 ^ _212_/A (sg13g2_nor2_1)
     2    0.009960    0.041877    0.051233    0.482914 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041890    0.000581    0.483495 v _213_/C (sg13g2_nand3_1)
     2    0.012793    0.064269    0.076124    0.559619 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.064289    0.000913    0.560532 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002730    0.032367    0.064642    0.625174 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.032367    0.000182    0.625356 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002386    0.035269    0.371367    0.996723 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035269    0.000088    0.996811 v _300_/D (sg13g2_dfrbpq_2)
                                              0.996811   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398403   clock uncertainty
                                  0.000000    0.398403   clock reconvergence pessimism
                                 -0.038542    0.359860   library hold time
                                              0.359860   data required time
---------------------------------------------------------------------------------------------
                                              0.359860   data required time
                                             -0.996811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636950   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085051    0.001293    0.421693 v fanout67/A (sg13g2_buf_1)
     5    0.021105    0.074473    0.130418    0.552110 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.074497    0.001253    0.553363 v _201_/A (sg13g2_and2_1)
     1    0.004470    0.024898    0.089146    0.642509 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024899    0.000315    0.642824 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010852    0.078740    0.074183    0.717007 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.078745    0.000521    0.717529 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.007908    0.059047    0.088824    0.806353 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.059058    0.000633    0.806985 v _211_/A (sg13g2_xnor2_1)
     1    0.003251    0.034852    0.073290    0.880276 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.034852    0.000208    0.880483 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.002109    0.034492    0.371776    1.252259 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.034492    0.000076    1.252335 v _299_/D (sg13g2_dfrbpq_2)
                                              1.252335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398256   clock uncertainty
                                  0.000000    0.398256   clock reconvergence pessimism
                                 -0.038395    0.359862   library hold time
                                              0.359862   data required time
---------------------------------------------------------------------------------------------
                                              0.359862   data required time
                                             -1.252335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892473   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047836    0.000893    5.084872 v _292_/A (sg13g2_inv_1)
     1    0.007051    0.040599    0.047265    5.132137 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.040611    0.000548    5.132685 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.132685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398271   clock uncertainty
                                  0.000000    0.398271   clock reconvergence pessimism
                                 -0.106267    0.292003   library removal time
                                              0.292003   data required time
---------------------------------------------------------------------------------------------
                                              0.292003   data required time
                                             -5.132685   data arrival time
---------------------------------------------------------------------------------------------
                                              4.840682   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028195    0.001994    5.174644 v _129_/A (sg13g2_inv_1)
     1    0.005711    0.031900    0.036954    5.211598 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031914    0.000235    5.211833 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.211833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398408   clock uncertainty
                                  0.000000    0.398408   clock reconvergence pessimism
                                 -0.103602    0.294806   library removal time
                                              0.294806   data required time
---------------------------------------------------------------------------------------------
                                              0.294806   data required time
                                             -5.211833   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917027   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028145    0.001627    5.174277 v _291_/A (sg13g2_inv_1)
     1    0.006187    0.033711    0.038351    5.212628 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033714    0.000260    5.212889 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.212889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398403   clock uncertainty
                                  0.000000    0.398403   clock reconvergence pessimism
                                 -0.104066    0.294337   library removal time
                                              0.294337   data required time
---------------------------------------------------------------------------------------------
                                              0.294337   data required time
                                             -5.212889   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918552   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028216    0.002122    5.174773 v _288_/A (sg13g2_inv_1)
     1    0.006085    0.033338    0.038074    5.212846 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.033341    0.000252    5.213098 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.213098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398207   clock uncertainty
                                  0.000000    0.398207   clock reconvergence pessimism
                                 -0.104092    0.294116   library removal time
                                              0.294116   data required time
---------------------------------------------------------------------------------------------
                                              0.294116   data required time
                                             -5.213098   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918982   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028196    0.001997    5.174647 v _285_/A (sg13g2_inv_1)
     1    0.006500    0.034918    0.039299    5.213946 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.034921    0.000276    5.214222 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.214222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398529   clock uncertainty
                                  0.000000    0.398529   clock reconvergence pessimism
                                 -0.104502    0.294027   library removal time
                                              0.294027   data required time
---------------------------------------------------------------------------------------------
                                              0.294027   data required time
                                             -5.214222   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920196   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028196    0.001995    5.174646 v _286_/A (sg13g2_inv_1)
     1    0.006740    0.035856    0.039906    5.214552 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.035868    0.000518    5.215070 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398525   clock uncertainty
                                  0.000000    0.398525   clock reconvergence pessimism
                                 -0.104700    0.293825   library removal time
                                              0.293825   data required time
---------------------------------------------------------------------------------------------
                                              0.293825   data required time
                                             -5.215070   data arrival time
---------------------------------------------------------------------------------------------
                                              4.921245   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028194    0.001983    5.174634 v _287_/A (sg13g2_inv_1)
     1    0.006690    0.035663    0.039756    5.214389 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.035675    0.000517    5.214907 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.214907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526    0.148017 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398017   clock uncertainty
                                  0.000000    0.398017   clock reconvergence pessimism
                                 -0.104729    0.293288   library removal time
                                              0.293288   data required time
---------------------------------------------------------------------------------------------
                                              0.293288   data required time
                                             -5.214907   data arrival time
---------------------------------------------------------------------------------------------
                                              4.921618   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028181    0.001901    5.174551 v _290_/A (sg13g2_inv_1)
     1    0.007522    0.038879    0.042184    5.216735 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.038894    0.000611    5.217346 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.217346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398256   clock uncertainty
                                  0.000000    0.398256   clock reconvergence pessimism
                                 -0.105653    0.292603   library removal time
                                              0.292603   data required time
---------------------------------------------------------------------------------------------
                                              0.292603   data required time
                                             -5.217346   data arrival time
---------------------------------------------------------------------------------------------
                                              4.924743   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028189    0.001951    5.174602 v _289_/A (sg13g2_inv_1)
     1    0.007599    0.039178    0.042416    5.217017 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.039193    0.000616    5.217633 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398209   clock uncertainty
                                  0.000000    0.398209   clock reconvergence pessimism
                                 -0.105843    0.292366   library removal time
                                              0.292366   data required time
---------------------------------------------------------------------------------------------
                                              0.292366   data required time
                                             -5.217633   data arrival time
---------------------------------------------------------------------------------------------
                                              4.925267   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010328    0.029477    0.181776    0.330178 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.029487    0.000307    0.330486 v output2/A (sg13g2_buf_1)
     1    0.008254    0.034662    0.075016    0.405501 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.034666    0.000389    0.405891 v sign (out)
                                              0.405891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.405891   data arrival time
---------------------------------------------------------------------------------------------
                                              5.155890   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010453    0.035455    0.184571    0.332974 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.035455    0.000515    0.333489 ^ _127_/A (sg13g2_inv_1)
     1    0.004587    0.023031    0.033321    0.366810 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.023036    0.000305    0.367115 v output3/A (sg13g2_buf_1)
     1    0.011118    0.043105    0.079209    0.446324 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.043113    0.000597    0.446921 v signB (out)
                                              0.446921   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.446921   data arrival time
---------------------------------------------------------------------------------------------
                                              5.196921   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032667    0.002216    0.448591 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.002775    0.018985    0.030065    0.478656 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.018985    0.000107    0.478763 v output18/A (sg13g2_buf_1)
     1    0.008037    0.033804    0.070072    0.548834 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.033805    0.000237    0.549072 v sine_out[22] (out)
                                              0.549072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.549072   data arrival time
---------------------------------------------------------------------------------------------
                                              5.299072   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029805    0.002729    0.447041 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003955    0.021572    0.032079    0.479119 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.021573    0.000284    0.479403 v output11/A (sg13g2_buf_1)
     1    0.008103    0.034064    0.071335    0.550738 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.034065    0.000242    0.550980 v sine_out[16] (out)
                                              0.550980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.550980   data arrival time
---------------------------------------------------------------------------------------------
                                              5.300980   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032667    0.002218    0.448593 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.002940    0.019421    0.030478    0.479071 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.019421    0.000112    0.479183 v output16/A (sg13g2_buf_1)
     1    0.009093    0.036895    0.072669    0.551852 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.036906    0.000615    0.552468 v sine_out[20] (out)
                                              0.552468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.552468   data arrival time
---------------------------------------------------------------------------------------------
                                              5.302467   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032656    0.002156    0.448531 ^ _160_/A (sg13g2_nor2_1)
     1    0.004291    0.025475    0.037943    0.486474 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025476    0.000170    0.486644 v output14/A (sg13g2_buf_1)
     1    0.008138    0.034263    0.073083    0.559727 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.034264    0.000243    0.559970 v sine_out[19] (out)
                                              0.559970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.559970   data arrival time
---------------------------------------------------------------------------------------------
                                              5.309970   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032667    0.002220    0.448595 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004347    0.026269    0.037399    0.485995 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.026270    0.000311    0.486306 v output12/A (sg13g2_buf_1)
     1    0.009004    0.036792    0.075405    0.561711 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.036802    0.000581    0.562291 v sine_out[17] (out)
                                              0.562291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.562291   data arrival time
---------------------------------------------------------------------------------------------
                                              5.312291   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012684    0.060346    0.192284    0.340493 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060349    0.000518    0.341011 ^ fanout61/A (sg13g2_buf_8)
     6    0.035118    0.031454    0.088570    0.429581 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.031663    0.002100    0.431681 ^ _212_/A (sg13g2_nor2_1)
     2    0.009960    0.041877    0.051233    0.482914 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041890    0.000566    0.483480 v output26/A (sg13g2_buf_1)
     1    0.010411    0.041381    0.085627    0.569107 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.041385    0.000406    0.569513 v sine_out[2] (out)
                                              0.569513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.569513   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319513   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032662    0.002191    0.448566 ^ _281_/A (sg13g2_nor2_1)
     1    0.007126    0.033537    0.044631    0.493197 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033575    0.000893    0.494091 v output35/A (sg13g2_buf_1)
     1    0.009417    0.038193    0.079471    0.573562 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.038206    0.000672    0.574234 v sine_out[8] (out)
                                              0.574234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.574234   data arrival time
---------------------------------------------------------------------------------------------
                                              5.324234   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012166    0.038411    0.187069    0.335594 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038455    0.000899    0.336493 ^ fanout72/A (sg13g2_buf_8)
     7    0.033065    0.029703    0.077535    0.414028 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029765    0.001338    0.415366 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006224    0.055050    0.072473    0.487840 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055054    0.000449    0.488288 v output28/A (sg13g2_buf_1)
     1    0.010615    0.042230    0.091552    0.579840 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.042248    0.000808    0.580648 v sine_out[31] (out)
                                              0.580648   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.580648   data arrival time
---------------------------------------------------------------------------------------------
                                              5.330648   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029890    0.003108    0.447419 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004316    0.041035    0.051949    0.499368 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.041035    0.000278    0.499645 v output15/A (sg13g2_buf_1)
     1    0.010768    0.042427    0.086132    0.585778 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.042431    0.000432    0.586210 v sine_out[1] (out)
                                              0.586210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.586210   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336210   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085065    0.001576    0.421976 v _283_/A1 (sg13g2_a21oi_1)
     1    0.005153    0.056425    0.094218    0.516195 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.056425    0.000348    0.516543 ^ output6/A (sg13g2_buf_1)
     1    0.009456    0.047803    0.090432    0.606975 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.047811    0.000622    0.607597 ^ sine_out[11] (out)
                                              0.607597   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.607597   data arrival time
---------------------------------------------------------------------------------------------
                                              5.357597   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032686    0.002323    0.448698 ^ fanout57/A (sg13g2_buf_8)
     8    0.031712    0.028845    0.074175    0.522873 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028926    0.001559    0.524432 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003189    0.019369    0.029935    0.554367 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.019370    0.000227    0.554594 v output17/A (sg13g2_buf_1)
     1    0.008272    0.034505    0.070805    0.625399 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.034506    0.000252    0.625651 v sine_out[21] (out)
                                              0.625651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.625651   data arrival time
---------------------------------------------------------------------------------------------
                                              5.375652   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012684    0.060346    0.192284    0.340493 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060349    0.000518    0.341011 ^ fanout61/A (sg13g2_buf_8)
     6    0.035118    0.031454    0.088570    0.429581 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.031946    0.003367    0.432949 ^ fanout60/A (sg13g2_buf_8)
     8    0.031942    0.028919    0.073931    0.506880 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029012    0.001650    0.508530 ^ _275_/A (sg13g2_nor2_1)
     1    0.005270    0.028054    0.038882    0.547412 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028059    0.000360    0.547772 v output30/A (sg13g2_buf_1)
     1    0.010001    0.039847    0.078710    0.626482 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.039850    0.000374    0.626856 v sine_out[3] (out)
                                              0.626856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.626856   data arrival time
---------------------------------------------------------------------------------------------
                                              5.376856   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026829    0.001649    0.521388 v _180_/A (sg13g2_nand2_1)
     1    0.002952    0.023280    0.030691    0.552079 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.023280    0.000113    0.552191 ^ output24/A (sg13g2_buf_1)
     1    0.009131    0.045734    0.075362    0.627553 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.045735    0.000313    0.627866 ^ sine_out[28] (out)
                                              0.627866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.627866   data arrival time
---------------------------------------------------------------------------------------------
                                              5.377866   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032686    0.002323    0.448698 ^ fanout57/A (sg13g2_buf_8)
     8    0.031712    0.028845    0.074175    0.522873 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028938    0.001657    0.524529 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004966    0.024168    0.034268    0.558797 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.024174    0.000350    0.559147 v output13/A (sg13g2_buf_1)
     1    0.008347    0.034846    0.073038    0.632185 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.034847    0.000256    0.632441 v sine_out[18] (out)
                                              0.632441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.632441   data arrival time
---------------------------------------------------------------------------------------------
                                              5.382442   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032686    0.002323    0.448698 ^ fanout57/A (sg13g2_buf_8)
     8    0.031712    0.028845    0.074175    0.522873 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028940    0.001677    0.524550 ^ _167_/A (sg13g2_nor2_1)
     1    0.004784    0.026834    0.037696    0.562246 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026835    0.000325    0.562570 v output19/A (sg13g2_buf_1)
     1    0.008879    0.036441    0.075314    0.637884 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036452    0.000600    0.638484 v sine_out[23] (out)
                                              0.638484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.638484   data arrival time
---------------------------------------------------------------------------------------------
                                              5.388484   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026826    0.001620    0.521359 v _175_/A (sg13g2_nand2_1)
     1    0.005292    0.031831    0.037534    0.558893 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.031849    0.000367    0.559261 ^ output22/A (sg13g2_buf_1)
     1    0.009964    0.049219    0.081455    0.640715 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.049221    0.000372    0.641087 ^ sine_out[26] (out)
                                              0.641087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.641087   data arrival time
---------------------------------------------------------------------------------------------
                                              5.391087   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026835    0.001706    0.521445 v _172_/A (sg13g2_nand2_1)
     1    0.006172    0.035142    0.040121    0.561566 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035164    0.000417    0.561983 ^ output21/A (sg13g2_buf_1)
     1    0.009178    0.046233    0.080604    0.642587 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.046234    0.000315    0.642902 ^ sine_out[25] (out)
                                              0.642902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.642902   data arrival time
---------------------------------------------------------------------------------------------
                                              5.392902   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026835    0.001710    0.521450 v _170_/A (sg13g2_nand2_1)
     1    0.006332    0.035760    0.040572    0.562022 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.035770    0.000453    0.562475 ^ output20/A (sg13g2_buf_1)
     1    0.009046    0.045663    0.080345    0.642820 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.045671    0.000612    0.643432 ^ sine_out[24] (out)
                                              0.643432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643432   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393432   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026778    0.000798    0.520537 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004561    0.033879    0.041266    0.561804 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033886    0.000319    0.562123 ^ output23/A (sg13g2_buf_1)
     1    0.009533    0.047586    0.081084    0.643207 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.047588    0.000340    0.643547 ^ sine_out[27] (out)
                                              0.643547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643547   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393547   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031652    0.000874    0.333153 v fanout72/A (sg13g2_buf_8)
     7    0.031743    0.027095    0.079618    0.412771 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.027105    0.000910    0.413681 v _215_/C (sg13g2_nand3_1)
     2    0.008118    0.045679    0.055475    0.469155 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.045688    0.000489    0.469644 ^ _284_/B (sg13g2_and2_1)
     1    0.006243    0.038059    0.097576    0.567220 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038070    0.000587    0.567807 ^ output7/A (sg13g2_buf_1)
     1    0.008675    0.044287    0.080259    0.648066 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.044295    0.000580    0.648646 ^ sine_out[12] (out)
                                              0.648646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.648646   data arrival time
---------------------------------------------------------------------------------------------
                                              5.398646   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012166    0.038411    0.187069    0.335594 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038455    0.000899    0.336493 ^ fanout72/A (sg13g2_buf_8)
     7    0.033065    0.029703    0.077535    0.414028 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029810    0.001722    0.415750 ^ _140_/B (sg13g2_nor2_2)
     5    0.021751    0.042131    0.050321    0.466072 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.042154    0.000597    0.466669 v _144_/A (sg13g2_nand2_1)
     2    0.009804    0.051884    0.056606    0.523274 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.051887    0.000293    0.523568 ^ _145_/B (sg13g2_nand2_1)
     1    0.003298    0.033683    0.055621    0.579189 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.033683    0.000126    0.579315 v output9/A (sg13g2_buf_1)
     1    0.009014    0.037007    0.078541    0.657856 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.037019    0.000635    0.658491 v sine_out[14] (out)
                                              0.658491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.658491   data arrival time
---------------------------------------------------------------------------------------------
                                              5.408491   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029895    0.003126    0.447438 ^ _255_/A (sg13g2_nor4_1)
     1    0.004317    0.034357    0.042787    0.490224 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034358    0.000322    0.490547 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004855    0.065428    0.067965    0.558512 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.065428    0.000333    0.558845 ^ output4/A (sg13g2_buf_1)
     1    0.011427    0.055739    0.100144    0.658988 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.055743    0.000485    0.659473 ^ sine_out[0] (out)
                                              0.659473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659473   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409473   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029685    0.002066    0.446378 ^ _130_/B (sg13g2_nor2_1)
     2    0.010723    0.040965    0.048755    0.495134 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040970    0.000368    0.495502 v _136_/B (sg13g2_nand2b_2)
     4    0.015000    0.042461    0.047510    0.543012 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042468    0.000446    0.543457 ^ _278_/A (sg13g2_nor2_1)
     1    0.004719    0.029245    0.042698    0.586155 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.029246    0.000302    0.586457 v output33/A (sg13g2_buf_1)
     1    0.010271    0.040853    0.079287    0.665744 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.040952    0.001445    0.667189 v sine_out[6] (out)
                                              0.667189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667189   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417189   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029685    0.002066    0.446378 ^ _130_/B (sg13g2_nor2_1)
     2    0.010723    0.040965    0.048755    0.495134 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040970    0.000368    0.495502 v _136_/B (sg13g2_nand2b_2)
     4    0.015000    0.042461    0.047510    0.543012 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042491    0.000894    0.543905 ^ _279_/A (sg13g2_nor2_1)
     1    0.006514    0.034015    0.047128    0.591033 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.034064    0.000811    0.591845 v output34/A (sg13g2_buf_1)
     1    0.009211    0.037588    0.079244    0.671089 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037598    0.000591    0.671680 v sine_out[7] (out)
                                              0.671680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.671680   data arrival time
---------------------------------------------------------------------------------------------
                                              5.421680   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029685    0.002066    0.446378 ^ _130_/B (sg13g2_nor2_1)
     2    0.010723    0.040965    0.048755    0.495134 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040970    0.000368    0.495502 v _136_/B (sg13g2_nand2b_2)
     4    0.015000    0.042461    0.047510    0.543012 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042491    0.000889    0.543901 ^ _277_/A (sg13g2_nor2_1)
     1    0.007292    0.036203    0.049097    0.592997 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.036239    0.000875    0.593872 v output32/A (sg13g2_buf_1)
     1    0.010333    0.040989    0.082677    0.676549 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.041022    0.001059    0.677608 v sine_out[5] (out)
                                              0.677608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.677608   data arrival time
---------------------------------------------------------------------------------------------
                                              5.427608   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029685    0.002066    0.446378 ^ _130_/B (sg13g2_nor2_1)
     2    0.010723    0.040965    0.048755    0.495134 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040970    0.000368    0.495502 v _136_/B (sg13g2_nand2b_2)
     4    0.015000    0.042461    0.047510    0.543012 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042492    0.000896    0.543908 ^ _276_/A (sg13g2_nor2_1)
     1    0.007807    0.037635    0.050567    0.594475 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.037662    0.000513    0.594988 v output31/A (sg13g2_buf_1)
     1    0.010595    0.041801    0.083918    0.678906 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.041835    0.001091    0.679997 v sine_out[4] (out)
                                              0.679997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.679997   data arrival time
---------------------------------------------------------------------------------------------
                                              5.429997   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029323    0.001947    0.441188 v _183_/B (sg13g2_and2_1)
     2    0.007279    0.032683    0.082155    0.523343 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032684    0.000228    0.523570 v _186_/A1 (sg13g2_a21oi_1)
     1    0.004030    0.046183    0.069457    0.593028 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.046183    0.000281    0.593309 ^ output27/A (sg13g2_buf_1)
     1    0.009695    0.048459    0.086726    0.680035 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.048467    0.000640    0.680674 ^ sine_out[30] (out)
                                              0.680674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.680674   data arrival time
---------------------------------------------------------------------------------------------
                                              5.430675   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526    0.148017 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012827    0.060782    0.192755    0.340772 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.060797    0.000945    0.341718 ^ fanout69/A (sg13g2_buf_8)
     8    0.035952    0.031865    0.089230    0.430947 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.032154    0.002469    0.433417 ^ _125_/A (sg13g2_inv_2)
     3    0.018747    0.036066    0.042811    0.476228 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.036080    0.000586    0.476814 v _161_/A (sg13g2_nand2_2)
     3    0.018761    0.049212    0.051283    0.528097 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.049330    0.001923    0.530019 ^ _280_/A2 (sg13g2_a21oi_1)
     1    0.004438    0.035764    0.070013    0.600032 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035765    0.000302    0.600334 v output36/A (sg13g2_buf_1)
     1    0.009210    0.037636    0.079906    0.680240 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.037649    0.000653    0.680893 v sine_out[9] (out)
                                              0.680893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.680893   data arrival time
---------------------------------------------------------------------------------------------
                                              5.430893   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029358    0.002141    0.441382 v _181_/B (sg13g2_and2_1)
     4    0.017247    0.062003    0.107027    0.548409 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.062006    0.000486    0.548895 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003431    0.036139    0.049022    0.597917 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.036139    0.000130    0.598047 ^ output29/A (sg13g2_buf_1)
     1    0.010327    0.050653    0.084146    0.682193 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.050666    0.000784    0.682977 ^ sine_out[32] (out)
                                              0.682977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.682977   data arrival time
---------------------------------------------------------------------------------------------
                                              5.432977   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029323    0.001947    0.441188 v _183_/B (sg13g2_and2_1)
     2    0.007279    0.032683    0.082155    0.523343 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032683    0.000222    0.523564 v _184_/A2 (sg13g2_a21oi_1)
     1    0.003877    0.045385    0.076971    0.600535 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.045386    0.000268    0.600804 ^ output25/A (sg13g2_buf_1)
     1    0.008691    0.044550    0.083421    0.684225 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.044558    0.000608    0.684832 ^ sine_out[29] (out)
                                              0.684832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.684832   data arrival time
---------------------------------------------------------------------------------------------
                                              5.434832   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029891    0.003109    0.447421 ^ _143_/A (sg13g2_nor2_1)
     2    0.008968    0.038676    0.048056    0.495477 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.038690    0.000561    0.496038 v _147_/A (sg13g2_nand2_1)
     2    0.008533    0.046361    0.051401    0.547439 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.046363    0.000242    0.547682 ^ _149_/B (sg13g2_nand2_1)
     1    0.004711    0.040088    0.059851    0.607533 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.040091    0.000338    0.607871 v output10/A (sg13g2_buf_1)
     1    0.008246    0.034946    0.079581    0.687451 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.034947    0.000250    0.687701 v sine_out[15] (out)
                                              0.687701   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.687701   data arrival time
---------------------------------------------------------------------------------------------
                                              5.437701   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085116    0.002317    0.422716 v fanout65/A (sg13g2_buf_8)
     8    0.039204    0.031209    0.107485    0.530202 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031485    0.002283    0.532485 v _139_/A1 (sg13g2_a21oi_1)
     1    0.004470    0.052976    0.071631    0.604115 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052976    0.000325    0.604440 ^ output8/A (sg13g2_buf_1)
     1    0.008971    0.045840    0.087522    0.691962 ^ output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.045848    0.000604    0.692567 ^ sine_out[13] (out)
                                              0.692567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.692567   data arrival time
---------------------------------------------------------------------------------------------
                                              5.442567   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002706    0.023263    0.163458    0.311665 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023263    0.000105    0.311770 ^ fanout68/A (sg13g2_buf_1)
     4    0.025779    0.111172    0.122783    0.434554 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.111246    0.002359    0.436913 ^ fanout65/A (sg13g2_buf_8)
     8    0.039988    0.035847    0.112994    0.549907 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.036073    0.002307    0.552214 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.005138    0.037509    0.063954    0.616167 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.037518    0.000350    0.616517 v output5/A (sg13g2_buf_1)
     1    0.009567    0.038731    0.081524    0.698041 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.038744    0.000684    0.698726 v sine_out[10] (out)
                                              0.698726   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.698726   data arrival time
---------------------------------------------------------------------------------------------
                                              5.448726   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224937    0.000726    1.080099 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007665    0.084854    0.137271    1.217370 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084854    0.000235    1.217605 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005342    0.090735    0.121964    1.339568 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.090735    0.000411    1.339979 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004325    0.056271    0.082190    1.422169 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056272    0.000325    1.422494 v _273_/A (sg13g2_nor2_1)
     1    0.005628    0.071033    0.081023    1.503517 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.071034    0.000407    1.503924 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004316    0.058147    0.071505    1.575428 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058148    0.000278    1.575706 v output15/A (sg13g2_buf_1)
     1    0.010768    0.042801    0.093466    1.669172 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.042805    0.000432    1.669604 v sine_out[1] (out)
                                              1.669604   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.669604   data arrival time
---------------------------------------------------------------------------------------------
                                             18.080395   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083151    0.001344    0.892880 ^ _140_/A (sg13g2_nor2_2)
     5    0.021751    0.056961    0.081250    0.974131 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.056981    0.001013    0.975144 v _224_/B (sg13g2_nand2_1)
     2    0.006763    0.046123    0.057584    1.032727 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.046138    0.000477    1.033204 ^ _243_/C (sg13g2_nand3_1)
     2    0.007068    0.083349    0.103325    1.136529 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.083349    0.000222    1.136751 v _247_/A2 (sg13g2_o21ai_1)
     1    0.004864    0.090345    0.110927    1.247678 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.090345    0.000357    1.248036 ^ _248_/C (sg13g2_nor3_1)
     1    0.003406    0.037901    0.053042    1.301078 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.037901    0.000138    1.301216 v _255_/B (sg13g2_nor4_1)
     1    0.004443    0.134858    0.158145    1.459361 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.134858    0.000333    1.459695 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.004796    0.074281    0.087423    1.547118 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.074281    0.000327    1.547445 v output4/A (sg13g2_buf_1)
     1    0.011427    0.045102    0.102001    1.649446 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.045106    0.000485    1.649931 v sine_out[0] (out)
                                              1.649931   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.649931   data arrival time
---------------------------------------------------------------------------------------------
                                             18.100069   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207242    0.000905    1.105455 v _138_/B (sg13g2_nor2_1)
     2    0.008337    0.111973    0.131302    1.236757 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.112012    0.000261    1.237019 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.054567    0.092310    1.329328 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.054568    0.000320    1.329648 v output8/A (sg13g2_buf_1)
     1    0.008971    0.037382    0.087387    1.417035 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.037392    0.000604    1.417639 v sine_out[13] (out)
                                              1.417639   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.417639   data arrival time
---------------------------------------------------------------------------------------------
                                             18.332359   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224941    0.001095    1.080468 ^ _185_/B (sg13g2_nor2_2)
     5    0.021966    0.089695    0.119179    1.199647 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.089733    0.001660    1.201307 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003431    0.079083    0.103029    1.304336 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.079083    0.000130    1.304466 ^ output29/A (sg13g2_buf_1)
     1    0.010327    0.051729    0.102621    1.407087 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.051741    0.000784    1.407871 ^ sine_out[32] (out)
                                              1.407871   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.407871   data arrival time
---------------------------------------------------------------------------------------------
                                             18.342129   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224941    0.001095    1.080468 ^ _185_/B (sg13g2_nor2_2)
     5    0.021966    0.089695    0.119179    1.199647 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.089733    0.001658    1.201304 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004030    0.065645    0.098978    1.300282 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.065645    0.000281    1.300564 ^ output27/A (sg13g2_buf_1)
     1    0.009695    0.048966    0.095093    1.395657 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.048975    0.000640    1.396296 ^ sine_out[30] (out)
                                              1.396296   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.396296   data arrival time
---------------------------------------------------------------------------------------------
                                             18.353703   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207242    0.000905    1.105455 v _138_/B (sg13g2_nor2_1)
     2    0.008337    0.111973    0.131302    1.236757 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.112014    0.000456    1.237214 ^ _279_/B (sg13g2_nor2_1)
     1    0.006514    0.043363    0.065120    1.302333 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.043408    0.000812    1.303145 v output34/A (sg13g2_buf_1)
     1    0.009211    0.037810    0.083237    1.386382 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037820    0.000591    1.386973 v sine_out[7] (out)
                                              1.386973   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.386973   data arrival time
---------------------------------------------------------------------------------------------
                                             18.363028   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207241    0.000828    1.105378 v _156_/B (sg13g2_nand2b_1)
     2    0.008767    0.081146    0.108084    1.213462 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.081146    0.000286    1.213748 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004966    0.053687    0.084667    1.298415 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.053688    0.000350    1.298765 v output13/A (sg13g2_buf_1)
     1    0.008347    0.035577    0.085626    1.384391 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.035578    0.000256    1.384647 v sine_out[18] (out)
                                              1.384647   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.384647   data arrival time
---------------------------------------------------------------------------------------------
                                             18.365353   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224940    0.001023    1.080396 ^ _147_/B (sg13g2_nand2_1)
     2    0.008150    0.079829    0.122318    1.202714 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.079829    0.000409    1.203123 v _275_/B (sg13g2_nor2_1)
     1    0.005328    0.070550    0.080755    1.283878 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.070552    0.000366    1.284244 ^ output30/A (sg13g2_buf_1)
     1    0.010001    0.050347    0.098205    1.382449 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.050348    0.000374    1.382823 ^ sine_out[3] (out)
                                              1.382823   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.382823   data arrival time
---------------------------------------------------------------------------------------------
                                             18.367176   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224941    0.001095    1.080468 ^ _185_/B (sg13g2_nor2_2)
     5    0.021966    0.089695    0.119179    1.199647 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.089713    0.001169    1.200815 v _278_/B (sg13g2_nor2_1)
     1    0.004778    0.068526    0.080458    1.281274 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.068526    0.000307    1.281581 ^ output33/A (sg13g2_buf_1)
     1    0.010271    0.051233    0.097572    1.379152 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.051323    0.001447    1.380599 ^ sine_out[6] (out)
                                              1.380599   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.380599   data arrival time
---------------------------------------------------------------------------------------------
                                             18.369400   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207241    0.000828    1.105378 v _156_/B (sg13g2_nand2b_1)
     2    0.008767    0.081146    0.108084    1.213462 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.081147    0.000471    1.213933 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004502    0.046294    0.074088    1.288021 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.046295    0.000314    1.288335 v output23/A (sg13g2_buf_1)
     1    0.009533    0.038876    0.085371    1.373705 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.038879    0.000340    1.374045 v sine_out[27] (out)
                                              1.374045   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.374045   data arrival time
---------------------------------------------------------------------------------------------
                                             18.375954   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027086    0.000765    0.875945 v _141_/A (sg13g2_or2_1)
     3    0.014903    0.062390    0.135400    1.011345 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.062401    0.000825    1.012170 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009166    0.125296    0.133659    1.145828 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.125296    0.000479    1.146307 ^ _174_/B (sg13g2_nand2_1)
     1    0.004648    0.048944    0.083065    1.229372 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.048950    0.000329    1.229700 v _175_/B (sg13g2_nand2_1)
     1    0.005292    0.039436    0.049919    1.279619 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.039437    0.000367    1.279987 ^ output22/A (sg13g2_buf_1)
     1    0.009964    0.049412    0.084718    1.364704 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.049413    0.000371    1.365076 ^ sine_out[26] (out)
                                              1.365076   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.365076   data arrival time
---------------------------------------------------------------------------------------------
                                             18.384924   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224940    0.001023    1.080396 ^ _147_/B (sg13g2_nand2_1)
     2    0.008150    0.079829    0.122318    1.202714 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.079829    0.000230    1.202943 v _149_/B (sg13g2_nand2_1)
     1    0.004770    0.043616    0.059649    1.262592 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.043617    0.000344    1.262936 ^ output10/A (sg13g2_buf_1)
     1    0.008246    0.042852    0.081537    1.344473 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.042853    0.000250    1.344723 ^ sine_out[15] (out)
                                              1.344723   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.344723   data arrival time
---------------------------------------------------------------------------------------------
                                             18.405275   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109604    0.001114    1.018496 ^ _152_/B (sg13g2_nor2_2)
     4    0.015612    0.049793    0.073114    1.091610 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049809    0.000824    1.092433 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004406    0.123069    0.136746    1.229180 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.123069    0.000317    1.229497 ^ output12/A (sg13g2_buf_1)
     1    0.009004    0.047970    0.113597    1.343094 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.047976    0.000581    1.343675 ^ sine_out[17] (out)
                                              1.343675   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.343675   data arrival time
---------------------------------------------------------------------------------------------
                                             18.406324   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031755    0.003267    0.785553 ^ fanout74/A (sg13g2_buf_1)
     4    0.018584    0.083119    0.105983    0.891536 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083146    0.001232    0.892768 ^ _137_/B (sg13g2_nand3_1)
     5    0.022659    0.207237    0.211781    1.104550 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207242    0.000914    1.105464 v _166_/A (sg13g2_nor2_1)
     1    0.004815    0.076946    0.108949    1.214413 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.076946    0.000197    1.214610 ^ _167_/B (sg13g2_nor2_1)
     1    0.004784    0.032404    0.049622    1.264231 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032405    0.000325    1.264556 v output19/A (sg13g2_buf_1)
     1    0.008879    0.036576    0.077693    1.342249 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036587    0.000600    1.342849 v sine_out[23] (out)
                                              1.342849   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.342849   data arrival time
---------------------------------------------------------------------------------------------
                                             18.407150   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109593    0.000620    1.018001 ^ _144_/A (sg13g2_nand2_1)
     2    0.009421    0.077146    0.098631    1.116632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077177    0.000523    1.117155 v _212_/B (sg13g2_nor2_1)
     2    0.010261    0.106792    0.110915    1.228070 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106797    0.000582    1.228652 ^ output26/A (sg13g2_buf_1)
     1    0.010411    0.052857    0.113385    1.342036 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.052859    0.000406    1.342443 ^ sine_out[2] (out)
                                              1.342443   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.342443   data arrival time
---------------------------------------------------------------------------------------------
                                             18.407557   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031795    0.003410    0.785697 ^ fanout73/A (sg13g2_buf_8)
     8    0.032718    0.029269    0.074220    0.859917 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029342    0.001444    0.861361 ^ _132_/A (sg13g2_nand2_2)
     4    0.017196    0.062166    0.066378    0.927739 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062226    0.001577    0.929317 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017324    0.200553    0.191902    1.121218 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200561    0.000998    1.122217 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.005138    0.069504    0.118230    1.240446 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.069505    0.000350    1.240796 v output5/A (sg13g2_buf_1)
     1    0.009567    0.039481    0.095202    1.335998 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.039494    0.000684    1.336683 v sine_out[10] (out)
                                              1.336683   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.336683   data arrival time
---------------------------------------------------------------------------------------------
                                             18.413317   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031633    0.000318    0.332596 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009702    0.056439    0.396048    0.728645 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056439    0.000788    0.729432 v fanout71/A (sg13g2_buf_8)
     8    0.036121    0.029314    0.093055    0.822487 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029339    0.001374    0.823861 v _126_/A (sg13g2_inv_1)
     3    0.015945    0.072249    0.067667    0.891528 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.072272    0.001073    0.892601 ^ _161_/B (sg13g2_nand2_2)
     3    0.018340    0.068307    0.089916    0.982517 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.068396    0.002008    0.984525 v _177_/B (sg13g2_nand2_1)
     3    0.011224    0.064591    0.076827    1.061353 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064593    0.000311    1.061663 ^ _179_/A (sg13g2_nand2_1)
     2    0.008374    0.064375    0.077959    1.139622 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064379    0.000434    1.140056 v _281_/B (sg13g2_nor2_1)
     1    0.007184    0.081623    0.087071    1.227127 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.081640    0.000906    1.228033 ^ output35/A (sg13g2_buf_1)
     1    0.009417    0.048321    0.101106    1.329139 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.048330    0.000672    1.329811 ^ sine_out[8] (out)
                                              1.329811   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.329811   data arrival time
---------------------------------------------------------------------------------------------
                                             18.420189   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031795    0.003410    0.785697 ^ fanout73/A (sg13g2_buf_8)
     8    0.032718    0.029269    0.074220    0.859917 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029342    0.001444    0.861361 ^ _132_/A (sg13g2_nand2_2)
     4    0.017196    0.062166    0.066378    0.927739 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062226    0.001577    0.929317 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017324    0.200553    0.191902    1.121218 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200562    0.001113    1.122331 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003819    0.072480    0.107749    1.230080 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.072480    0.000263    1.230343 v output25/A (sg13g2_buf_1)
     1    0.008691    0.037011    0.094319    1.324662 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.037022    0.000608    1.325270 v sine_out[29] (out)
                                              1.325270   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.325270   data arrival time
---------------------------------------------------------------------------------------------
                                             18.424730   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031795    0.003410    0.785697 ^ fanout73/A (sg13g2_buf_8)
     8    0.032718    0.029269    0.074220    0.859917 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029342    0.001444    0.861361 ^ _132_/A (sg13g2_nand2_2)
     4    0.017196    0.062166    0.066378    0.927739 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062226    0.001577    0.929317 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017324    0.200553    0.191902    1.121218 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200562    0.001119    1.122337 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003189    0.060280    0.107749    1.230086 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.060280    0.000227    1.230313 v output17/A (sg13g2_buf_1)
     1    0.008272    0.035523    0.088251    1.318564 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035524    0.000252    1.318816 v sine_out[21] (out)
                                              1.318816   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.318816   data arrival time
---------------------------------------------------------------------------------------------
                                             18.431183   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224936    0.000603    1.079976 ^ _171_/A (sg13g2_nand2_1)
     1    0.003232    0.064055    0.086247    1.166223 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.064055    0.000128    1.166351 v _172_/B (sg13g2_nand2_1)
     1    0.006172    0.045386    0.058439    1.224790 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.045387    0.000417    1.225207 ^ output21/A (sg13g2_buf_1)
     1    0.009178    0.046507    0.084996    1.310203 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.046508    0.000315    1.310518 ^ sine_out[25] (out)
                                              1.310518   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.310518   data arrival time
---------------------------------------------------------------------------------------------
                                             18.439482   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003623    0.026515    0.166324    0.314853 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026515    0.000255    0.315107 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009674    0.058440    0.378935    0.694043 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.000786    0.694828 ^ fanout75/A (sg13g2_buf_8)
     6    0.034936    0.031253    0.087458    0.782287 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031795    0.003410    0.785697 ^ fanout73/A (sg13g2_buf_8)
     8    0.032718    0.029269    0.074220    0.859917 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029342    0.001444    0.861361 ^ _132_/A (sg13g2_nand2_2)
     4    0.017196    0.062166    0.066378    0.927739 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062226    0.001577    0.929317 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017324    0.200553    0.191902    1.121218 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200561    0.001031    1.122249 ^ _276_/B (sg13g2_nor2_1)
     1    0.007807    0.062191    0.088978    1.211228 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.062194    0.000513    1.211741 v output31/A (sg13g2_buf_1)
     1    0.010595    0.042350    0.094431    1.306172 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.042385    0.001091    1.307262 v sine_out[4] (out)
                                              1.307262   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.307262   data arrival time
---------------------------------------------------------------------------------------------
                                             18.442738   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109604    0.001114    1.018496 ^ _152_/B (sg13g2_nor2_2)
     4    0.015612    0.049793    0.073114    1.091610 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049798    0.000513    1.092123 v _283_/A2 (sg13g2_a21oi_1)
     1    0.005153    0.077168    0.090862    1.182985 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.077168    0.000348    1.183333 ^ output6/A (sg13g2_buf_1)
     1    0.009456    0.048354    0.099348    1.282681 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.048362    0.000622    1.283303 ^ sine_out[11] (out)
                                              1.283303   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.283303   data arrival time
---------------------------------------------------------------------------------------------
                                             18.466698   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109604    0.001114    1.018496 ^ _152_/B (sg13g2_nor2_2)
     4    0.015612    0.049793    0.073114    1.091610 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049798    0.000508    1.092118 v _277_/B (sg13g2_nor2_1)
     1    0.007351    0.080508    0.083202    1.175320 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.080524    0.000887    1.176207 ^ output32/A (sg13g2_buf_1)
     1    0.010333    0.051782    0.103147    1.279353 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.051807    0.001059    1.280413 ^ sine_out[5] (out)
                                              1.280413   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.280413   data arrival time
---------------------------------------------------------------------------------------------
                                             18.469587   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031633    0.000318    0.332596 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009702    0.056439    0.396048    0.728645 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056439    0.000788    0.729432 v fanout71/A (sg13g2_buf_8)
     8    0.036121    0.029314    0.093055    0.822487 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029339    0.001374    0.823861 v _126_/A (sg13g2_inv_1)
     3    0.015945    0.072249    0.067667    0.891528 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.072272    0.001073    0.892601 ^ _161_/B (sg13g2_nand2_2)
     3    0.018340    0.068307    0.089916    0.982517 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.068396    0.002008    0.984525 v _177_/B (sg13g2_nand2_1)
     3    0.011224    0.064591    0.076827    1.061353 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064593    0.000311    1.061663 ^ _179_/A (sg13g2_nand2_1)
     2    0.008374    0.064375    0.077959    1.139622 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064376    0.000246    1.139868 v _180_/B (sg13g2_nand2_1)
     1    0.002952    0.034314    0.048025    1.187893 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034314    0.000113    1.188005 ^ output24/A (sg13g2_buf_1)
     1    0.009131    0.046029    0.080103    1.268108 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.046030    0.000313    1.268421 ^ sine_out[28] (out)
                                              1.268421   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.268421   data arrival time
---------------------------------------------------------------------------------------------
                                             18.481577   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109604    0.001114    1.018496 ^ _152_/B (sg13g2_nor2_2)
     4    0.015612    0.049793    0.073114    1.091610 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049809    0.000821    1.092431 v _165_/A2 (sg13g2_a21oi_1)
     1    0.002834    0.052329    0.077127    1.169558 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.052329    0.000109    1.169667 ^ output18/A (sg13g2_buf_1)
     1    0.008037    0.042298    0.084668    1.254335 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.042298    0.000237    1.254573 ^ sine_out[22] (out)
                                              1.254573   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.254573   data arrival time
---------------------------------------------------------------------------------------------
                                             18.495426   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109593    0.000620    1.018001 ^ _144_/A (sg13g2_nand2_1)
     2    0.009421    0.077146    0.098631    1.116632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077146    0.000279    1.116911 v _145_/B (sg13g2_nand2_1)
     1    0.003356    0.038317    0.053874    1.170785 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.038317    0.000129    1.170913 ^ output9/A (sg13g2_buf_1)
     1    0.009014    0.045604    0.081319    1.252233 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.045613    0.000635    1.252868 ^ sine_out[14] (out)
                                              1.252868   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.252868   data arrival time
---------------------------------------------------------------------------------------------
                                             18.497131   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027110    0.001579    0.876759 v _158_/B (sg13g2_nor2_1)
     3    0.013499    0.125924    0.112132    0.988890 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.125931    0.000775    0.989666 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003782    0.057293    0.093063    1.082729 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057293    0.000278    1.083007 v _160_/B (sg13g2_nor2_1)
     1    0.004350    0.059549    0.067462    1.150469 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.059549    0.000173    1.150642 ^ output14/A (sg13g2_buf_1)
     1    0.008138    0.042891    0.088060    1.238703 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.042892    0.000244    1.238946 ^ sine_out[19] (out)
                                              1.238946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.238946   data arrival time
---------------------------------------------------------------------------------------------
                                             18.511053   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109603    0.001061    1.018443 ^ _169_/A (sg13g2_nand2_1)
     1    0.003914    0.049754    0.070195    1.088638 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.049754    0.000157    1.088795 v _170_/B (sg13g2_nand2_1)
     1    0.006332    0.043270    0.053460    1.142254 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.043272    0.000453    1.142707 ^ output20/A (sg13g2_buf_1)
     1    0.009046    0.045866    0.083569    1.226276 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.045874    0.000612    1.226889 ^ sine_out[24] (out)
                                              1.226889   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.226889   data arrival time
---------------------------------------------------------------------------------------------
                                             18.523111   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012684    0.060346    0.192284    0.340493 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060346    0.000309    0.340802 ^ hold13/A (sg13g2_dlygate4sd3_1)
     1    0.005670    0.043791    0.382922    0.723724 ^ hold13/X (sg13g2_dlygate4sd3_1)
                                                         net49 (net)
                      0.043791    0.000390    0.724114 ^ fanout63/A (sg13g2_buf_2)
     5    0.029642    0.069864    0.111587    0.835702 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069880    0.001021    0.836723 ^ fanout62/A (sg13g2_buf_8)
     8    0.033450    0.031265    0.092983    0.929706 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031293    0.001590    0.931295 ^ _181_/A (sg13g2_and2_1)
     4    0.017889    0.082927    0.123061    1.054356 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.082936    0.000869    1.055225 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.006224    0.056654    0.073226    1.128451 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.056657    0.000449    1.128899 v output28/A (sg13g2_buf_1)
     1    0.010615    0.042266    0.092238    1.221138 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.042283    0.000808    1.221946 v sine_out[31] (out)
                                              1.221946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.221946   data arrival time
---------------------------------------------------------------------------------------------
                                             18.528055   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031633    0.000318    0.332596 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009702    0.056439    0.396048    0.728645 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056439    0.000788    0.729432 v fanout71/A (sg13g2_buf_8)
     8    0.036121    0.029314    0.093055    0.822487 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029339    0.001374    0.823861 v _126_/A (sg13g2_inv_1)
     3    0.015945    0.072249    0.067667    0.891528 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.072272    0.001073    0.892601 ^ _161_/B (sg13g2_nand2_2)
     3    0.018340    0.068307    0.089916    0.982517 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.068385    0.001877    0.984394 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004497    0.072536    0.093873    1.078267 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.072536    0.000307    1.078574 ^ output36/A (sg13g2_buf_1)
     1    0.009210    0.047288    0.096593    1.175167 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.047298    0.000653    1.175821 ^ sine_out[9] (out)
                                              1.175821   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.175821   data arrival time
---------------------------------------------------------------------------------------------
                                             18.574179   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031633    0.000318    0.332596 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009702    0.056439    0.396048    0.728645 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056439    0.000788    0.729432 v fanout71/A (sg13g2_buf_8)
     8    0.036121    0.029314    0.093055    0.822487 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029339    0.001374    0.823861 v _126_/A (sg13g2_inv_1)
     3    0.015945    0.072249    0.067667    0.891528 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.072272    0.001073    0.892601 ^ _161_/B (sg13g2_nand2_2)
     3    0.018340    0.068307    0.089916    0.982517 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.068423    0.002284    0.984801 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002998    0.055115    0.084936    1.069737 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.055115    0.000115    1.069852 ^ output16/A (sg13g2_buf_1)
     1    0.009093    0.046368    0.088794    1.158646 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.046376    0.000616    1.159261 ^ sine_out[20] (out)
                                              1.159261   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.159261   data arrival time
---------------------------------------------------------------------------------------------
                                             18.590738   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085116    0.002317    0.422716 v fanout65/A (sg13g2_buf_8)
     8    0.039204    0.031209    0.107485    0.530202 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031491    0.002311    0.532513 v fanout64/A (sg13g2_buf_8)
     8    0.031916    0.027147    0.079434    0.611947 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027156    0.000843    0.612790 v _142_/A (sg13g2_or2_1)
     7    0.024837    0.089136    0.163230    0.776020 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.089160    0.001401    0.777421 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004014    0.064257    0.098666    0.876086 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064258    0.000289    0.876376 ^ output11/A (sg13g2_buf_1)
     1    0.008103    0.042896    0.089981    0.966356 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.042897    0.000242    0.966599 ^ sine_out[16] (out)
                                              0.966599   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.966599   data arrival time
---------------------------------------------------------------------------------------------
                                             18.783400   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002706    0.023263    0.163458    0.311665 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023263    0.000105    0.311770 ^ fanout68/A (sg13g2_buf_1)
     4    0.025779    0.111172    0.122783    0.434554 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.111246    0.002359    0.436913 ^ fanout65/A (sg13g2_buf_8)
     8    0.039988    0.035847    0.112994    0.549907 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.036083    0.002365    0.552271 ^ fanout64/A (sg13g2_buf_8)
     8    0.032658    0.029376    0.076051    0.628322 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029620    0.002480    0.630802 ^ _215_/A (sg13g2_nand3_1)
     2    0.008031    0.087957    0.090576    0.721378 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.087961    0.000480    0.721859 v _284_/B (sg13g2_and2_1)
     1    0.006184    0.030853    0.106496    0.828355 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030867    0.000578    0.828933 v output7/A (sg13g2_buf_1)
     1    0.008675    0.035940    0.076544    0.905477 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.035950    0.000580    0.906057 v sine_out[12] (out)
                                              0.906057   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.906057   data arrival time
---------------------------------------------------------------------------------------------
                                             18.843943   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010328    0.029477    0.181776    0.330178 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.029494    0.000508    0.330686 v _127_/A (sg13g2_inv_1)
     1    0.004646    0.028137    0.034148    0.364834 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.028141    0.000310    0.365144 ^ output3/A (sg13g2_buf_1)
     1    0.011118    0.053674    0.083146    0.448290 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.053680    0.000597    0.448887 ^ signB (out)
                                              0.448887   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.448887   data arrival time
---------------------------------------------------------------------------------------------
                                             19.301113   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010453    0.035455    0.184571    0.332974 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.035455    0.000312    0.333285 ^ output2/A (sg13g2_buf_1)
     1    0.008254    0.042592    0.077995    0.411281 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.042595    0.000389    0.411670 ^ sign (out)
                                              0.411670   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.411670   data arrival time
---------------------------------------------------------------------------------------------
                                             19.338329   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028189    0.001951    5.174602 v _289_/A (sg13g2_inv_1)
     1    0.007599    0.039178    0.042416    5.217017 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.039193    0.000616    5.217633 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217633   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226   25.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898211   clock uncertainty
                                  0.000000   24.898211   clock reconvergence pessimism
                                 -0.125458   24.772751   library recovery time
                                             24.772751   data required time
---------------------------------------------------------------------------------------------
                                             24.772751   data required time
                                             -5.217633   data arrival time
---------------------------------------------------------------------------------------------
                                             19.555119   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028181    0.001901    5.174551 v _290_/A (sg13g2_inv_1)
     1    0.007522    0.038879    0.042184    5.216735 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.038894    0.000611    5.217346 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.217346   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272   25.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898256   clock uncertainty
                                  0.000000   24.898256   clock reconvergence pessimism
                                 -0.125345   24.772911   library recovery time
                                             24.772911   data required time
---------------------------------------------------------------------------------------------
                                             24.772911   data required time
                                             -5.217346   data arrival time
---------------------------------------------------------------------------------------------
                                             19.555565   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028194    0.001983    5.174634 v _287_/A (sg13g2_inv_1)
     1    0.006690    0.035663    0.039756    5.214389 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.035675    0.000517    5.214907 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.214907   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526   25.148016 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898016   clock uncertainty
                                  0.000000   24.898016   clock reconvergence pessimism
                                 -0.124317   24.773701   library recovery time
                                             24.773701   data required time
---------------------------------------------------------------------------------------------
                                             24.773701   data required time
                                             -5.214907   data arrival time
---------------------------------------------------------------------------------------------
                                             19.558794   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028196    0.001995    5.174646 v _286_/A (sg13g2_inv_1)
     1    0.006740    0.035856    0.039906    5.214552 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.035868    0.000518    5.215070 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215070   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034   25.148523 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898525   clock uncertainty
                                  0.000000   24.898525   clock reconvergence pessimism
                                 -0.124349   24.774174   library recovery time
                                             24.774174   data required time
---------------------------------------------------------------------------------------------
                                             24.774174   data required time
                                             -5.215070   data arrival time
---------------------------------------------------------------------------------------------
                                             19.559105   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028196    0.001997    5.174647 v _285_/A (sg13g2_inv_1)
     1    0.006500    0.034918    0.039299    5.213946 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.034921    0.000276    5.214222 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.214222   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001037   25.148527 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898529   clock uncertainty
                                  0.000000   24.898529   clock reconvergence pessimism
                                 -0.124085   24.774443   library recovery time
                                             24.774443   data required time
---------------------------------------------------------------------------------------------
                                             24.774443   data required time
                                             -5.214222   data arrival time
---------------------------------------------------------------------------------------------
                                             19.560221   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028216    0.002122    5.174773 v _288_/A (sg13g2_inv_1)
     1    0.006085    0.033338    0.038074    5.212846 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.033341    0.000252    5.213098 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.213098   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001222   25.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898207   clock uncertainty
                                  0.000000   24.898207   clock reconvergence pessimism
                                 -0.123673   24.774534   library recovery time
                                             24.774534   data required time
---------------------------------------------------------------------------------------------
                                             24.774534   data required time
                                             -5.213098   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561436   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028145    0.001627    5.174277 v _291_/A (sg13g2_inv_1)
     1    0.006187    0.033711    0.038351    5.212628 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033714    0.000260    5.212889 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.212889   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000911   25.148401 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898403   clock uncertainty
                                  0.000000   24.898403   clock reconvergence pessimism
                                 -0.123693   24.774710   library recovery time
                                             24.774710   data required time
---------------------------------------------------------------------------------------------
                                             24.774710   data required time
                                             -5.212889   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561821   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028195    0.001994    5.174644 v _129_/A (sg13g2_inv_1)
     1    0.005711    0.031900    0.036954    5.211598 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031914    0.000235    5.211833 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.211833   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917   25.148407 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898407   clock uncertainty
                                  0.000000   24.898407   clock reconvergence pessimism
                                 -0.123168   24.775240   library recovery time
                                             24.775240   data required time
---------------------------------------------------------------------------------------------
                                             24.775240   data required time
                                             -5.211833   data arrival time
---------------------------------------------------------------------------------------------
                                             19.563408   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047836    0.000893    5.084872 v _292_/A (sg13g2_inv_1)
     1    0.007051    0.040599    0.047265    5.132137 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.040611    0.000548    5.132685 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.132685   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001286   25.148270 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898272   clock uncertainty
                                  0.000000   24.898272   clock reconvergence pessimism
                                 -0.125891   24.772381   library recovery time
                                             24.772381   data required time
---------------------------------------------------------------------------------------------
                                             24.772381   data required time
                                             -5.132685   data arrival time
---------------------------------------------------------------------------------------------
                                             19.639694   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140112    0.000309    1.062698 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012844    0.107582    0.140792    1.203490 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107632    0.000962    1.204453 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011027    0.143740    0.170076    1.374529 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.143747    0.000820    1.375348 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010316    0.088735    0.130095    1.505443 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088735    0.000484    1.505927 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007975    0.117430    0.135578    1.641505 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.117433    0.000639    1.642144 ^ _211_/A (sg13g2_xnor2_1)
     1    0.003214    0.064927    0.116421    1.758564 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.064927    0.000204    1.758769 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.002089    0.031383    0.372952    2.131721 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.031383    0.000075    2.131796 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.131796   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272   25.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898256   clock uncertainty
                                  0.000000   24.898256   clock reconvergence pessimism
                                 -0.115903   24.782352   library setup time
                                             24.782352   data required time
---------------------------------------------------------------------------------------------
                                             24.782352   data required time
                                             -2.131796   data arrival time
---------------------------------------------------------------------------------------------
                                             22.650558   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109593    0.000620    1.018001 ^ _144_/A (sg13g2_nand2_1)
     2    0.009421    0.077146    0.098631    1.116632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077177    0.000523    1.117155 v _212_/B (sg13g2_nor2_1)
     2    0.010261    0.106792    0.110915    1.228070 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106797    0.000606    1.228675 ^ _213_/C (sg13g2_nand3_1)
     2    0.012570    0.126427    0.158057    1.386733 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.126478    0.000901    1.387633 v _214_/B (sg13g2_xnor2_1)
     1    0.002730    0.039398    0.119219    1.506853 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.039400    0.000182    1.507035 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002386    0.035269    0.375256    1.882291 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035269    0.000088    1.882379 v _300_/D (sg13g2_dfrbpq_2)
                                              1.882379   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000911   25.148401 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898403   clock uncertainty
                                  0.000000   24.898403   clock reconvergence pessimism
                                 -0.117191   24.781212   library setup time
                                             24.781212   data required time
---------------------------------------------------------------------------------------------
                                             24.781212   data required time
                                             -1.882379   data arrival time
---------------------------------------------------------------------------------------------
                                             22.898834   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029035    0.003174    0.796534 v fanout74/A (sg13g2_buf_1)
     4    0.018161    0.064782    0.098487    0.895021 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064813    0.001317    0.896338 v _140_/A (sg13g2_nor2_2)
     5    0.022540    0.109588    0.121044    1.017382 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.109593    0.000620    1.018001 ^ _144_/A (sg13g2_nand2_1)
     2    0.009421    0.077146    0.098631    1.116632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077177    0.000523    1.117155 v _212_/B (sg13g2_nor2_1)
     2    0.010261    0.106792    0.110915    1.228070 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106797    0.000606    1.228675 ^ _213_/C (sg13g2_nand3_1)
     2    0.012570    0.126427    0.158057    1.386733 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.126475    0.000721    1.387454 v _218_/B1 (sg13g2_o21ai_1)
     1    0.001946    0.058052    0.059309    1.446763 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.058052    0.000069    1.446832 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.004841    0.040626    0.378845    1.825677 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.040626    0.000367    1.826044 ^ _219_/A (sg13g2_inv_1)
     1    0.003887    0.022075    0.033077    1.859121 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022077    0.000252    1.859373 v _301_/D (sg13g2_dfrbpq_1)
                                              1.859373   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001286   25.148270 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898272   clock uncertainty
                                  0.000000   24.898272   clock reconvergence pessimism
                                 -0.112564   24.785707   library setup time
                                             24.785707   data required time
---------------------------------------------------------------------------------------------
                                             24.785707   data required time
                                             -1.859373   data arrival time
---------------------------------------------------------------------------------------------
                                             22.926334   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140112    0.000309    1.062698 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012844    0.107582    0.140792    1.203490 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107632    0.000962    1.204453 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011027    0.143740    0.170076    1.374529 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.143747    0.000820    1.375348 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010316    0.088735    0.130095    1.505443 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088735    0.000369    1.505813 v _208_/B (sg13g2_xor2_1)
     1    0.002659    0.053629    0.113623    1.619436 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053629    0.000097    1.619533 v _298_/D (sg13g2_dfrbpq_1)
                                              1.619533   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226   25.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898211   clock uncertainty
                                  0.000000   24.898211   clock reconvergence pessimism
                                 -0.123931   24.774279   library setup time
                                             24.774279   data required time
---------------------------------------------------------------------------------------------
                                             24.774279   data required time
                                             -1.619533   data arrival time
---------------------------------------------------------------------------------------------
                                             23.154747   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140112    0.000309    1.062698 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012844    0.107582    0.140792    1.203490 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107632    0.000962    1.204453 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011027    0.143740    0.170076    1.374529 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.143749    0.000876    1.375404 ^ _204_/B (sg13g2_xor2_1)
     1    0.002019    0.051731    0.125082    1.500486 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051731    0.000073    1.500558 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.500558   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001222   25.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898207   clock uncertainty
                                  0.000000   24.898207   clock reconvergence pessimism
                                 -0.122576   24.775631   library setup time
                                             24.775631   data required time
---------------------------------------------------------------------------------------------
                                             24.775631   data required time
                                             -1.500558   data arrival time
---------------------------------------------------------------------------------------------
                                             23.275074   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059286    0.000188    0.917940 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005519    0.043362    0.397109    1.315049 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.043362    0.000226    1.315275 v _192_/B (sg13g2_xnor2_1)
     1    0.002425    0.036585    0.087942    1.403216 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.036585    0.000087    1.403303 v _294_/D (sg13g2_dfrbpq_1)
                                              1.403303   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001037   25.148527 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898529   clock uncertainty
                                  0.000000   24.898529   clock reconvergence pessimism
                                 -0.117664   24.780865   library setup time
                                             24.780865   data required time
---------------------------------------------------------------------------------------------
                                             24.780865   data required time
                                             -1.403303   data arrival time
---------------------------------------------------------------------------------------------
                                             23.377562   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140112    0.000309    1.062698 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012844    0.107582    0.140792    1.203490 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107633    0.001010    1.204500 v _200_/A (sg13g2_xor2_1)
     1    0.002001    0.050868    0.122149    1.326648 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050868    0.000075    1.326724 v _296_/D (sg13g2_dfrbpq_1)
                                              1.326724   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526   25.148016 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898016   clock uncertainty
                                  0.000000   24.898016   clock reconvergence pessimism
                                 -0.122813   24.775206   library setup time
                                             24.775206   data required time
---------------------------------------------------------------------------------------------
                                             24.775206   data required time
                                             -1.326724   data arrival time
---------------------------------------------------------------------------------------------
                                             23.448481   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071149    0.000529    0.713387 v fanout55/A (sg13g2_buf_8)
     8    0.039309    0.030791    0.100806    0.814192 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031147    0.002496    0.816688 v _191_/B (sg13g2_xnor2_1)
     2    0.006888    0.059283    0.101063    0.917751 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059293    0.000388    0.918140 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010826    0.140111    0.144249    1.062389 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.140116    0.000636    1.063025 ^ _196_/A (sg13g2_xor2_1)
     1    0.001587    0.051608    0.126177    1.189201 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.051608    0.000061    1.189263 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.189263   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034   25.148523 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.898525   clock uncertainty
                                  0.000000   24.898525   clock reconvergence pessimism
                                 -0.122299   24.776226   library setup time
                                             24.776226   data required time
---------------------------------------------------------------------------------------------
                                             24.776226   data required time
                                             -1.189263   data arrival time
---------------------------------------------------------------------------------------------
                                             23.586964   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002495    0.018470    0.160345    0.308753 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.018470    0.000180    0.308933 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009974    0.057337    0.389683    0.698616 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057337    0.000828    0.699444 v fanout77/A (sg13g2_buf_8)
     7    0.041849    0.031254    0.094783    0.794227 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.031583    0.002221    0.796447 v _128_/A (sg13g2_inv_2)
     5    0.021195    0.050882    0.051260    0.847707 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050889    0.000489    0.848196 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.848196   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001366   25.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095   25.147490 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917   25.148407 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898407   clock uncertainty
                                  0.000000   24.898407   clock reconvergence pessimism
                                 -0.122230   24.776178   library setup time
                                             24.776178   data required time
---------------------------------------------------------------------------------------------
                                             24.776178   data required time
                                             -0.848196   data arrival time
---------------------------------------------------------------------------------------------
                                             23.927982   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028189    0.001951    5.174602 v _289_/A (sg13g2_inv_1)
     1    0.007599    0.039178    0.042416    5.217017 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.039193    0.000616    5.217633 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217633   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226   25.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898211   clock uncertainty
                                  0.000000   24.898211   clock reconvergence pessimism
                                 -0.125458   24.772751   library recovery time
                                             24.772751   data required time
---------------------------------------------------------------------------------------------
                                             24.772751   data required time
                                             -5.217633   data arrival time
---------------------------------------------------------------------------------------------
                                             19.555119   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224937    0.000726    1.080099 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007665    0.084854    0.137271    1.217370 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084854    0.000235    1.217605 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005342    0.090735    0.121964    1.339568 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.090735    0.000411    1.339979 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004325    0.056271    0.082190    1.422169 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056272    0.000325    1.422494 v _273_/A (sg13g2_nor2_1)
     1    0.005628    0.071033    0.081023    1.503517 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.071034    0.000407    1.503924 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004316    0.058147    0.071505    1.575428 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058148    0.000278    1.575706 v output15/A (sg13g2_buf_1)
     1    0.010768    0.042801    0.093466    1.669172 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.042805    0.000432    1.669604 v sine_out[1] (out)
                                              1.669604   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.669604   data arrival time
---------------------------------------------------------------------------------------------
                                             18.080395   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.887343e-05 0.000000e+00 4.615362e-09 1.887804e-05  59.1%
Combinational        2.284598e-07 3.086154e-07 4.208836e-08 5.791635e-07   1.8%
Clock                8.907235e-06 3.560006e-06 2.141074e-09 1.246938e-05  39.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.800912e-05 3.868621e-06 4.884479e-08 3.192659e-05 100.0%
                            87.7%        12.1%         0.2%
Writing metric power__internal__total: 2.8009120796923526e-5
Writing metric power__switching__total: 3.868621206493117e-6
Writing metric power__leakage__total: 4.8844789546365064e-8
Writing metric power__total: 3.1926585506880656e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.25038541393389885
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.148017 source latency _296_/CLK ^
-0.148403 target latency _300_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250385 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.25051134098402844
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.148529 source latency _294_/CLK ^
-0.148017 target latency _296_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250511 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.35623008329226435
nom_typ_1p20V_25C: 0.35623008329226435
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 18.080394582155897
nom_typ_1p20V_25C: 18.080394582155897
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.356230
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 22.650558
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.148017         network latency _296_/CLK
        0.148529 network latency _294_/CLK
---------------
0.148017 0.148529 latency
        0.000511 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.154825         network latency _296_/CLK
        0.155279 network latency _294_/CLK
---------------
0.154825 0.155279 latency
        0.000455 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.35 fmax = 425.63
%OL_END_REPORT
