# Automatically generated by nMigen 0.3.dev203+g74fce87. Do not edit.
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.U$$0.sincos_lookup"
module \sincos_lookup
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:19"
  wire width 12 input 0 \addr
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:20"
  wire width 12 output 1 \sin
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:21"
  wire width 12 output 2 \cos
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 input 3 \clk
  memory width 11 size 1024 \quarter_sin_mem
  cell $meminit $1
    parameter \MEMID "\\quarter_sin_mem"
    parameter \ABITS 11
    parameter \WIDTH 11
    parameter \WORDS 1024
    parameter \PRIORITY 0
    connect \ADDR 11'00000000000
    connect \DATA 11264'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111110111111111101111111111011111111110111111111101111111111011111111110111111111011111111110111111111101111111111011111111110111111111101111111111011111111110011111111100111111111001111111110011111111100111111110111111111101111111111011111111110111111111101111111111010111111110101111111101011111111010111111110011111111100111111111001111111110011111111100011111111000111111110001111111100011111110111111111101111111111011111111110111111111101101111111011011111110110111111101011111111010111111110101111111101001111111010011111110100111111100111111111001111111110011111111100101111111001011111110010111111100011111111000111111110000111111100001111111000011111101111111111011111111110111111111101110111111011101111110110111111101101111111011001111110110011111101100111111010111111110101111111101010111111010101111110100111111101001111111010001111110100011111100111111111001111111110011011111100110111111001011111110010111111100100111111001001111110001111111100011111111000101111110001011111100001111111000011111110000011111100000111110111111111101111111111011110111110111011111101110111111011100111110111001111101101111111011011111110110101111101100111111011001111110110001111101100011111010111111110101101111101011011111010101111110101001111101010011111010011111110100101111101001011111010001111110100001111101000011111001111111110011101111100111011111001101111110011001111100110011111001011111110010101111100101011111001001111110010001111100011111111000111111110001101111100010111111000100111110001001111100001111111000010111110000011111100000111111000000111101111111111011111011110111101111101111011111011110011110111011111101110101111011100111110111001111101110001111011011111110110110111101101011111011010011110110100111101100111111011001011110110001111101100001111010111111110101110111101011101111010110111110101100111101010111111010101011110101001111101010001111010011111110100110111101001011111010010111110100100111101000111111010001011110100001111101000001111001111111110011110111100111011111001110011110011011111100110101111001100111110011000111100101111111001011011110010101111100101001111001001111110010010111100100011111001000011110001111111100011101111000110111110001100111100010111111000101011110001001111100010001111000011111110000110111100001011111000010011110000010111100000011111000000011101111111111011111101110111110111101111100111011110111110111101011101111001111011101111110111011011101110101111011101001110111001111101110010111011100011110110111111101101110111011011011110110110011101101011111011010101110110100011101100111111011001101110110010111101100100111011000101110110000111101100000111010111111110101111011101011100111010110111110101101011101011001111010101111110101011011101010101111010101001110101001011101010001111010100001110100111111101001101111010011001110100101111101001001111010010001110100011111101000101111010001001110100001111101000010111010000001110011111111100111110111001111001110011101111100111010111001110001110011011111100110101111001101001110011001111100110001111001100001110010111111100101101111001011001110010101011100101001111001010001110010011011100100101111001000111110010001011100100001111000111111110001111011100011100111000110111110001100111100011000111000101101110001010111100010100111000100101110001000111100001111111000011101110000110011100001011111000010011110000100011100000110111000001011110000001111100000010111000000001101111111111011111101110111111001101111101011011111001110111101111101111010111011110100110111100101101111000111011101111110111011101101110110011011101010110111010011101110011111011100110110111001001101110001111011100001110110111111101101111011011011100110110110111101101100111011010111110110101101101101010011011010010110110100011101100111111011001101110110011001101100101011011001000110110001111101100010111011000011110110000101101100000011010111110110101111011101011101111010111001110101110001101011011011010110100110101100101101011000111010101111110101011011101010110011010101010110101010001101010011011010100101110101000111101010000111010011111110100111101101001110011010011010110100110001101001011011010010101110100100111101001000111010001111110100011101101000110011010001010110100010001101000011011010000100110100000111101000000111001111111110011111011100111101111001111001110011110001100111011011001110100110011100101100111000011001101110110011011001100110101111001101001110011001111100110010111001100011110011000011100101111111001011101110010110111100101101011001011000110010101101100101010011001010010110010100001100100111011001001100110010010101100100100011001000110110010001001100100001011001000000110001111101100011110011000111011110001110011100011011111000110101110001100111100011000111000101111110001011011100010101111000101001110001001111100010010111000100011110001000011100001111111000011101110000110111100001100011000010110110000101001100001001011000010000110000011101100000110011000001010110000010001100000011011000000100110000000101100000000010111111110101111111001011111101010111110111101111101011011111001110111110001101111011111011110110110111101011101111010011011110011110111100101101111000101011110000010111011110101110111001011101101010111011000101110101101011101001110111010001101110011111011100110110111001011101110010011011100011010111000100101110000101011100000010110111110101101111001011011100110110110111101101101011011011001110110110001101101011101011010110010110101010101101010001011010010110110100011101101000011011001111110110011101101100110101011001100010110010110101100101001011001000110110001111101100011011011000101010110001000101100001101011000010010110000001101011111111010111110110101111011101011110001010111011010101110100101011100011010110111110101101101101011010101010110100010101100110101011001001010110000110101011111101010111011010101101010101011000101010101101010101001110101010001101010011101010100110010101001010101010001111010100010110101000011101010000001010011111010100111100101001110011010011011110100110100101001100101010011000010100101101101001010111010010100010100100110101001001001010010000110100011111101000111001010001101010100011000101000101011010001001110100010000101000011101010000101110100001001101000001111010000010010100000010100111111111001111110110011111010100111110001001111010110011110011100111100001001110111010011101011100111010011001110011110011100100100111000101001101111110011011101100110110101001101100010011010101100110100111001101000010011001110100110010111001100100110011000110100110000111001100000110010111110100101111001001011100110010110111100101101001001011001010010101111100101011011001010101010010101000100101001011001010001010010100000100100111011001001101110010011000100100101101001001001110010010000100100011101001000101110010001001100100001101001000010010010000001100011111101000111110010001111001100011101111000111010010001110001100011011111000110110010001101001100011001111000110010010001100010100010111111000101110010001011010100010101111000101010010001010010100010011111000100110010001001010100010001111000100010110001000010100001111111000011110110000111010100001101111000011010110000110010100001011111000010110110000101010100001001111000010010010000100010100000111111000001110010000011010100000101111000001010010000010010100000011111000000110010000001001100000001111000000010010000000001011111111110111111110001111111001011111101100111111010001111110001011111011100111110101101111101001011111001100111110001101111100001011110111100111101101101111011000011110101100111101001101111010000011110011010111100101001111001000011110001010111100001001110111111011101111010111011101001110110111011101101000111011000101110101111011101011000111010100101110100110011101001000111010000101110011110011100110110111001100001110010101011100100110111001000001110001101011100010100111000011101110000101011100000100110111111101101111100011011110010110111011001101110100011011100010110110111001101101011011011010000110110010101101100011011011000000110101110101101011010011010101110110101010001101010001011010011110110100110001101001001011010001100110100001101101000000011001111010110011101101100111000011001101010110011001001100101111011001011000110010100101100100110011001001000110010000101100011110011000110110110001100001100010101011000100100110000111101100001100011000010010110000011101100000100011000000010101111111001011111011010111110000101111010101011110010010111011110101110110001011101001010111001100101110001101011100001010110111100101101101101011011000010110101010101101001001011001111010110011000101100100101011000110010110000110101100000001010111101010101110100101011011101010110100010101100010101010111001010101100010101010010101010011001010100011010101000000101001110101010011010010100101110101001010001010010001010100011100101000101101010001000010100001010101000001001001111111010011111000100111100101001110110010011100110100111000001001101101010011010100100110011101001100100010011000010100101111001001011011010010110000100101010101001010010010010011110100100110001001001001010010001100100100001101001000000010001111010100011101001000110111010001101000100011000101000101110010001010110100010100001000100101010001000100100001111101000011100010000110010100001011001000010011010000100000100000110101000001001010000001100100000001101000000000001111111010011111101000111110111001111101000011111000100111101110001111010110011110100000111100101001111000100011101111100111011100001110110010011101011000111010011001110100000011100110000111001001001110001100011100001100111000000001101111010011011101000110110111001101101000011011000100110101110001101010110011010100000110100101001101000100011001111000110011011001100110000011001010100110010010001100011110011000110000110001001001100001100011000001100110000000001011111010010111100100101110110001011100110010111000000101101101001011010100010110011100101100100001011000010010101111000101011011001010101110010101010000101010001001010011100010100101100101001000001010001010010100001000100111111001001111000010011100000100110101001001100100010010111100100101100001001010010010010011000100100011001001000000010001110000100011001001000101100010001001100100010000001000011010010000101000100000111001000001000010000000000011111101000111110100001111011100011110100000111100010001110111000011101011000111001110001110010000011100001000110111100001101101100011011000000110101010001101001000011001110000110010110001100100000011000101000110000100001011111100010111100000101110010001011010100010110010000101011110001010110000010101001000101001100001010001100010100000000100111000001001100100010010110000100100110001001000000010001101000100010100001000011000010000011000100000000000111110100001111010000011101110000111010000001110001000011011010000110101000001100111000011001000000110000100001011110000010110110000101011100001010100000010100010000100111000001001011000010010000000100010100001000001000001111100000011101100000111000000001101010000011001000000101111000001010110000010100000000100101000001000100000001111100000011100000000110010000001010100000010010000000011110000000110000000001001000000001100000000001100000000000
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:25"
  wire width 10 \quarter_sin_mem_r_addr
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:25"
  wire width 11 \quarter_sin_mem_r_data
  cell $memrd \sin_rdport
    parameter \MEMID "\\quarter_sin_mem"
    parameter \ABITS 10
    parameter \WIDTH 11
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK \clk
    connect \EN 1'1
    connect \ADDR \quarter_sin_mem_r_addr
    connect \DATA \quarter_sin_mem_r_data
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:26"
  wire width 10 \quarter_sin_mem_r_addr$2
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:26"
  wire width 11 \quarter_sin_mem_r_data$3
  cell $memrd \cos_rdport
    parameter \MEMID "\\quarter_sin_mem"
    parameter \ABITS 10
    parameter \WIDTH 11
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK \clk
    connect \EN 1'1
    connect \ADDR \quarter_sin_mem_r_addr$2
    connect \DATA \quarter_sin_mem_r_data$3
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:29"
  wire width 10 $4
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:29"
  cell $not $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 10
    connect \A \addr [9:0]
    connect \Y $4
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:29"
  wire width 10 $6
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:29"
  cell $mux $7
    parameter \WIDTH 10
    connect \A \addr [9:0]
    connect \B $4
    connect \S \addr [10]
    connect \Y $6
  end
  process $group_0
    assign \quarter_sin_mem_r_addr 10'0000000000
    assign \quarter_sin_mem_r_addr $6
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:29"
  wire width 10 $8
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  wire width 13 $9
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  wire width 13 $10
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 13
    connect \A \addr
    connect \B 11'10000000000
    connect \Y $10
  end
  connect $9 $10
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:29"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 10
    connect \A $9 [11:0] [9:0]
    connect \Y $8
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  wire width 13 $13
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  wire width 13 $14
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  cell $add $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 13
    connect \A \addr
    connect \B 11'10000000000
    connect \Y $14
  end
  connect $13 $14
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:29"
  wire width 10 $16
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  wire width 13 $17
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  wire width 13 $18
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  cell $add $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 13
    connect \A \addr
    connect \B 11'10000000000
    connect \Y $18
  end
  connect $17 $18
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:29"
  cell $mux $20
    parameter \WIDTH 10
    connect \A $13 [11:0] [9:0]
    connect \B $8
    connect \S $17 [11:0] [10]
    connect \Y $16
  end
  process $group_1
    assign \quarter_sin_mem_r_addr$2 10'0000000000
    assign \quarter_sin_mem_r_addr$2 $16
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:31"
  wire width 11 $21
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:31"
  cell $not $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 11
    connect \A \quarter_sin_mem_r_data
    connect \Y $21
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:30"
  wire width 12 $23
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:30"
  cell $mux $24
    parameter \WIDTH 12
    connect \A { 1'1 \quarter_sin_mem_r_data }
    connect \B { 1'0 $21 }
    connect \S \addr [11]
    connect \Y $23
  end
  process $group_2
    assign \sin 12'000000000000
    assign \sin $23
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:31"
  wire width 11 $25
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:31"
  cell $not $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 11
    connect \A \quarter_sin_mem_r_data$3
    connect \Y $25
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:30"
  wire width 12 $27
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  wire width 13 $28
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  wire width 13 $29
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:5"
  cell $add $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 13
    connect \A \addr
    connect \B 11'10000000000
    connect \Y $29
  end
  connect $28 $29
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:30"
  cell $mux $31
    parameter \WIDTH 12
    connect \A { 1'1 \quarter_sin_mem_r_data$3 }
    connect \B { 1'0 $25 }
    connect \S $28 [11:0] [11]
    connect \Y $27
  end
  process $group_3
    assign \cos 12'000000000000
    assign \cos $27
    sync init
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.U$$0"
module \U$$0
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:47"
  wire width 12 output 0 \sin
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:49"
  wire width 32 input 1 \phase_step
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 input 2 \rst
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 input 3 \clk
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:19"
  wire width 12 \sincos_lookup_addr
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:20"
  wire width 12 \sincos_lookup_sin
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:21"
  wire width 12 \sincos_lookup_cos
  cell \sincos_lookup \sincos_lookup
    connect \addr \sincos_lookup_addr
    connect \sin \sincos_lookup_sin
    connect \cos \sincos_lookup_cos
    connect \clk \clk
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:56"
  wire width 32 \phase_acc
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:56"
  wire width 32 \phase_acc$next
  process $group_0
    assign \sincos_lookup_addr 12'000000000000
    assign \sincos_lookup_addr \phase_acc [31:20]
    sync init
  end
  process $group_1
    assign \sin 12'000000000000
    assign \sin \sincos_lookup_sin
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:48"
  wire width 12 \cos
  process $group_2
    assign \cos 12'000000000000
    assign \cos \sincos_lookup_cos
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:65"
  wire width 33 $1
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:65"
  wire width 33 $2
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:65"
  cell $add $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \phase_acc
    connect \B \phase_step
    connect \Y $2
  end
  connect $1 $2
  process $group_3
    assign \phase_acc$next \phase_acc
    assign \phase_acc$next $1 [31:0]
    attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \phase_acc$next 32'00000000000000000000000000000000
    end
    sync init
      update \phase_acc 32'00000000000000000000000000000000
    sync posedge \clk
      update \phase_acc \phase_acc$next
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.U$$1"
module \U$$1
  attribute \src "/Users/lachlansneff/dev/fpga-test/sigma_delta_dac.py:7"
  wire width 12 input 0 \waveform
  attribute \src "/Users/lachlansneff/dev/fpga-test/sigma_delta_dac.py:6"
  wire width 1 output 1 \out
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 input 2 \rst
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 input 3 \clk
  attribute \src "/Users/lachlansneff/dev/fpga-test/sigma_delta_dac.py:12"
  wire width 13 \acc
  attribute \src "/Users/lachlansneff/dev/fpga-test/sigma_delta_dac.py:12"
  wire width 13 \acc$next
  attribute \src "/Users/lachlansneff/dev/fpga-test/sigma_delta_dac.py:14"
  wire width 13 $1
  attribute \src "/Users/lachlansneff/dev/fpga-test/sigma_delta_dac.py:14"
  cell $add $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \acc [11:0]
    connect \B \waveform
    connect \Y $1
  end
  process $group_0
    assign \acc$next \acc
    assign \acc$next $1
    attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \acc$next 13'0000000000000
    end
    sync init
      update \acc 13'0000000000000
    sync posedge \clk
      update \acc \acc$next
  end
  process $group_1
    assign \out 1'0
    assign \out \acc [12]
    sync init
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.U$$2"
module \U$$2
  attribute \src "/Users/lachlansneff/dev/fpga-test/top.py:27"
  wire width 1 output 0 \nco_ctrl__enable
  attribute \src "/Users/lachlansneff/dev/fpga-test/top.py:27"
  wire width 1 \nco_ctrl__enable$next
  attribute \src "/Users/lachlansneff/dev/fpga-test/top.py:31"
  wire width 1 output 1 \led
  attribute \src "/Users/lachlansneff/dev/fpga-test/top.py:31"
  wire width 1 \led$next
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:49"
  wire width 32 output 2 \phase_step
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:49"
  wire width 32 \phase_step$next
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 input 3 \rst
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 input 4 \clk
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:41"
  wire width 1 \resetn
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:42"
  wire width 1 \mem_valid
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:43"
  wire width 1 \mem_ready
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:43"
  wire width 1 \mem_ready$next
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:44"
  wire width 32 \mem_addr
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:45"
  wire width 32 \mem_wdata
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:46"
  wire width 4 \mem_wstrb
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:47"
  wire width 32 \mem_rdata
  cell \picorv32 \picorv32
    parameter \ENABLE_COUNTERS 0
    parameter \LATCHED_MEM_RDATA 1
    parameter \TWO_STAGE_SHIFT 0
    parameter \TWO_CYCLE_ALU 1
    parameter \CATCH_MISALIGN 0
    parameter \CATCH_ILLINSN 0
    parameter \COMPRESSED_ISA 1
    parameter \ENABLE_MUL 1
    parameter \PROGADDR_RESET 1024
    parameter \PROGADDR_IRQ 1040
    connect \clk \clk
    connect \resetn \resetn
    connect \mem_valid \mem_valid
    connect \mem_ready \mem_ready
    connect \mem_addr \mem_addr
    connect \mem_wdata \mem_wdata
    connect \mem_wstrb \mem_wstrb
    connect \mem_rdata \mem_rdata
  end
  memory width 32 size 1271 \mem
  cell $meminit $1
    parameter \MEMID "\\mem"
    parameter \ABITS 11
    parameter \WIDTH 32
    parameter \WORDS 1271
    parameter \PRIORITY 0
    connect \ADDR 11'00000000000
    connect \DATA 40672'0000000000000000000000000000000011110000000000000000000000000000100000001000001010000000100000101000000010000010000000010100000101000100001100101100010101001100110001010001010000000001111101010010001000100011000000000110010100100000001000111001010110110010000000001100011010110110001100110000000111010110000001101011001110010101101101100000000011010110001101101011001100000001110001101000011000110011100101011011101010010101101100100000000011100110101101110011001110010110101110101001011000111110100101100111101000000000111101110011011110110011100101110011111000000010110110001000011010110011100101011010001000000010110110000000010000110011100101011010001000000010110110001011010000110011000000101011100010000101101100110000001001110111000001110011001110010110001000100000001001110110000001100011001110010100000101100000001001110111001101000011001100000010010101110000001010110011000000101011011000000111101100110000001010110110001111110011001110011110101111100000000111101111101101111011001100000000111111110000111110110011000000101101011000000111101100110000001011010110001111101011001110011110001111100000000111011111001101111011001100000000111111101000111100110011000000101011011100000111101100110000001010110111001111100011001100000010110101110011111010110011000000101101011100000011001100110100001001010000010000011100110000000000110001011010001010000011010000100001100001000001100101000000000010000101101000111000001100000000100001100010100010000011000000001100011000101000000000111100011000100010000100010100000110000000100000101000010100111010010001110000010111010101011101010100011100000001100011010100110110001101101101011000110100110001111110111111110101010111011111010000000010100110001101111011001110000000100000101000010100111010110001111001100101010111011111010000000011000101001101111011001110101000000110011110011110010001010101110111110100000000101101101010011110110011000000001101010110001101011000111000000010000010010001010000000110100000001001011110111110011001010101110111110100000000110101011010011110110011000000101101010110000000011000110000000011100111110110110110001101010111111111010000000010110110111101110011001111001111000010011000111101011101000000010000011111100111101100110000000010100110011001110011001111101011001110010000000011000000001101110011001110101000101100011100011100001001000000001111011100110111001100110000000011100111100001100110001101111111111100000000011100110111100011111111010111100111001111010000000010100000001101110011001110101000100101011100011100001001000000010000011100110111001100110000000011101000000001100110001101111111111100000000011100110111000000001111010111111000001100111111111111110111000001111001001110000000000000000000011100110111010011011100001100000000011001111111111111111111111100110001011110110111110011010000000010110110111110001011001100000000101001100111001010110011111101110111010110001000101101101000001010110010000000000110011001100111001100111000000010000010000000010100000101000100001100100100010010100010100001011100011010000101000101101000001010101010100110001010111000000000010101010011010110110011100101010001011000000000000101110111010100010011000000001010011000011001011000110100010100010001101000000011100100000000000100101000010100010011000000001011011001100101011000110000000011110101011010001011001101000101100101011000110101001101000000000101011011100010101100110000000101000011100101111001001100000000011001110111011010110011000000010001010111110101101100110000000000110110110101011001001110001111010011010000000111010110100101110001001100000000001101111101010110010011000000000111011111110110000100110000000011100110011001111011001101000011100000010000000010110111111001100011001100000000101101100001010110110011010000001011100000000101101100110000000111000111110101111011001100000001110001101101011010110011000000000001011010010110000100111010100000101001010001101000000100000000110001101101011000110011000000000000011001000110011000110000000011100000001101110011001111111110000001011000011000010011000000111111111001110101100100111000111101001101000000001110011110010111001100111000110111010001000000001011010011010101101100110000000000010111110101001001001101000000101110000000010110110011000000001110011010010110001100111010100000100001000000001100011110010101101100110100011100000001000000000000011001000110011000110100100001111101111111100000010110000110000100110000001111110111011101011001001111111111111100111000011100010011010000000111010110001110001100110000011010110011110110000110001101010011011111010100010110000101101010000111110100000000101101010110100010110011011111111111000000000101101101110000000001110111010101110110001100000000110001011111010100110011011111111110000000000111000100110000000011100101011100101011001110010110010000100000000011000111001101100011001100000000000101100000011100010011010101100111110101000000110000111000001110110011010001111000000100000000100101111001011010110011111101100000010011001000111000111111111000000111000001001001001100000011111101100111011100010011000101100110000110000010011000010000001001100110000001100011001100000001110001100111011000110011100101100011101000000000010001100101011100010011100101100010011010001110011110011000001100001001000000001100011101110100101100110100000011100100100001110011001110001111011000010000000000010100110101000001001111111111111101001100010010010011100011001100000100000001000001001101010000010011100011001100000100000000100001001101010000010011100011001100000100000000010001001101010000010011100011001100000100000000001001001101010000010011100011001101010100000000000101101101010010010011101000101000100110111000000001111001111111100011100010001010111010000010101010100000000001100110011001111011001100010100000001111000111101100011000000001110010101100111101100111010101010100001100010001011011010000010101100101110011110000001100011111101000100000001000100110100011110110011101000101001110101001000100000010100001010000001101000000101100100000000110001111001011110110011100011101101100100000000111000101101011100110011010000001110010010000111001100110100010011111101000000001100011010010110101100110000100000000100110111000110001111111110000001110000010010010011000000111111011001110111000100110001011001100001000000100000011000000110000100111000001001100001000000100110011000000110001100110000000111000110011101100011001110010110001110100000000001000110010101110001001110010110001001101000111001111001100000110000100100000000110001110111010010110011010000001110010010000111001100111000111101100001000000000001010011010100000100111111111111110100110001001001001110001100110000010000000100000100110101000001001110001100110000010000000010000100110101000001001110001100110000010000000001000100110101000001001110001100110000010000000000100100110101000001001100000000010101111110010010110011111011101100000100010000000101001000001100010011000000010000000100000100101101111111000011110100100011100001001100001111000011110001010010110111001100110011011000000110000100110011001100110011001101100011011101010101010101100000011100010011010101010101010101010110001101110000000000010111110100101001001100010000000001100001111101100011000000010111011011010110000100111100111001010001000000001101011111100110001100111000111110011001010000001001011000000110101100110100000011000110100001100011001100000000111001111011010010110011111110000000111011011100111000110000000001101111111001101011001100000000001100101001011110010011000000011110011101100111001100110100011000000001000000001111011001010111001100111111100000000111110000111110001100000000100100000011111100110011111111100000011010000111100100110000000111100111111001001011001100000000111101110001011110110011000000001000111101101111001100110000000010000100110101000011001100000000000101110101010010010011010000001000111000000100001100110000000011110110000111110011001110101010100111010000001110000101000000001110011001100111101100111000001010000101100011110101110100000001111101101001011110010011000000000001011111010111000100110000000000010111111101100001001100011000000001100000100001100011100011100111010100000001000000000000011000110111000000001110011000000110101100111001011000110110000000001110011110110111001100111001011110111010000001100000111011001000011000110000000001101111111001101011001100000000001100101001011110010011010001110000010101000110000000011010000010111101000000001101011001010110001100111000111101011101000000001111010010010111101100110000000000010110000101001001001101000000110111100000011110110011000000001101011101010111001100110000100000000111110100010110001100000000100100000011111100110011111111100000011010000111100100110000000111100111111001001011001100000000100101110001111100110011010001111000000100000110000001001100100001100011010011100111110111111110000001000000010010010011000000111111011111110100000100110100000011010000000001111011001100000100110101111110001001100011000000111111000000000111100100111100011010111001000000000110011001100110001100110100000011010011100001101011001100000000001111100001011100010011100011100101100100000110000011100000000111011110010101110001001100000000100000000000001100110111000000001110011111101111101100110000000000110011000101111001001100000001110100101101011100010011000000001011010011001110101100110100000011011111000001101011001100000000111011100001111000110011100011100101110100000000111111101101011110110011010000001111010000000111101100110100010001111101000000001110011000010110001100111010100000011001010011100000000100000000100011100001011000110011000000000000010001000110011000110100111100110001111111100000011110000100000100110000001111110111011101111001001100000011010101101000011100010011100000101110000100000011111001101000011010110011000000011111011011110110101100111001011010111010000000000100011011010111000100111001011010111110100011101111100110000011000010010000000011010111011101111011001101000000111001111000011100110011100011110110000100000000000101111101010000010011111111111111011111000111100100111000111111000001000000010000011111010100000100111000111111000001000000001000011111010100000100111000111111000001000000000100011111010100000100111000111111000001000000000010011111010100000100111000111111010001000000000001011001010111100100111010000010100001000000100000011010000110100100111000001011100001000000111110011010000110101100110000000111110110111101101011001110010110101110100000000001000110110101110001001110010110101111101000111011111001100000110000100100000000110101110111011110110011010000001110011110000111001100111000111101100001000000000001011111010100000100111111111111110111110001111001001110001111110000010000000100000111110101000001001110001111110000010000000010000111110101000001001110001111110000010000000001000111110101000001001110001111110000010000000000100111110101000001001100000001110111100110011110110011111001100011000100010000000101111000111100010011000000010000000100000111101101111111000011110111100011111001001100001111000011110001011110110111001100110011011010000110100100110011001100110011001101101011011101010101010101101000011100010011010101010101010101010110101101110000000000011110010111101001001111100110111011010000000100010100111101100011001101000000110000111000001110110011000000001110010100010010101100110000000011110011011000110011001100000000111100101101011110110011010000001111010000000111101100110100010001111101000000001110001100010011001100111010000000001101000100000000011010010111011000110000000100010100111101100011001101000000110000111000001110110011000000001000010100010011001100110100001010000001000000000000010001001100011000110100001110110001111111100000011110000100000100110000001111110111011101111001001100000011010101100000011100010011100000100110000100000010011101100000011000110011000000011101011001110110001100111001011000111010000000000100011001010111000100111001011000111110100011100111100110000011000010010000000011000111011101111011001101000000111001111000011100110011100011110110000100000000000101111101010000010011111111111111011111000111100100111000111111000001000000010000011111010100000100111000111111000001000000001000011111010100000100111000111111000001000000000100011111010100000100111000111111000001000000000010011111010100000100110000000011110011011001111011001100000000000100110101011110010011101010011011110110000010101100100000000010100011011010001011001100000000000010000000010100110111110111111000000100000000110000000011011110110011101010001011000100000010000001100000011000010011100000100110000100000010011101100000011000110011000000011101011001110110001100111001011000111010000000000100011001010111000100111001011000111110100011100111100110000011000010010000000011000111011101111011001101000000111001111000011100110011100011110110000100000000000101111101010000010011111111111111011111000111100100111000111111000001000000010000011111010100000100111000111111000001000000001000011111010100000100111000111111000001000000000100011111010100000100111000111111000001000000000010011111010100000100110000000001010101011001111011001100000110000000110001000001100011000100000001011110000011100100110000000100000001000001111011011111110000111101111000111010010011000011110000111100010111101101110011001100110110000001100001001100110011001100110011011000110111010101010101011000000111000100110101010101010101010101100011011100000000000101010101001010010011101000110000000100000000101101110110100010110011000000000000100000000101101101111101011111010001000000001010000000110111101100111010001000010101001000000000011010011000011000110000000100010100111101100011001110000010101010100000001000000011100000000110001100000001000101011111001100110011011111111111011001110110100100110000000101000100110101100001001101111111111101100111001110010011000000010100010111010110000100111000010010110110100011100011001011110011010011010001100011111101000000001100010100110111001100111000000010000010000000010100000101000100001100100100010010100010100001011011001010000101001110101000011100101010100001100010111011000010100110010111111111111000000001100011011110001110110100011000111010111101100000000000000000000111101101111000111010101101100011100010100101000111000000010100000000000111100100100110001110001111110010010000000100010111010001111011001101111111111100000000100010110111111001111111010100000000011001111011011110110011000011101111001100000111011000110111111111110000000001111011011111101111101001010000000011100111101101111011001100000110111101110000110101100011011111111111000000000111101101111010100010110001100001011011011010000101001100101000010010101110100011100010101011000011001011010001100011111101000000000110011100110111001100110000011011100011000000100110001100000000000100000000100010110111110011111001000100000000111100000011011110110011111111111111011111000111100100111010000000011101111001111001100100000000100001001011011110110011000000001000010010000110011000110001010001111101011111111111000000000100001101110001010011111101100101001001101000000000110001111011010010110011111111111111011000000111100100111110001110110001000000010000011011110011001100110000000000010111101101111001001111111111111101111100011110010011101010001000100111001011100010010000000100000110111100110011001100000000111101001011011110110011011111111110000000000100100100110000000101000100110101111001001100000000100001001000110001100011000101000111110101111111111100000000010000110111000101001111110110010100101110100000000010100111101101001011001111111111111101010000011110010011000000010000010111110111001100111111111111110111000010000001001110000000000000000000011100110111110001000010011011000110001000100001000101000001000000001000001100000000011001110000000000000000000000110001011110111110111110010000000011000101100010100001001101000000101110100000010110110011000000001101011000010110001100110000000011100111111000101011001100000000111010001101011100110011010000001110010010000111001100110100010011111101000000001101001010010111101100111010100000100001010001100000000100000000111101100001001010110011000000000000011111000110011000111111111000000111000001111001001100000011111101101111011100010011000000110101010110000110100100111000000111100001000000101111010110000101101100110000000001100101111101011011001110010101101101100000000001000101110101101001001110010101101110101000110111110101100000101000100100000000101101101111011100110011010000001101011100000110101100111000111011100101000000000001011101010100100100111111111111110111010001110001001110001111010001010000000100000111010101001001001110001111010001010000000010000111010101001001001110001111010001010000000001000111010101001001001110001111010001010000000000100111010101001001001100000000111000101110011100110011000000000001001011010111000100111010000010101001000000100000010110000101100100111000000111100001000000101111010110000101101100110000000001100101111101011011001110010101101101100000000001000101110101101001001110010101101110101000110111110101100000101000100100000000101101101111011100110011010000001101011100000110101100111000111011100101000000000001011101010100100100111111111111110111010001110001001110001111010001010000000100000111010101001001001110001111010001010000000010000111010101001001001110001111010001010000000001000111010101001001001110001111010001010000000000100111010101001001001100000001000101100110011100110011000001000000001010010111011000110001000000010111000001111001001100000001000000010000011100110111111100001111011100000011000100110000111100001111000101110011011100110011001101011000010110010011001100110011001100110101101101110101010101010101100001101001001101010101010101010101010110110111000000000001011001011000100100111100110000000101100110011110001100000001010010001101010110010011010000001011011010001010001100110000000011100101000101010011001100000000111101001110111000110011000000001111001101010111101100110100000011110100000001111011001101000100011111010000000011101110000101001011001110101000001000010100010100000001000000001001010100011110001100110000000000000100110001100110001101000110101100011111111000000111100001001001001100000011111101110111011110010011000000110101010110000111000100111000000111100001000000101111010110000101101100110000000001110101111101011011001110010101101101100000000001000101110101101001001110010101101110101000110111110101100000101000100100000000101101101111011100110011010000001101011100000110101100111000111011100101000000000001011101010100100100111111111111110111010001110001001110001111010001010000000100000111010101001001001110001111010001010000000010000111010101001001001110001111010001010000000001000111010101001001001110001111010001010000000000100111010101001001001100000000111011100110011100110011000000000001111001010111000100111010100010111101010010100000000110000000100000100110000100100101010000001111011001000100011001100100010011010110010010010100011001001001101101100100101000100110010010101001011001001011000001100101101111110010100001011100101010000101001011101001100100101010000000001010010110110101001100110000000000010101000001011001001111100100000001101001100111100011000000010010011101101001001100110000000000010110001101101001001111100100110101011001100011100011100000000000000000000110101101110000000100000110011001100011001100000000010101011110010110110011000000001001011011010101001100110100011100000001111100000000010011001010111000110000000011110011111001011011001100000000110000110110011000110011000000001001010111010110001100110100011110000001111100000000010011000100111000110100000011111000100001000011001111111110000001111000010010010011000000111111011101110111100100110000000010010101000110000011001100000000111110000110001010110011000000001111010001010111101100110000000000010101010101000001001100000000100101101001100000110011000000001001011000010011001100110000000010001000011000111011001100000000111101000101010000110011000000000001011001010100000100110100000011111000100001111011001100000000100101011001100000110011101000001100110100000010000001011000010110010011100000011110000100000010111101011000010110110011000000000111010111110101101100111001010110110110000000000100010111010110100100111001010110111010100011011111010110000010100010010000000010110110111101110011001101000000110101110000011010110011100011101110010100000000000101110101010010010011111111111111011101000111000100111000111101000101000000010000011101010100100100111000111101000101000000001000011101010100100100111000111101000101000000000100011101010100100100111000111101000101000000000010011101010100100100110000000001100101011001110011001100001110000011100001001101100011000100000001011100000111100100110000000100000001000001110011011111110000111101110000001110010011000011110000111100010111001101110011001100110101100001011001001100110011001100110011010110110111010101010101010110000110100100110101010101010101010101011011011100000000000101010101001100010011000100000000010110010101011000110000000101000111110101011001001111011001101011010000000100010110011001011011001111011101101001010000000011110101011001011011001110100010000100010111111111111000000010010011011101000101000000011010000011010101000000001110011011010111001100111000110101011101000000001000011110010111101100110000000000010110100101111001001100000000111001010101010100110011000011100000010011011010011000110000000011110011111001011011001100000000110000110110011000110011000000001110010111010111101100111000111001011101000000001000011110010111101100110000000000010101100101111001001100000000111001100101011000110011000100000000010011010000011000110100000011111000100001000011001111111110000001111000010010010011000000111111011101110111100100110000000010000101000100101011001100000000100001100001001110110011010010000000000101000011000000010000111000000100010000000110001101001000111111011111111000000111100001000001001100000011111101001111011110010011111111111111011110000100100100111010001010110101100001010011001000000000110101010100100100110011000000010000010111110101001100111100010100111101100011010101110111101111001011011000111101010001000000001110100011000111001100111010001001010001010001010000000100000010111001001101000001100011000000111111000000000100100100111000111100011101101010100100100110000101001100100000000010100110111010010011001100000000000010000000010100110111111011100000011100000011111000110000000011000000001101110011001110100010010111011001100100101110000000001011010100110101101100111001010100101110000000000001010101110101100100110001101000000101100110110110001110001101110100011000110110110101100000000000000000000110101101110001101000000110100010110110001100000001001001110110100100110011000000001011011010100110101100110101011011111101000110101101010110001100011000111000000000000000000001101011011110001111010101010000000101000111100101110001001100000001011001101111011010110011000000010101010101110101001100110000010011100111110010110110001101000111000001011111110011110111010000011110001101111111111000000000011100010011000001100000011010001101110110010000010110000110000000011111011001010111000100111000110101011001000000011111010111010111000100110000010100000110100011101101100100000110100001100000000111110101010101110001001111000000000101110000011110010011101011000000000100000000110001011110100100110011000000000000100000000110001101111101010010110001000000001010000000110100101100111010010000000101000000001011100101101001001100110111111111110000000001011011011101000101000000010000010011110111010100110110001101111111111000000000011100010011110000000010011100000111100100111100011110001101100101110101001010001111110001010000000010000101011101001011001100000000100101101111011110110011000000010111100110000111001100110101011000100010010101010100001001010110110100100101010110110010101011001000000010000000111001110000000000000000000100001001011111001110001101100000000000110000000010000010110000010000001010001100011000101110110001000010101011001100001100101101000000000010110100100000001011001000000000101100101000000010000000010000011011100110101100110000011000101110100011101101100100000000101100101001011100010011000000010101011001010110100100111000110101000001000000001001111001100101101100110000000010111011000001001011001100000001010101000011010110110011000000000001101010000100000100110101101011111101010010100000000111011011010011010111111111100111001101110001001110101100011100010000000010110110010010010011001100000001000001101111011000110011000110000000011000001111011000110000000100010110011001100011001100010010000001001001011101100011100011001100100100000000111001111100010010110011011111111111000000000111001101110001001000000111000100010110001100000001000101110011011100110011000100101110100010000001011000110111111111110000000001110011011100000000111001101111100010110011111011001100010100000000111101001011010010110011000010101001011110001101011000110111111111110000000001001011011100000000111001011111011110110011111111111111100000000111000100111110101100101001010001110000000111001011101000010001011111111101000000010011011100110111101100111111111111111001100001110001001111101000100010010000000101100110111100101011001100000001011001011111111000110011000000010000011111111001001100110111111111110111011110011001001100000000100101000011010010110011011111111101000000000100000100111010000000101001000000000001010011000100100100110000000101110100101101001011001100000001011101001110011101100011000000001011011011000111101100111111111111111011100001001001001100000001010001101101011100010011011111111111011101111011100100110000000101000101110101110001001111111111111101110000101100010011000000000001000000000111001101111000000000000000000010000011011111011110010111101100000011011010110000101101011011000100110100101100011011001110110010001100101011001010101001101100110010100010110011101000011001110001000111011000000010000010100011010100110100000000110001011001010110110011000001011000011001000000110001101000011000110011010001101111110100000000110101010101010100110011100000001000001000000000111001011101010100110011000000000000011101000101011000111001010110111110111111100000011000000111000100110000001111110110111101100001001101000000110101100000011010110011000000110011000000000110000100111001010110110010000000001011010100110101101100110000000000010101100001010001001110010110001010100000000011000101101101100011001111111111111101100000010110010011000000001111010111110101001100111111111111110101000001111001001100000000000100000000010100110111100000001000001011111111111101010100010100010011000000011111010111010101000100110000000011100101011001110110001100000010000000000000011100010011110000000001011100000101000100110000010011110111011010100110001100111111111100000000011110010011011111111111011011110111000100110000000101000101110101101001001100000110000001011100001001100011010001010000000110000110001010101000000010000010100001010100001000000000101000000011100000110011100011010100110110001101101101011000110100110001111110110101100101011000011111010000000010100110001101110011001110100000001010011111001101000101010110000111110100000000110001010011011100110011101010000001000111110111010011010101100001111101000000001011011010100111001100110000000011010101100011000110001110000000100000100100010100000001101000000001110111111111010101010101100001111101000000001101010110100111001100110000001011010101100000000110001100000000111001111101101101100011010101111111110100000000101101101111011100110011110011110000100110001111010111010000000100010111011001110011001100000000101001100110011110110011111111111111100100000000110000000011011110110011101101111101010111000111100010010000000011100111101101111011001100000000111101110000011001100011011111111111000000000111101101111000111101110101111110111111110101011000011111010000000010100000001101111011001110000000100000101000010101000010110001111001100101011000011111010000000100010111101101111011001100000000111110001000100001100011011111111111000000000111101101110000000011100101111110001011001100010111011111011000000000000000000001110011011101100000010000110000000001100111000000000000000000000011000101111000111010111001100000000000000000000111001101111000000010000010011000010100010101010000101100100101010000100010010101001001001001011001000000100100100111110010010010100110001001001010110100101000010110100010100001010010011010000100001011101000110110101001100000000000000000000101001101110000000000000100010101010110001110000100101010100110001011100000100000001110011100000000000000000000000010010111010001100000000110000101001001100011111111110000000001101011011100000001010100000100101101100011100001001010101001100100010000001000000011100111000000000000000000000000100101111000011011001110100001100101001010000101110010101000010100100110100010101010101011001010000000001000000011100111000000000000000000010000100101110100011000000001100001011100111010000101010100101011111111100000000001101011011110101000000011011011111111110000000001101011011101100110111000001000000011100111000000000000000000000000100101111000011011001110100001100101001010000101110010101000010100100110000000001010000001011101011000110000100011100000100000001110011100000000000000000000000010010111010001100000000100111111111000000000011010110111100010011010111010001010001010100000100100100000100000001110011100000000000000000000000010010111100001101100101010000110001001100110101000000000100000001110011100000000000000000000000010010111010001100000000111000011001100000000011010110111011010101110000010000000111001110000000000000000000000001001011101000110000000011000010111001010100001010010011001000011001100000000011010110111000000001010010001001001001100111000000000000000000001010011011110100000001010011000100100100010000000000000010001000100011000111010100001000101100001001010101011010001011000001000000011100111000000000000000000010000100101110100011010000001010001100000000110000101101000101000010100100110010001010011001001000101001000101100011000101110110001000010101001101110110000001000000011100111000000000000000000000000100101110100011000000001100001011010001010000101001001100100001100110000000001101011011100000010101001011111100101100011001111111110000000000101000100110000111010110110011001010110001110000100101010100100001100100000000001100001001101111111111101011111010110010011100000011101000110000100001011101100101001010110110011000101001011001110010011101101000001001010110100100010011011010100001000101101011000000110011100010111100110100000000000011010101010110101001010000010001101000101100001011100101011111110110001010011011111000001000011000000000000010101111001011001001101000001000011001100000101001100001111010100010100100101000000110000000000000000000101010011011110000101101010100000000100100000010000110110001101010101111111010001111011100000100000001110011100000000000000000000000010010111100001011010011010000101001000100100010010000001010001000000000100000000101000000100010001100011000101101110000010000000111001110000000000000000000000001001011101000110100000010100011000000001100001011010011010000101001000101000100100101010000110000000000010000000111001110000000000000000000000001001011110000101001000101111111111100000000001100011011111111111111101010000011010010011010000011111000000000101001101111000010010101110100001000010101000000110111000001000000011100111000000000000000000000000100101110111000010000101100001011001001101000001011000001100010110110111111001000011010100000101000100110110011110101101100101010011011111000000010010101100001000100110110001000010001011000110000001100001000101000001111101000000001100000000011001110000000000000000000100110001011100000000000000000000000100100000100000001110011100000000000000000000000010010111111111101010010111101100111000110000011000010001000001011001000111000001100101000100001000010100001111011000011000000110000100110000000000000000000101100011011100000000101001011111110001100011000000000000010110000101100100110000000000000000000001011011011100000000000001010000010100010011000000000000000000000101001101111111111010100101111011011110001100000101100100010000000000000101101000000010001100000000101001011111011101100011000000000000010110000101100100110000000000000000000001011011011100000000000001010000010100010011000000000000000000000101001101111111100110100000100000001110011100000000000000000001000010010111110001100000011000010001010000011111111001011111111100000110111100000000100000000000000001101111000000000000000100000100001100111111111000000001000000010001001100000000000000000000000100010111000000000000000110000010000100110011111011000001100000011001001100000000000000000000000110010111000000000100000000000000011011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000110111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:74"
  wire width 1 \mem_r_en
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:74"
  wire width 11 \mem_r_addr
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:74"
  wire width 32 \mem_r_data
  cell $memrd \read_port
    parameter \MEMID "\\mem"
    parameter \ABITS 11
    parameter \WIDTH 32
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \clk
    connect \EN \mem_r_en
    connect \ADDR \mem_r_addr
    connect \DATA \mem_r_data
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:75"
  wire width 4 \mem_w_en
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:75"
  wire width 11 \mem_w_addr
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:75"
  wire width 32 \mem_w_data
  cell $memwr \write_port
    parameter \MEMID "\\mem"
    parameter \ABITS 11
    parameter \WIDTH 32
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \mem_w_en [3] \mem_w_en [3] \mem_w_en [3] \mem_w_en [3] \mem_w_en [3] \mem_w_en [3] \mem_w_en [3] \mem_w_en [3] } { \mem_w_en [2] \mem_w_en [2] \mem_w_en [2] \mem_w_en [2] \mem_w_en [2] \mem_w_en [2] \mem_w_en [2] \mem_w_en [2] } { \mem_w_en [1] \mem_w_en [1] \mem_w_en [1] \mem_w_en [1] \mem_w_en [1] \mem_w_en [1] \mem_w_en [1] \mem_w_en [1] } { \mem_w_en [0] \mem_w_en [0] \mem_w_en [0] \mem_w_en [0] \mem_w_en [0] \mem_w_en [0] \mem_w_en [0] \mem_w_en [0] } }
    connect \ADDR \mem_w_addr
    connect \DATA \mem_w_data
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:51"
  wire width 1 $2
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:51"
  cell $not $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $2
  end
  process $group_0
    assign \resetn 1'0
    assign \resetn $2
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $4
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \mem_valid
    connect \Y $4
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $6
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_ready
    connect \Y $6
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $8
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4
    connect \B $6
    connect \Y $8
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:90"
  wire width 32 $10
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:90"
  cell $sshr $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \mem_addr
    connect \B 2'10
    connect \Y $10
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:90"
  wire width 1 $12
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:90"
  cell $lt $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A $10
    connect \B 11'10011110111
    connect \Y $12
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $14
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $reduce_bool $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb
    connect \Y $14
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $16
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $eq $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11001010111111101011101010110000
    connect \Y $16
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $18
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $and $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $14
    connect \B $16
    connect \Y $18
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $20
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $reduce_bool $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb
    connect \Y $20
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $22
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11110000000000000000000000000000
    connect \Y $22
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $24
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $20
    connect \B $22
    connect \Y $24
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $26
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 4 $27
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $not $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \mem_wstrb
    connect \Y $27
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $reduce_bool $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $27
    connect \Y $26
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $30
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $eq $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11110000000000000000000000000000
    connect \Y $30
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $32
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $30
    connect \Y $32
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $34
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $reduce_bool $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb
    connect \Y $34
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $36
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $eq $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11110000000000000000000000000100
    connect \Y $36
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $38
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $and $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $34
    connect \B $36
    connect \Y $38
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $40
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 4 $41
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \mem_wstrb
    connect \Y $41
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $reduce_bool $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $41
    connect \Y $40
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $44
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $eq $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11110000000000000000000000000100
    connect \Y $44
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $46
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $and $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $40
    connect \B $44
    connect \Y $46
  end
  process $group_1
    assign \mem_ready$next \mem_ready
    assign \mem_ready$next 1'0
    attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
    switch { $8 }
      attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
      case 1'1
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:90"
        switch { $12 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:90"
          case 1'1
            assign \mem_ready$next 1'1
        end
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
        switch { $18 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
          case 1'1
            assign \mem_ready$next 1'1
        end
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
        switch { $24 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
          case 1'1
            assign \mem_ready$next 1'1
        end
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
        switch { $32 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
          case 1'1
            assign \mem_ready$next 1'1
        end
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
        switch { $38 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
          case 1'1
            assign \mem_ready$next 1'1
        end
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
        switch { $46 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
          case 1'1
            assign \mem_ready$next 1'1
        end
    end
    attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \mem_ready$next 1'0
    end
    sync init
      update \mem_ready 1'0
    sync posedge \clk
      update \mem_ready \mem_ready$next
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:80"
  wire width 32 $48
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:80"
  wire width 32 $49
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:80"
  cell $sshr $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \mem_addr
    connect \B 2'10
    connect \Y $49
  end
  connect $48 $49
  process $group_2
    assign \mem_r_addr 11'00000000000
    assign \mem_r_addr $48 [10:0]
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $51
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \mem_valid
    connect \Y $51
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $53
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $not $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_ready
    connect \Y $53
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $55
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $51
    connect \B $53
    connect \Y $55
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $57
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 4 $58
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $not $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \mem_wstrb
    connect \Y $58
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $reduce_bool $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $58
    connect \Y $57
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $61
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11110000000000000000000000000000
    connect \Y $61
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $63
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $and $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \B $61
    connect \Y $63
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/top.py:27"
  wire width 32 $65
  attribute \src "/Users/lachlansneff/dev/fpga-test/top.py:27"
  cell $pos $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { \nco_ctrl__enable }
    connect \Y $65
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $67
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 4 $68
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $not $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \mem_wstrb
    connect \Y $68
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $reduce_bool $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $68
    connect \Y $67
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $71
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $eq $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11110000000000000000000000000100
    connect \Y $71
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  wire width 1 $73
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
  cell $and $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $67
    connect \B $71
    connect \Y $73
  end
  process $group_3
    assign \mem_rdata 32'00000000000000000000000000000000
    assign \mem_rdata \mem_r_data
    attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
    switch { $55 }
      attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
      case 1'1
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
        switch { $63 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
          case 1'1
            assign \mem_rdata $65
        end
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
        switch { $73 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:101"
          case 1'1
            assign \mem_rdata \phase_step
        end
    end
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:82"
  wire width 1 $75
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:82"
  wire width 4 $76
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:82"
  cell $not $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \mem_wstrb
    connect \Y $76
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:82"
  cell $reduce_bool $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $76
    connect \Y $75
  end
  process $group_4
    assign \mem_r_en 1'1
    assign \mem_r_en $75
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:84"
  wire width 32 $79
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:84"
  wire width 32 $80
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:84"
  cell $sshr $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \mem_addr
    connect \B 2'10
    connect \Y $80
  end
  connect $79 $80
  process $group_5
    assign \mem_w_addr 11'00000000000
    assign \mem_w_addr $79 [10:0]
    sync init
  end
  process $group_6
    assign \mem_w_data 32'00000000000000000000000000000000
    assign \mem_w_data \mem_wdata
    sync init
  end
  process $group_7
    assign \mem_w_en 4'0000
    assign \mem_w_en \mem_wstrb
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $82
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \mem_valid
    connect \Y $82
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $84
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $not $85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_ready
    connect \Y $84
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $86
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $82
    connect \B $84
    connect \Y $86
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $88
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $reduce_bool $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb
    connect \Y $88
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $90
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $eq $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11001010111111101011101010110000
    connect \Y $90
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $92
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $and $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $88
    connect \B $90
    connect \Y $92
  end
  process $group_8
    assign \led$next \led
    attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
    switch { $86 }
      attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
      case 1'1
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
        switch { $92 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
          case 1'1
            assign \led$next \mem_wdata [0]
        end
    end
    attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \led$next 1'0
    end
    sync init
      update \led 1'0
    sync posedge \clk
      update \led \led$next
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $94
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \mem_valid
    connect \Y $94
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $96
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $not $97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_ready
    connect \Y $96
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $98
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $94
    connect \B $96
    connect \Y $98
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $100
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $reduce_bool $101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb
    connect \Y $100
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $102
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $eq $103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11110000000000000000000000000000
    connect \Y $102
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $104
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $and $105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $100
    connect \B $102
    connect \Y $104
  end
  process $group_9
    assign \nco_ctrl__enable$next \nco_ctrl__enable
    attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
    switch { $98 }
      attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
      case 1'1
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
        switch { $104 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
          case 1'1
            assign { \nco_ctrl__enable$next } \mem_wdata [0]
        end
    end
    attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \nco_ctrl__enable$next 1'0
    end
    sync init
      update \nco_ctrl__enable 1'0
    sync posedge \clk
      update \nco_ctrl__enable \nco_ctrl__enable$next
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $106
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \mem_valid
    connect \Y $106
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $108
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $not $109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_ready
    connect \Y $108
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  wire width 1 $110
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
  cell $and $111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $106
    connect \B $108
    connect \Y $110
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $112
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $reduce_bool $113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb
    connect \Y $112
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $114
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $eq $115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr
    connect \B 32'11110000000000000000000000000100
    connect \Y $114
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  wire width 1 $116
  attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
  cell $and $117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $112
    connect \B $114
    connect \Y $116
  end
  process $group_10
    assign \phase_step$next \phase_step
    attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
    switch { $110 }
      attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:89"
      case 1'1
        attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
        switch { $116 }
          attribute \src "/Users/lachlansneff/dev/fpga-test/picorv32.py:95"
          case 1'1
            assign \phase_step$next \mem_wdata
        end
    end
    attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \phase_step$next 32'00000000000000000000000000000000
    end
    sync init
      update \phase_step 32'00000000000000000000000000000000
    sync posedge \clk
      update \phase_step \phase_step$next
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.cd_sync"
module \cd_sync
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 output 0 \rst
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 output 1 \clk
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:143"
  wire width 1 input 2 \clk16_0__i
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:404"
  wire width 1 \por_clk
  process $group_0
    assign \por_clk 1'0
    assign \por_clk \clk16_0__i
    sync init
  end
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:406"
  wire width 1 \ready
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:406"
  wire width 1 \ready$next
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:405"
  wire width 8 \timer
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:405"
  wire width 8 \timer$next
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:408"
  wire width 1 $1
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:408"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 8'11110000
    connect \Y $1
  end
  process $group_1
    assign \ready$next \ready
    attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:408"
    switch { $1 }
      attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:408"
      case 1'1
        assign \ready$next 1'1
      attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:410"
      case
    end
    sync init
      update \ready 1'0
    sync posedge \por_clk
      update \ready \ready$next
  end
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:408"
  wire width 1 $3
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:408"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 8'11110000
    connect \Y $3
  end
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:411"
  wire width 9 $5
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:411"
  wire width 9 $6
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:411"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \timer
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_2
    assign \timer$next \timer
    attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:408"
    switch { $3 }
      attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:408"
      case 1'1
      attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:410"
      case
        assign \timer$next $5 [7:0]
    end
    sync init
      update \timer 8'00000000
    sync posedge \por_clk
      update \timer \timer$next
  end
  process $group_3
    assign \clk 1'0
    assign \clk \clk16_0__i
    sync init
  end
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:419"
  wire width 1 $8
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:419"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready
    connect \Y $8
  end
  process $group_4
    assign \rst 1'0
    assign \rst $8
    sync init
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.pin_dac_0"
module \pin_dac_0
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:143"
  wire width 1 input 0 \dac_0__o
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:129"
  wire width 1 inout 1 \dac_0__io
  cell \SB_IO \dac_0_0
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \dac_0__io
    connect \D_OUT_0 \dac_0__o
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.pin_led_0"
module \pin_led_0
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:143"
  wire width 1 input 0 \led_0__o
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:129"
  wire width 1 inout 1 \led_0__io
  cell \SB_IO \led_0_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \led_0__io
    connect \D_OUT_0 \led_0__o
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.pin_clk16_0"
module \pin_clk16_0
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:143"
  wire width 1 output 0 \clk16_0__i
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:129"
  wire width 1 inout 1 \clk16_0__io
  cell \SB_IO \clk16_0_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'000001
    connect \PACKAGE_PIN \clk16_0__io
    connect \D_IN_0 \clk16_0__i
  end
end
attribute \generator "nMigen"
attribute \top 1
attribute \nmigen.hierarchy "top"
module \top
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:129"
  wire width 1 inout 0 \dac_0__io
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:129"
  wire width 1 inout 1 \led_0__io
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:129"
  wire width 1 inout 2 \clk16_0__io
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:47"
  wire width 12 \U$$0_sin
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:49"
  wire width 32 \U$$0_phase_step
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 \U$$0_rst
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/vendor/lattice_ice40.py:414"
  wire width 1 \U$$0_clk
  cell \U$$0 \U$$0
    connect \sin \U$$0_sin
    connect \phase_step \U$$0_phase_step
    connect \rst \U$$0_rst
    connect \clk \U$$0_clk
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/sigma_delta_dac.py:7"
  wire width 12 \U$$1_waveform
  attribute \src "/Users/lachlansneff/dev/fpga-test/sigma_delta_dac.py:6"
  wire width 1 \U$$1_out
  cell \U$$1 \U$$1
    connect \waveform \U$$1_waveform
    connect \out \U$$1_out
    connect \rst \U$$0_rst
    connect \clk \U$$0_clk
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/top.py:27"
  wire width 1 \U$$2_nco_ctrl__enable
  attribute \src "/Users/lachlansneff/dev/fpga-test/top.py:31"
  wire width 1 \U$$2_led
  cell \U$$2 \U$$2
    connect \nco_ctrl__enable \U$$2_nco_ctrl__enable
    connect \led \U$$2_led
    connect \phase_step \U$$0_phase_step
    connect \rst \U$$0_rst
    connect \clk \U$$0_clk
  end
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:143"
  wire width 1 \cd_sync_clk16_0__i
  cell \cd_sync \cd_sync
    connect \rst \U$$0_rst
    connect \clk \U$$0_clk
    connect \clk16_0__i \cd_sync_clk16_0__i
  end
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:143"
  wire width 1 \pin_dac_0_dac_0__o
  cell \pin_dac_0 \pin_dac_0
    connect \dac_0__o \pin_dac_0_dac_0__o
    connect \dac_0__io \dac_0__io
  end
  attribute \src "/Users/lachlansneff/Library/Python/3.9/lib/python/site-packages/nmigen/build/res.py:143"
  wire width 1 \pin_led_0_led_0__o
  cell \pin_led_0 \pin_led_0
    connect \led_0__o \pin_led_0_led_0__o
    connect \led_0__io \led_0__io
  end
  cell \pin_clk16_0 \pin_clk16_0
    connect \clk16_0__i \cd_sync_clk16_0__i
    connect \clk16_0__io \clk16_0__io
  end
  process $group_0
    assign \U$$1_waveform 12'000000000000
    assign \U$$1_waveform \U$$0_sin
    sync init
  end
  attribute \src "/Users/lachlansneff/dev/fpga-test/nco.py:46"
  wire width 1 \enable
  process $group_1
    assign \enable 1'0
    assign \enable \U$$2_nco_ctrl__enable
    sync init
  end
  process $group_2
    assign \pin_dac_0_dac_0__o 1'0
    assign \pin_dac_0_dac_0__o \U$$1_out
    sync init
  end
  process $group_3
    assign \pin_led_0_led_0__o 1'0
    assign \pin_led_0_led_0__o \U$$2_led
    sync init
  end
end
