// Seed: 2198329186
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_6;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
endmodule
module module_1 (
    output tri id_0,
    input  wor id_1
);
  wire id_3;
  wor id_4;
  logic [7:0] id_5;
  id_6 :
  assert property (@(posedge 1'b0) 1 & id_1 == 1'h0)
  else $display(1, id_4 < 1);
  module_0(
      id_3, id_6, id_3, id_4, id_3, id_4, id_4, id_6, id_3
  );
  assign id_0 = id_1;
  wire id_7;
  assign id_5[1] = 1;
  uwire id_8;
  assign id_4 = id_8 - id_6;
endmodule
