Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/corege
n.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'block_ram_framebuf'...
Applying external generics to 'block_ram_framebuf'...
Delivering associated files for 'block_ram_framebuf'...
Delivering EJava files for 'block_ram_framebuf'...
Generating implementation netlist for 'block_ram_framebuf'...
INFO:sim - Pre-processing HDL files for 'block_ram_framebuf'...
Running synthesis for 'block_ram_framebuf'
Running ngcbuild...
Writing VEO instantiation template for 'block_ram_framebuf'...
Writing Verilog behavioral simulation model for 'block_ram_framebuf'...
WARNING:sim - Overwriting existing file
   /home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tmp
   /_cg/block_ram_framebuf/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tmp/_c
g/block_ram_framebuf
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'block_ram_framebuf'...
Generating ISE project...
XCO file found: block_ram_framebuf.xco
XMDF file found: block_ram_framebuf_xmdf.tcl
Adding
/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tmp/_c
g/block_ram_framebuf.asy -view all -origin_type imported
Adding
/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tmp/_c
g/block_ram_framebuf.ngc -view all -origin_type created
Checking file
"/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tmp/_
cg/block_ram_framebuf.ngc" for project device match ...
File
"/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tmp/_
cg/block_ram_framebuf.ngc" device information matches project device.
Adding
/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tmp/_c
g/block_ram_framebuf.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tm
   p/_cg/block_ram_framebuf.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mike/Documents/osiris-hdl/projects/basys_ov7670_vga_test/ipcore_dir/tmp/_c
g/block_ram_framebuf.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/block_ram_framebuf"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
