# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Pipelined_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/M_tech/IITB/Projects/Pipelined-Multiplier {F:/M_tech/IITB/Projects/Pipelined-Multiplier/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on May 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/M_tech/IITB/Projects/Pipelined-Multiplier" F:/M_tech/IITB/Projects/Pipelined-Multiplier/multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 10:53:22 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/M_tech/IITB/Projects/Pipelined-Multiplier {F:/M_tech/IITB/Projects/Pipelined-Multiplier/tb_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on May 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/M_tech/IITB/Projects/Pipelined-Multiplier" F:/M_tech/IITB/Projects/Pipelined-Multiplier/tb_multiplier.v 
# -- Compiling module tb_multiplier
# 
# Top level modules:
# 	tb_multiplier
# End time: 10:53:22 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_multiplier
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_multiplier 
# Start time: 10:53:23 on May 27,2024
# Loading work.tb_multiplier
# Loading work.multiplier
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module tb_multiplier at F:/M_tech/IITB/Projects/Pipelined-Multiplier/tb_multiplier.v line 18
# End time: 10:55:43 on May 27,2024, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
