# processor_architecture
Opcodes and instruction set formats are taken from:													
													
[https://github.com/riscv/riscv-v-spec/blob/e49574c92b072fd4d71e6cb20f7e8154de5b83fe/valu-format.adoc](https://github.com/riscv/riscv-v-spec/blob/e49574c92b072fd4d71e6cb20f7e8154de5b83fe/valu-format.adoc)												
https://github.com/riscv/riscv-opcodes/blob/master/opcodes-rvv]													
https://github.com/riscv/riscv-v-spec/blob/e49574c92b072fd4d71e6cb20f7e8154de5b83fe/vmem-format.adoc													
https://github.com/riscv/riscv-v-spec/blob/e49574c92b072fd4d71e6cb20f7e8154de5b83fe/v-spec.adoc#vector-instruction-formats													
													
