Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May  6 22:37:08 2021
| Host         : TAPLOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            5 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |              32 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              37 |           18 |
| Yes          | Yes                   | No                     |             992 |          465 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                       Enable Signal                                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cpu/datapath/alu/_io_res_T_1_carry_1[0]                                                   | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                                                           |                  |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG |                                                                                           | rst_IBUF         |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | cpu/datapath/alu/E[0]                                                                     | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  |                                                                                           | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_16                                                              | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_18                                                              | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_17                                                              | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_19                                                              | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_20                                                              | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_2                                                               | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_21                                                              | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_23                                                              | rst_IBUF         |               23 |             32 |         1.39 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_22                                                              | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_24                                                              | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_25                                                              | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_26                                                              | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_27                                                              | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_28                                                              | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_29                                                              | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_30                                                              | rst_IBUF         |               21 |             32 |         1.52 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_3                                                               | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_10                                                              | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_1                                                               | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_11                                                              | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_12                                                              | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_14                                                              | rst_IBUF         |               18 |             32 |         1.78 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_13                                                              | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_15                                                              | rst_IBUF         |               29 |             32 |         1.10 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_31                                                              | rst_IBUF         |               25 |             32 |         1.28 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_5                                                               | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_4                                                               | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_7                                                               | rst_IBUF         |               22 |             32 |         1.45 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_6                                                               | rst_IBUF         |               23 |             32 |         1.39 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_8                                                               | rst_IBUF         |                8 |             32 |         4.00 |
|  clk_cpu_BUFG  | cpu/datapath/regfile/regf_9                                                               | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | cpu/dmem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | cpu/dmem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |         4.00 |
+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


