# MIPS-32-bit-Single-Cycle-Processor-VHDL-Quartus-Altera-FPGA-
VHDL implementation of a 32-bit single-cycle MIPS processor, synthesized in Intel Quartus Prime and deployed on an Altera Cyclone IV FPGA. Supports a subset of MIPS instructions with instruction fetch, decode, execute, memory, and write-back completed in one clock cycle.
