
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : A

# Written on Thu Apr 15 15:25:22 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                          Requested     Requested     Clock        Clock                   Clock
Level     Clock                                          Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------
0 -       Pll125to100x50_uniq_0|CLKOK_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_3     666  
                                                                                                                               
0 -       reveal_coretop|jtck_inferred_clock[0]          200.0 MHz     5.000         inferred     Inferred_clkgroup_0     536  
                                                                                                                               
0 -       Top|PinClk125                                  200.0 MHz     5.000         inferred     Inferred_clkgroup_1     509  
                                                                                                                               
0 -       Top|SCLK                                       200.0 MHz     5.000         inferred     Inferred_clkgroup_2     8    
===============================================================================================================================


Clock Load Summary
******************

                                               Clock     Source                                                 Clock Pin                                                   Non-clock Pin     Non-clock Pin                                                     
Clock                                          Load      Pin                                                    Seq Example                                                 Seq Example       Comb Example                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Pll125to100x50_uniq_0|CLKOK_inferred_clock     666       TOPvideo.uPll.PLLInst_0.CLKOK(EHXPLLF)                 TOPvideo.RdLen[7:0].C                                       -                 TOPvideo.uForth.m_clk.I[0](inv)                                   
                                                                                                                                                                                                                                                                
reveal_coretop|jtck_inferred_clock[0]          536       top_reveal_coretop_instance.jtag0.jtck(jtagconn16)     top_reveal_coretop_instance.core0.tm_u.tm_first_rd_d1.C     -                 top_reveal_coretop_instance.core0.tm_u.genblk4\.un1_jtck.I[0](inv)
                                                                                                                                                                                                                                                                
Top|PinClk125                                  509       PinClk125(port)                                        top_reveal_coretop_instance.core0.tm_u.sample_en_d.C        -                 -                                                                 
                                                                                                                                                                                                                                                                
Top|SCLK                                       8         SCLK(port)                                             SPI.C1.dataq[7:0].C                                         -                 SPI.C1.un1_clk.I[0](inv)                                          
================================================================================================================================================================================================================================================================
