              -  - 1
 
中文摘要 
本計畫提出升壓零電壓脈波寬調變全橋轉換器
之研製技術，並提出一種順向能量傳遞技術(FEDC)以
減小升壓轉換器之振鈴共振能量損失。此緊繞在共振電
感上的 FEDC 可以緩和附在初級側電流上的振鈴漣
波，並能將此漣波在升壓過程中將能量傳至輸出負載。
本升壓全橋轉換器在五倍升壓情況下仍可以保持有效
工作週期在 0.5-0.7，同時在寬廣的負載停件下仍擁有
88%-92%的效率。本文並提出一 600W 48V/250V FEDC 
ZVS-PWM FB 轉換器之實作，整體效率確實比未加入
FEDC 好上 3-5%。 
關鍵字：升壓零電壓脈波寬調變全橋轉換器、順向能量
傳遞技術、振鈴共振、效率 
 
英文摘要 
This project proposes a design and realization of 
step-up ZVS-PWM full-bridge (FB) converter, in which a 
forward energy-delivered technique is built to reduce the 
power loss due to ringing resonance. The forward 
energy-delivered circuit (FEDC) closely wound in the 
resonant inductor can alleviate the high ringing ripples 
incorporating in the primary current and deliver excess 
energy to the load during step-up conversion The valid 
duty in this ZVS FB converter can then be kept within 
0.5-0.7 for step-up five times the input voltage with high 
efficiency over 88%-92% in a wide load range. A 600W 
FEDC step-up converter with 250V-output/48V-input is 
designed and examined to assess the conversion 
performance and its power efficiency is improved better 
over 3-5% than that without FEDC. 
Key words: step-up ZVS full-bridge converter; forward 
energy-delivered circuit; ringing resonance, 
power efficiency 
一、前言 
升壓型 DC/DC 轉換器是國內外產學研界一直不斷
研究的主題，其主要功能在於提供作為轉換器或換流器
間的緩衝功率級，或作為低電壓轉高電壓能量轉換之用
途，尤其氣體放電裝置、物理實驗裝置及醫療儀器設備
等都需高壓轉換器。升壓型 DC/DC 轉換器的形成方式
很多，常採用方法包含返馳(Flyback)轉換技術[14]、升
壓(boost)轉換技術[15]、倍壓(Multiplier)技術[10]及共振
(Resonance)技術等。然而依需求性質及功能，有些用途
是屬於低功率、高壓、低電流者，如高壓靜電需求和背
光電源等；有些是屬於高功率、高壓、大電流者，如
DC-AC 換流器的前端轉換器和 DC-link 轉換器等。屬
於低功率、高壓、低電流用途需求之升壓型 DC/DC 轉
換器，其升壓能力可及 50-100 倍；而屬於高功率、高
壓、大電流用途需求者，其升壓能力大致都在五倍以下
的倍率；困難度乃在於轉換器的初級側將相對產生大輸
入電流，一方面將造成輸入側的損耗增加，二方面則因
主變壓器漏感會造成嚴重的振鈴現象，同時也會損及輸
入側的功率元件的應力和造成嚴重的 EMI 問題。然而，
為獲得輸出能量足以作為緩衝級的升壓型 DC/DC 轉換
器，如推動 DC-AC 換流器或蓄電系統等，有許多採用
ZCS-PWM全橋轉換器升壓者或採ZVS-PWM全橋轉換
器升壓。值得注意的是，這些轉換器僅能做到 1-2 倍的
升壓範圍，尤其都是採高輸入電壓的模式(如以 PFC 之
輸出380Vdc作為升壓型DC/DC轉換器輸入電壓者) 為
多，主要原因就是若輸入電壓低且輸出升壓倍率高，將
導致輸入電流太大的前述問題發生。本計畫所以採用
ZVS-PWM 全橋轉換器作為升壓轉換器的理由，就是其
具有高功率容量且有穩定的能量輸出，足以作為 DC 鏈
轉換器的緩衝級。正如再生能源之太陽能、風力發電及
燃料電池等新能源的快速發展，未來屬於再生能源之獨
立型用途之電力轉換系統，均須有適當的升壓型轉換器
作為換流器的前置轉換能量鏈，例如將蓄電池之 48Vdc 
(標準電壓)轉換成 250-380Vdc，其升壓轉換率約落在
5-10 倍之間，顯然此升壓型轉換器有其前瞻之應用價
值。本計畫擬續採用 ZVS-PWM 零電壓切換全橋轉換
器作為升壓型轉換器，乃因其具有高功率能量轉換能
力、可以降低切換損失、減小元件承受應力及降低 EMI 
雜訊干擾。本計畫的重要研究課題將著重在提升升壓轉
換率，同時克服大輸入電流及漏感的影響。 
二、研究內容及成果 
2.1 FEDC 升壓零電壓脈波寬調變全橋轉換器 
              -  - 3
RLi
FNI
RL
tCvtC
ti
 
4. The second resonant state, [t4, t5] 
CABv RLi
Lv
where A BC C C= +
RL
 
5. Commutation state, [t5, t6] 
Lv
RL
RLi
inV
 
圖三 五種狀態之等效電路 
1 3 1 3 3 1 3
( ) '( )
[ sin ( ) cos ( )]
C in R LR
in R
v t V L i t
V L A t t B t tω ω ω
= −
= + − − −
 (9) 
 
(4) 第二次共振, [t4, t5] 
零電壓在 QC 和 QD 間產生，我們得到 
4 2 4 4 2 4
( ) ( ) ( )
cos ( ) sin ( )
L AB C
r r
v t v t v t
A t t B t tω ω
= =
= − − − −  (10) 
2 4 2 4 4 2 4
( )( )
[ cos ( ) sin ( )]
R
L
L
r r r
dv ti t C
dt
C A t t B t tω ω ω
=
= − − −
 (11) 
( ) 0
tC
v t =  (12) 
第二次共振頻率為 
2 1/r RCLω =  (13) 
(5) 交換轉態, [t5, t6] 
此狀態開始能量轉態，得到 
5 5( ) ( )inLR
R
Vi t t t I
L
= − − +  (14) 
 
2.2 設計考量 
設計升壓零電壓脈波寬調變全橋轉換器應減小變
壓器漏感及繞組的極間電容。同時圈數比也是重要因
素，圈數比太高會增大初級測電流，因而會導致高的連
漣波電壓，影響功率晶體的耐壓。因此，採用 FEDC
可以減緩連漣波電壓使功率晶體能工作在安全範圍
內。共振電感的選擇應滿足下式 
2 2
inR P RL I C V>  (9) 
此處 CR 為[3] 
8
3
OSS
strayR OSS
DS
VC C C
V
′′= +  (10) 
2.3 實驗與量測結果 
本文設計一 600W FEDC 升壓型 ZVS FB c 轉換
器，其規格為 Vin=48Vdc, Vout=250Vdc, Pout=600W。預
期效率在中載時為 85%。  有效工作週期 Deff 為
0.5-0.7。全數比為 N=10。由資料得知 CR=4nF；由(9), 得 
LR=4μH。因量測得知 Lt=0.5μH，故我們使用 Lr=3.5μH。
相關實驗波形如圖四至圖五及表一至表三所示。。 
 
vAB
vp
iLR
(a) 
(b) 
圖四 輸出波形在 (a) 175W 及 (b) 600W, where VER.: 
vAB (100V/div.), vP (50V/div.) and iLR (20A/div.), HOR.: 
5μs/div. 
 
              -  - 5
[13] H. Hino, T. Hatakeyama, and M. Nakaoka, “Resonant PWM 
Inverter Linked DC-DC Convertor Using Parasitic Impedances of 
High-Voltage Transformer and Its Applications to X-Ray 
Generator,” Proc. IEEE PESC’88, pp. 1212-1219, 1988. 
[14] V. Vlatkovic, J. A. Savatc, R. B. Ridley, F. C. Lee, and B. H. Cho, 
“Small-Signal Analysis of the Phase-Shifted PWM Converter,” in 
IEEE Trans. Power Electronics, vol. 7, no. 1, pp. 28-35, Jan. 1992. 
 
六、附件 
 
國際會議論文： 
 
[1] G..C. Hsieh and T. H. Yang, “Step-Up ZVS Full-Bridge Converter 
with Loss Reduction by Forward Energy-Delivered Circuit” IEEE 
Vehicle Power and Propulsion Conference (VPPC), pp., Harbin, 
September, 2008.  
 
出席國際會議報告： 
 
參加第 39 屆國際電機電子學會(IEEE)電力電子專家
(PESC)年度會議並發表論文  (The 39TH IEEE Power 
Electronics Specialists Conference), Rhodes, 希臘, 民國
97 年 6 月 14 日至 97 年 6 月 21 日。 
 
發表論文： 
[1] G.C. Hsieh, J.J. Hong and J.L. Chen, “Digitally Group-Asymmetrical 
PWM Controlled Dimmable Ballast for Fluorescent Lamp,” Proc. IEEE 
PESC 2008, Greece, pp. 1867-1873, June 15-19, 2008. G..C. Hsieh, J.J. 
Hong and J.L. Chen, “Digitally Group-Asymmetrical PWM Controlled 
Dimmable Ballast for Fluorescent Lamp,” Proc. IEEE PESC 2008, 
Greece, pp. 1867-1873, June 15-19, 2008. 
 2
 
一、參加會議經過 
 
第39屆國際電機電子學會(IEEE)電力電子專家(PESC)年度會議  (39TH IEEE 
Power Electronics Specialists Conference)於民國97年6月15日至97年6月19日在
CAPSIS Hotel, Rhodes, Greece 舉行五天。大會於6月14日上午開始報到，6月15日上
午開始tutorial ，6月16日上午8:30-11:30大會於Marika B&C會議廳，由General Chair 
Prof Stefanos N. Manias 和Prof. Vassilios G. Agelidis 主持開幕式，盛況空前，主席
歡迎來自70個國家約超過1,000位學者專家與會。並由Dr. Ira Pitel, Dr. Teruo 
Yoshino, 和Dr. Gunnar Asplund 發表演說，主題分別為(1) Power electronics—Four 
Decades of Evolution, (2)er Electronics Conserves the Environment for Better Future, (3) 
Electric Transmission System in Change.內容非常引人矚目，也正好迎合IEEE PESC 
最後一屆並重新開啟新頁的展望，明年(2009)將由ECCE(IEEE Energy Conversion 
Congress and Exposition)於San Jose啟蒙新的紀元。 
6月16日上午11:30開始會議議程。分由84頭報告議程和3個壁報報告議程進
行，討論熱烈，盛況空前。內容包含電力電子轉換器技術、馬達驅動、光源技
術、數位電源及再生能源等。此次會議參加人數約超過1,000人，宣讀論文約763
篇，分別撰自約70個國家1,000多學者專家。大會並於6月16-18日舉辦技術展覽，
參與廠商約有14家，增加與會人士的交流與互動。國內這次有39篇文章發表，排
名第11。值得注意的是，中國大陸有225發表，排名第1，其實力之增長快速令整
個與會人士敬仰。韓國有65篇，排名第5日本有51，排名第9。這些都是值得國內
電力電子學者專家注意的地方。 
我於 6 月 17 日下午宣讀論文一篇，題目為“Digitally Group-Asymmetrical 
PWM Controlled Dimmable Ballast for Fluorescent Lamp”。大會的 Gala Dinner 
Banquet 於 6月 18日晚上在 Lagoon pool舉行，6月 19日中午於 Exhibition Hall舉
行午宴及各項頒獎典禮。 
 
二、與會心得 
 
 第39屆國際電機電子學會(IEEE)電力電子專家(PESC)年度會議  (39TH IEEE 
Power Electronics Specialists Conference) 在CAPSIS Hotel, Rhodes, Greece舉行，別開
生面，有產業界的參展和產業專家參與，讓人難以忘懷。尤其這是IEEE PESC舉辦
39屆，今年為最後一屆，明年將轉型為ECCE(IEEE Energy Conversion Congress and 
Exposition)，會議將同時著重於再生能源及電動傳輸工具等領域。此次與會學者專
家來自約70個國家，總計發表論文763篇，我國在這次會議中發表39篇文章，排名
第11。值得注意的是，中國大陸有225發表，排名第1，其實力之增長快速令整個
與會人士敬仰。韓國有65篇，排名第5日本有51，排名第9。這些都是值得國內電
 4
 
 
 
 
 
1868
shown in Fig. 2 [16], can be described in another form as 
follows. 
ABv
1C
2C
lv
li
Li
1D1S
cC
1ossC
2D2S 2ossC
sC
CsiL
Lv
dcV
(a)
(b)
(c)
Fig 1 (a) Circuit scheme of a HB-SRI ballast parallel-loaded with
fluorescent lamp, (b) equivalent circuit of fluorescent lamp as a Y-Y 
model after firing, and (b) operation frequency range for Zs>Zo;
100-35% dimmer forZc>Zs>Zo, 35-0% dimmer for Zs>Zc.
2, 0
2,
2, ( 1) ( 1 )
2, ( 1 )
( ) 2, ( 1 )
2, ( 1 ) ( 1)
2, (2 1) (2 )
2, (2 ) 2
dc s
dc s s
dc s s
dc s s
ABg dc s s
dc s s
dc s s
dc s s
V t DT
V DT t T
V m T t m D T
V m D T t mT
v t V mT t m D T
V m D T t m T
V m T t m D T
V m D T t mT
d ­
°  d d°
°
°  d   °
°    d d
°
 d   ®
°    d d °
°
°  d d °
°   d 
°
¯



 (1) 
Since vABg(t) is an odd function, by Fourier series, we 
have
( ) ( ) sin( )
1 1
v t v t V n tABg sABn ABn
n n
Z  ¦ ¦
  
  (2) 
Where 
2
sin( )
0
TgV V n t dtABn ab gTg
Z ³  (3) 
^ `
0
1
0
1
0
2
sin( )
4 (2 2 )
sin sin sin
2 2 2
cos 1
4 (2 )
sin sin                n=even
2 2
4 2(2 )
sin sin    
2 2
Tg
ABn ab g
g
dc
dc
m
dc
k
m
dc dc
k
V V n t dt
T
V n D n D n m D
n m m m
V
n
n
V n D n K D
n m m
V Vn D n K D
n m m n
Z
S S S
S
S
S
S S
S
S S
S S

 

 
 
 ­ ½   ® ¾
¯ ¿
 
­ ½
® ¾
¯ ¿ 
­ ½ ® ¾
¯ ¿
³
¦
¦  n=odd
­
°
°
®
°
°
¯
 (4) 
We have the nth lamp current ( )gi t"
0
0
1
( ) ( )
sin( )
g gn
n
g gn s gn
n
i t i t
I I n tZ I
f
 
f
 
 
  
¦
¦
" "
" " "
  (5) 
where 
0
0 1 2
1 2
        m m
2
0                     m m
g
l f
a
I
R r
 z

  
" ,
 (6) 
22
22
22 )()2()(
gngn
ssf
nngn BA
Cnr
baI


 
Z
" ,  (7) 
gn
gn
fss
gn A
B
rCn
11 tan
2
1
tan   
Z
I"   (8) 
The lamp voltage )(tv g"  is 
¦¦
f
 
f
 
  
1
0
0
)sin()()(
n
gnsgng
n
gng tnVVtvtv """"" IZ   (9) 
where 
21
21
0
0
mm0
mm
2
  
z

 
fl
l
g rR
aR
V"
,  (10) 
22
22
22 )()2()(
gngn
ssf
nngn
BA
Cnr
baV


 
Z
" , (11) 
Where 
s
lffgn C
L
RrrA  4)2( 2 ,  (12) 
ss
ssfl
gn Cn
LCnrR
B
Z
Z )1)(2( 22 
 . (13) 
1870
hardware-made GAPWM as shown in Fig. 5. The 
proposed DGAPWM is realized by a single-chip IC 8051 
by programming the group pulse train with proper 
duty-ratio so as to achieve lamp current including odd as 
well as even harmonics, where the striation and 
thermostat effect are to be disappeared. 
(a) 
(b) 
(c) 
Fig 5 (a) Configuration of HB-SRI ballast with DGAPWM controller, (b) structure of single-chip IC 8051 (82E52), and (c) output group pulse train 
from 8051 
III. CONTROL STRATEGY OF DGAPWM
Fig. 5(a) shows the configuration of the proposed 
DGAPWM controller, which is formed by a single-chip 
processor 8051 as shown in Fig. 5(b). The expected 
output waveform is depicted in Fig. 5(c), which is as 
DGAPWM pulse train drives for ballast. The detail 
control strategy is programmed in Fig. 6, including main
program, subroutine, and control status etc. The processor 
activates when fs>fc, where unequal duty-ratio group 
pulse train will be provided for dimmer range under 35% 
of full luminance. As for stability, since the proposed 
ballast topology is a parallel-loaded series-resonant 
inverter, in which the fluorescent lamp is in parallel with
the resonant capacitor after firing. High phase margin 
nearly 60o for system stability may be achieved due to the 
resistive lamp under two poles system.  
IV. EXPERIMENT
Two 40-W fluorescent lamps (FL40D-EX/38, China 
Electric Mfd. Co.) are survived in parallel as a load in the 
design of DGAPWM ballast. Referring to the lamp 
characteristics, the operating frequency fs for dimmer is 
selected above the series LC resonant frequency fo, i.e., 
fs>fo, where the HB-SRI ballast operates in the 
continuous-conduction mode (CCM). The resonant 
frequency is set at fo=38 kHz in this design, where the 
resonant inductor is L=2.05 mH and the start capacitor 
Cs=8.2 nF. According to experimentation, the striation 
may occur when the luminance is low below 4,000 Cd/m2,
where is correspondent to 30-40% of the full luminance
(12,000 Cd/m2) [11-14]. In this design, the critical 
dimmer reference for activating DGAPWM is set at 35% 
(4,200 Cd/m2), where the critical frequency fc is set at 54 
kHz. Figs. 7(a) and 7(b) show the time and frequency 
responses of the terminal vAB(t) for 50/50 PWM and 
typical unequal duty-ratio DGAPWM, respectively, in 
which the former contains odd harmonics only but the 
latter contains odd as well as even harmonics as predicted 
in (4). Fig. 8 shows three kinds of pulse train with 
different duty-ratio. The spectrum of the lamp current 
shows only odd harmonics for 50/50 PWM, but odd and 
even ones for 33/67 and 25/75.  
1872
presents in the lamp when the luminance is low under 
4,393Cd/m2. Remarkably, due to DGAPWM drives, the 
hiding ac in the lamp voltage and current as shown in Figs. 
8 are averaged to null as the predicted in (6) and (10),
thus no thermostat effect occurs. Furthermore, both 
unequal duty-ratio lamp currents and voltages always 
show quasi-sinusoidal waveforms during group change 
and they can achieve better crest factor less than 1.5. Thus, 
no steep change voltage will be presented in the lamp. 
Experimental results also show that the proposed 
DGAPWM ballast can actually operate at high efficiency 
up to 90% and can provide high lighting efficiency better 
over 20% than the traditional one.  
M/S Time domain Frequency domain of vAB(t)
50/50
MzS
vgs1 and vgs2: Ver.:10V/div.  
vAB: Ver.: 200V/div.  
Hor.: 50Ps/div. 
Ver.:30 V/div. 
Hor.: 50 KHz/div. 
Fig. 7 Measured output waveforms from single-chip IC 8051 for different duty-ratio 
M/S Time response Highlight time response Spectrum of ilamp(t) 
50/50
ABv
lampv
ABv
lamp
v
33/67
+
67/33
ABv
lampv
ABv
lampv
lampi
25/75
+
75/25
ABv
lamp
v
ABv
lampv
lampi
vAB: Ver.: 250V/div. 
vlamp: Ver.: 200V/div. 
ilamp: Ver.: 350mA/div.  
Hor.: 100Ps/div 
vAB: Ver.: 250V/div.
vlamp: Ver.: 200V/div. 
ilamp: Ver.: 350mA/div.  
Hor.: 10Ps/div
iLamp: Ver.: 100mA/div. 
Hor.: 50KHz/div. 
Fig. 8 Measured spectrum of group pulse train of vAB(t) with respect to lamp current ilamp(t) for different duty-ratio pair 
