<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP2 - G1: VREF Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP2 - G1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group___v_r_e_f___peripheral___access___layer.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">VREF Peripheral Access Layer<div class="ingroups"><a class="el" href="group___mapping___information.html">Mapping Information</a> &raquo; <a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c___peripheral___access___layer.html">ADC Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_i_p_s___peripheral___access___layer.html">AIPS Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_x_b_s___peripheral___access___layer.html">AXBS Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_a_n___peripheral___access___layer.html">CAN Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_a_u___peripheral___access___layer.html">CAU Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_p___peripheral___access___layer.html">CMP Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_t___peripheral___access___layer.html">CMT Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_r_c___peripheral___access___layer.html">CRC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_a_c___peripheral___access___layer.html">DAC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a_m_u_x___peripheral___access___layer.html">DMAMUX Peripheral Access Layer</a> &raquo; <a class="el" href="group___e_n_e_t___peripheral___access___layer.html">ENET Peripheral Access Layer</a> &raquo; <a class="el" href="group___e_w_m___peripheral___access___layer.html">EWM Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_b___peripheral___access___layer.html">FB Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_m_c___peripheral___access___layer.html">FMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_t_f_e___peripheral___access___layer.html">FTFE Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_t_m___peripheral___access___layer.html">FTM Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_p_i_o___peripheral___access___layer.html">GPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_c___peripheral___access___layer.html">I2C Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_s___peripheral___access___layer.html">I2S Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_l_w_u___peripheral___access___layer.html">LLWU Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_t_m_r___peripheral___access___layer.html">LPTMR Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_g___peripheral___access___layer.html">MCG Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_m___peripheral___access___layer.html">MCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___n_v___peripheral___access___layer.html">NV Peripheral Access Layer</a> &raquo; <a class="el" href="group___o_s_c___peripheral___access___layer.html">OSC Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_d_b___peripheral___access___layer.html">PDB Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_i_t___peripheral___access___layer.html">PIT Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_m_c___peripheral___access___layer.html">PMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_o_r_t___peripheral___access___layer.html">PORT Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_c_m___peripheral___access___layer.html">RCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_f_s_y_s___peripheral___access___layer.html">RFSYS Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_f_v_b_a_t___peripheral___access___layer.html">RFVBAT Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_n_g___peripheral___access___layer.html">RNG Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_t_c___peripheral___access___layer.html">RTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_d_h_c___peripheral___access___layer.html">SDHC Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_i_m___peripheral___access___layer.html">SIM Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_m_c___peripheral___access___layer.html">SMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i___peripheral___access___layer.html">SPI Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_y_s_m_p_u___peripheral___access___layer.html">SYSMPU Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_a_r_t___peripheral___access___layer.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_s_b___peripheral___access___layer.html">USB Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_s_b_d_c_d___peripheral___access___layer.html">USBDCD Peripheral Access Layer</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___v_r_e_f___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___register___masks.html">VREF Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___w_d_o_g___peripheral___access___layer"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___w_d_o_g___peripheral___access___layer.html">WDOG Peripheral Access Layer</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___bit___field___generic___macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___bit___field___generic___macros.html">Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_d_k___compatibility___symbols"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_k___compatibility___symbols.html">SDK Compatibility</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_r_e_f___type.html">VREF_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gac2f336dedf67a3b6dc792098c25f1197"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac2f336dedf67a3b6dc792098c25f1197">SC1</a> [2]</td></tr>
<tr class="separator:gac2f336dedf67a3b6dc792098c25f1197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecccecd01b0d465123a2dc166db4141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">CFG1</a></td></tr>
<tr class="separator:gabecccecd01b0d465123a2dc166db4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a></td></tr>
<tr class="separator:ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5ff162ed91ca88f1f5ce93926a28a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2d5ff162ed91ca88f1f5ce93926a28a8">R</a> [2]</td></tr>
<tr class="separator:ga2d5ff162ed91ca88f1f5ce93926a28a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69f073a5103823855dfa98e8b75ec9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab69f073a5103823855dfa98e8b75ec9c">CV1</a></td></tr>
<tr class="separator:gab69f073a5103823855dfa98e8b75ec9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0c2c2ba809736fd08737b76334280"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa6d0c2c2ba809736fd08737b76334280">CV2</a></td></tr>
<tr class="separator:gaa6d0c2c2ba809736fd08737b76334280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3540714d43d0b62818c72e8dc20d90a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab3540714d43d0b62818c72e8dc20d90a">SC2</a></td></tr>
<tr class="separator:gab3540714d43d0b62818c72e8dc20d90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9553a6641fb9da34cb7a0b63c7b2d4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac9553a6641fb9da34cb7a0b63c7b2d4e">SC3</a></td></tr>
<tr class="separator:gac9553a6641fb9da34cb7a0b63c7b2d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c229965c5de3a76f0f694f7f008bd27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9c229965c5de3a76f0f694f7f008bd27">OFS</a></td></tr>
<tr class="separator:ga9c229965c5de3a76f0f694f7f008bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25efaaa034049fd39719cfe5b8ef3a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac25efaaa034049fd39719cfe5b8ef3a0">PG</a></td></tr>
<tr class="separator:gac25efaaa034049fd39719cfe5b8ef3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986be295f88a5b585ac89b5ae6a75f57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga986be295f88a5b585ac89b5ae6a75f57">MG</a></td></tr>
<tr class="separator:ga986be295f88a5b585ac89b5ae6a75f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac68ed297fff3a0b27ccd90a55b2f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1ac68ed297fff3a0b27ccd90a55b2f28">CLPD</a></td></tr>
<tr class="separator:ga1ac68ed297fff3a0b27ccd90a55b2f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae959a34b13cf9ea0076fda72fcf4cf70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae959a34b13cf9ea0076fda72fcf4cf70">CLPS</a></td></tr>
<tr class="separator:gae959a34b13cf9ea0076fda72fcf4cf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8205d2a8f6f433a429ad72e094d617e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf8205d2a8f6f433a429ad72e094d617e">CLP4</a></td></tr>
<tr class="separator:gaf8205d2a8f6f433a429ad72e094d617e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc34fda0519e96304c90539eaa110979"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacc34fda0519e96304c90539eaa110979">CLP3</a></td></tr>
<tr class="separator:gacc34fda0519e96304c90539eaa110979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07deba1a9895548e459d751b6d4a9a9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga07deba1a9895548e459d751b6d4a9a9b">CLP2</a></td></tr>
<tr class="separator:ga07deba1a9895548e459d751b6d4a9a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7869ef75cfd5cd705846e5ab901e275"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa7869ef75cfd5cd705846e5ab901e275">CLP1</a></td></tr>
<tr class="separator:gaa7869ef75cfd5cd705846e5ab901e275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01995af9e111222e08476c9aee76677c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga01995af9e111222e08476c9aee76677c">CLP0</a></td></tr>
<tr class="separator:ga01995af9e111222e08476c9aee76677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad8cc46860498791a191bb20eaabee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaddad8cc46860498791a191bb20eaabee">CLMD</a></td></tr>
<tr class="separator:gaddad8cc46860498791a191bb20eaabee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58148ff5ccf31e3492e95fefe99ada53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga58148ff5ccf31e3492e95fefe99ada53">CLMS</a></td></tr>
<tr class="separator:ga58148ff5ccf31e3492e95fefe99ada53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20cd4616d206938dcbdd0d89294a1c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae20cd4616d206938dcbdd0d89294a1c5">CLM4</a></td></tr>
<tr class="separator:gae20cd4616d206938dcbdd0d89294a1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc2d6954ca002237cf69c29c4c8fdaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1cc2d6954ca002237cf69c29c4c8fdaf">CLM3</a></td></tr>
<tr class="separator:ga1cc2d6954ca002237cf69c29c4c8fdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4711a30f2fd22f8aeab7f895a48e23e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4711a30f2fd22f8aeab7f895a48e23e5">CLM2</a></td></tr>
<tr class="separator:ga4711a30f2fd22f8aeab7f895a48e23e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f1f4e8be5d496b5ee572702254ca97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf1f1f4e8be5d496b5ee572702254ca97">CLM1</a></td></tr>
<tr class="separator:gaf1f1f4e8be5d496b5ee572702254ca97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387c7f0803d309215cb3a8e950a3306e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga387c7f0803d309215cb3a8e950a3306e">CLM0</a></td></tr>
<tr class="separator:ga387c7f0803d309215cb3a8e950a3306e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896a4a1f7862550beba46cd8e2e2317b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga896a4a1f7862550beba46cd8e2e2317b">MPRA</a></td></tr>
<tr class="separator:ga896a4a1f7862550beba46cd8e2e2317b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc36545658b11a98b00c51de3a3c5d42"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabc36545658b11a98b00c51de3a3c5d42">RESERVED_0</a> [28]</td></tr>
<tr class="separator:gabc36545658b11a98b00c51de3a3c5d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b74145d956e4f06a59881f23aaa7a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae1b74145d956e4f06a59881f23aaa7a3">PACRA</a></td></tr>
<tr class="separator:gae1b74145d956e4f06a59881f23aaa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c740e89a51c22d18560a674a92e4f1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2c740e89a51c22d18560a674a92e4f1e">PACRB</a></td></tr>
<tr class="separator:ga2c740e89a51c22d18560a674a92e4f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32727b5e3b99080e4b185bed4835743"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf32727b5e3b99080e4b185bed4835743">PACRC</a></td></tr>
<tr class="separator:gaf32727b5e3b99080e4b185bed4835743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230a8f141b20cdb4e7f0f2ac13661be1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga230a8f141b20cdb4e7f0f2ac13661be1">PACRD</a></td></tr>
<tr class="separator:ga230a8f141b20cdb4e7f0f2ac13661be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga751eb9bad252d2a0d98a9d0f0c8ae7d4">RESERVED_1</a> [16]</td></tr>
<tr class="separator:ga751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e81b01702e22944b8e8f2258f2aacd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga35e81b01702e22944b8e8f2258f2aacd">PACRE</a></td></tr>
<tr class="separator:ga35e81b01702e22944b8e8f2258f2aacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38dc2ff796c83d514ae1391433b32588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga38dc2ff796c83d514ae1391433b32588">PACRF</a></td></tr>
<tr class="separator:ga38dc2ff796c83d514ae1391433b32588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85664a10990daaa8847dadc54328e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9c85664a10990daaa8847dadc54328e1">PACRG</a></td></tr>
<tr class="separator:ga9c85664a10990daaa8847dadc54328e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bf363a362293354ef7a817bfe12c31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad8bf363a362293354ef7a817bfe12c31">PACRH</a></td></tr>
<tr class="separator:gad8bf363a362293354ef7a817bfe12c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779efcab301c5794b68c0e944333aaa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga779efcab301c5794b68c0e944333aaa0">PACRI</a></td></tr>
<tr class="separator:ga779efcab301c5794b68c0e944333aaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3acdc13e6a9a11571b02268fc654ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabf3acdc13e6a9a11571b02268fc654ce">PACRJ</a></td></tr>
<tr class="separator:gabf3acdc13e6a9a11571b02268fc654ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb3a7433a2660b6f14f8e71eadd5cce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2bb3a7433a2660b6f14f8e71eadd5cce">PACRK</a></td></tr>
<tr class="separator:ga2bb3a7433a2660b6f14f8e71eadd5cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb41dc5d16380be9e11e3205bd7da1a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadb41dc5d16380be9e11e3205bd7da1a7">PACRL</a></td></tr>
<tr class="separator:gadb41dc5d16380be9e11e3205bd7da1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5e18b2976aaa78636616eab3dec674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadf5e18b2976aaa78636616eab3dec674">PACRM</a></td></tr>
<tr class="separator:gadf5e18b2976aaa78636616eab3dec674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161b9fba03bbe07ba7f7a8d50da97a51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga161b9fba03bbe07ba7f7a8d50da97a51">PACRN</a></td></tr>
<tr class="separator:ga161b9fba03bbe07ba7f7a8d50da97a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd939951c6073a0ecb5d56aed0b1f942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabd939951c6073a0ecb5d56aed0b1f942">PACRO</a></td></tr>
<tr class="separator:gabd939951c6073a0ecb5d56aed0b1f942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b51b9ee44617dedea460d1a531db9fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3b51b9ee44617dedea460d1a531db9fe">PACRP</a></td></tr>
<tr class="separator:ga3b51b9ee44617dedea460d1a531db9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290262cc4edb96ebeefaae3da3cda0d7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga290262cc4edb96ebeefaae3da3cda0d7">RESERVED_2</a> [16]</td></tr>
<tr class="separator:ga290262cc4edb96ebeefaae3da3cda0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7f8d13e89ff056716554def249398b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8f7f8d13e89ff056716554def249398b">PACRU</a></td></tr>
<tr class="separator:ga8f7f8d13e89ff056716554def249398b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d30f22766bc0456616fa4f22e3620e1"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8d30f22766bc0456616fa4f22e3620e1">PRS</a></td></tr>
<tr class="separator:ga8d30f22766bc0456616fa4f22e3620e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18bafaac3b2ce682652a0ce35d863c5"><td class="memItemLeft" >uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga144e7a888c9f93089fd78220bc77af8b">RESERVED_0</a> [12]</td></tr>
<tr class="separator:gaf18bafaac3b2ce682652a0ce35d863c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ba78b551cc36ed4649ad3693aa9978"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga95ba78b551cc36ed4649ad3693aa9978">CRS</a></td></tr>
<tr class="separator:ga95ba78b551cc36ed4649ad3693aa9978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d62f7537cb7fff3930a3b62418fce4"><td class="memItemLeft" >uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabc2dc38106b6ab2d3320e9269cd05504">RESERVED_1</a> [236]</td></tr>
<tr class="separator:gaf5d62f7537cb7fff3930a3b62418fce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d038f708567a8218c8fc391776faa9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga8d30f22766bc0456616fa4f22e3620e1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8d30f22766bc0456616fa4f22e3620e1">PRS</a></td></tr>
<tr class="separator:ga8d30f22766bc0456616fa4f22e3620e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18bafaac3b2ce682652a0ce35d863c5"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga144e7a888c9f93089fd78220bc77af8b">RESERVED_0</a> [12]</td></tr>
<tr class="separator:gaf18bafaac3b2ce682652a0ce35d863c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ba78b551cc36ed4649ad3693aa9978"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga95ba78b551cc36ed4649ad3693aa9978">CRS</a></td></tr>
<tr class="separator:ga95ba78b551cc36ed4649ad3693aa9978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d62f7537cb7fff3930a3b62418fce4"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabc2dc38106b6ab2d3320e9269cd05504">RESERVED_1</a> [236]</td></tr>
<tr class="separator:gaf5d62f7537cb7fff3930a3b62418fce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d038f708567a8218c8fc391776faa9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga49d038f708567a8218c8fc391776faa9">SLAVE</a> [5]</td></tr>
<tr class="separator:ga49d038f708567a8218c8fc391776faa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95040200b47ad000d4d10a0a3cc26328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga95040200b47ad000d4d10a0a3cc26328">MGPCR0</a></td></tr>
<tr class="separator:ga95040200b47ad000d4d10a0a3cc26328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bab6401c5712f0f544475a30c7f228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga27bab6401c5712f0f544475a30c7f228">MGPCR1</a></td></tr>
<tr class="separator:ga27bab6401c5712f0f544475a30c7f228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f91643603313549f066d2f445fbe58b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6f91643603313549f066d2f445fbe58b">RESERVED_2</a> [252]</td></tr>
<tr class="separator:ga6f91643603313549f066d2f445fbe58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7565ef72e26c5097db4bea3ec5fa9e14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7565ef72e26c5097db4bea3ec5fa9e14">MGPCR2</a></td></tr>
<tr class="separator:ga7565ef72e26c5097db4bea3ec5fa9e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f7bcb4c19541862a0ea955208a38f2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae6f7bcb4c19541862a0ea955208a38f2">RESERVED_3</a> [252]</td></tr>
<tr class="separator:gae6f7bcb4c19541862a0ea955208a38f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1901496c3e52eee108a21efaa7a4e17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf1901496c3e52eee108a21efaa7a4e17">MGPCR3</a></td></tr>
<tr class="separator:gaf1901496c3e52eee108a21efaa7a4e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269f43b5f47b1d3dadb76a9bb547eb2c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga269f43b5f47b1d3dadb76a9bb547eb2c">RESERVED_4</a> [252]</td></tr>
<tr class="separator:ga269f43b5f47b1d3dadb76a9bb547eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30337708f5ac98f037caf0dbc449801b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga30337708f5ac98f037caf0dbc449801b">MGPCR4</a></td></tr>
<tr class="separator:ga30337708f5ac98f037caf0dbc449801b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac434c3049fc8beb09dd04d55973be5a5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac434c3049fc8beb09dd04d55973be5a5">RESERVED_5</a> [252]</td></tr>
<tr class="separator:gac434c3049fc8beb09dd04d55973be5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0f01dbebdaf29c21c507b7acf1ae33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gade0f01dbebdaf29c21c507b7acf1ae33">MGPCR5</a></td></tr>
<tr class="separator:gade0f01dbebdaf29c21c507b7acf1ae33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57996484e084b8cc5005765971c49681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga57996484e084b8cc5005765971c49681">CTRL1</a></td></tr>
<tr class="separator:ga57996484e084b8cc5005765971c49681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b8b29e4cdd642fd36ac94c68c33357"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae7b8b29e4cdd642fd36ac94c68c33357">TIMER</a></td></tr>
<tr class="separator:gae7b8b29e4cdd642fd36ac94c68c33357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2048bfa07070031acbee2dd7e64391"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5c2048bfa07070031acbee2dd7e64391">RXMGMASK</a></td></tr>
<tr class="separator:ga5c2048bfa07070031acbee2dd7e64391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30926c424788b94e5d29ab98cb8bac1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga30926c424788b94e5d29ab98cb8bac1e">RX14MASK</a></td></tr>
<tr class="separator:ga30926c424788b94e5d29ab98cb8bac1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ebd58a3a24c6ca80f804ea56fd3d3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab3ebd58a3a24c6ca80f804ea56fd3d3b">RX15MASK</a></td></tr>
<tr class="separator:gab3ebd58a3a24c6ca80f804ea56fd3d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a></td></tr>
<tr class="separator:ga1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6c4a2f3760d4fb727c7c070d0555e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6b6c4a2f3760d4fb727c7c070d0555e4">ESR1</a></td></tr>
<tr class="separator:ga6b6c4a2f3760d4fb727c7c070d0555e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0071f98a0dbef8205320a7b4b1dd9031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0071f98a0dbef8205320a7b4b1dd9031">IMASK1</a></td></tr>
<tr class="separator:ga0071f98a0dbef8205320a7b4b1dd9031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45c5366e27007e4ceedba56462d190c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa45c5366e27007e4ceedba56462d190c">IFLAG1</a></td></tr>
<tr class="separator:gaa45c5366e27007e4ceedba56462d190c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa664264685320acc9b7ce3c69b986c39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa664264685320acc9b7ce3c69b986c39">CTRL2</a></td></tr>
<tr class="separator:gaa664264685320acc9b7ce3c69b986c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e345241e4dcbd3d51d8aedfcdb03c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga39e345241e4dcbd3d51d8aedfcdb03c8">ESR2</a></td></tr>
<tr class="separator:ga39e345241e4dcbd3d51d8aedfcdb03c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86684537b595133db57a7bcc73843d2a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga86684537b595133db57a7bcc73843d2a">RESERVED_3</a> [8]</td></tr>
<tr class="separator:ga86684537b595133db57a7bcc73843d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45f956fe143e80070116cda6ecf5f1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa45f956fe143e80070116cda6ecf5f1b">CRCR</a></td></tr>
<tr class="separator:gaa45f956fe143e80070116cda6ecf5f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dea8ce252243b9f7caaabeb24bd880a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0dea8ce252243b9f7caaabeb24bd880a">RXFGMASK</a></td></tr>
<tr class="separator:ga0dea8ce252243b9f7caaabeb24bd880a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068e84aeb58da0d6b60963aba62ca254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga068e84aeb58da0d6b60963aba62ca254">RXFIR</a></td></tr>
<tr class="separator:ga068e84aeb58da0d6b60963aba62ca254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3109898e317e51e909c069ce9e83d7be"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3109898e317e51e909c069ce9e83d7be">RESERVED_4</a> [48]</td></tr>
<tr class="separator:ga3109898e317e51e909c069ce9e83d7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5824868cf314b1873a3c1b60bc0a1882"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5824868cf314b1873a3c1b60bc0a1882">CS</a></td></tr>
<tr class="separator:ga5824868cf314b1873a3c1b60bc0a1882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88105bb6b46e81bf45146d2a365bc255"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga88105bb6b46e81bf45146d2a365bc255">ID</a></td></tr>
<tr class="separator:ga88105bb6b46e81bf45146d2a365bc255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a0a45a9a29769080940eebb8550d9"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga821a0a45a9a29769080940eebb8550d9">WORD0</a></td></tr>
<tr class="separator:ga821a0a45a9a29769080940eebb8550d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9092b2359729c2cbd906dfff0471d867"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9092b2359729c2cbd906dfff0471d867">WORD1</a></td></tr>
<tr class="separator:ga9092b2359729c2cbd906dfff0471d867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407be563596fc665508ae27472081670"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga5824868cf314b1873a3c1b60bc0a1882"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5824868cf314b1873a3c1b60bc0a1882">CS</a></td></tr>
<tr class="separator:ga5824868cf314b1873a3c1b60bc0a1882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88105bb6b46e81bf45146d2a365bc255"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga88105bb6b46e81bf45146d2a365bc255">ID</a></td></tr>
<tr class="separator:ga88105bb6b46e81bf45146d2a365bc255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a0a45a9a29769080940eebb8550d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga821a0a45a9a29769080940eebb8550d9">WORD0</a></td></tr>
<tr class="separator:ga821a0a45a9a29769080940eebb8550d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9092b2359729c2cbd906dfff0471d867"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9092b2359729c2cbd906dfff0471d867">WORD1</a></td></tr>
<tr class="separator:ga9092b2359729c2cbd906dfff0471d867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407be563596fc665508ae27472081670"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga407be563596fc665508ae27472081670">MB</a> [16]</td></tr>
<tr class="separator:ga407be563596fc665508ae27472081670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4f40ea0c686c93942d705bcbbdcc98"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9e4f40ea0c686c93942d705bcbbdcc98">RESERVED_5</a> [1792]</td></tr>
<tr class="separator:ga9e4f40ea0c686c93942d705bcbbdcc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ac97ce9a5bdf88fe8244dda097722b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga22ac97ce9a5bdf88fe8244dda097722b">RXIMR</a> [16]</td></tr>
<tr class="separator:ga22ac97ce9a5bdf88fe8244dda097722b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0c035500e69d383300e0d668d13a54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7d0c035500e69d383300e0d668d13a54">DIRECT</a> [16]</td></tr>
<tr class="separator:ga7d0c035500e69d383300e0d668d13a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466296441eef561a0b5b1146e008a92c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga466296441eef561a0b5b1146e008a92c">RESERVED_0</a> [2048]</td></tr>
<tr class="separator:ga466296441eef561a0b5b1146e008a92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52fad60ce449396fd0dda3f7865dd542"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga52fad60ce449396fd0dda3f7865dd542">LDR_CASR</a></td></tr>
<tr class="separator:ga52fad60ce449396fd0dda3f7865dd542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea2f4c55625e6357485c7b17095084b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacea2f4c55625e6357485c7b17095084b">LDR_CAA</a></td></tr>
<tr class="separator:gacea2f4c55625e6357485c7b17095084b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893c71c21b4b55e6a7c84accb517e149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga893c71c21b4b55e6a7c84accb517e149">LDR_CA</a> [9]</td></tr>
<tr class="separator:ga893c71c21b4b55e6a7c84accb517e149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4bd80405f38ccb35aaefc0f779684a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7c4bd80405f38ccb35aaefc0f779684a">RESERVED_1</a> [20]</td></tr>
<tr class="separator:ga7c4bd80405f38ccb35aaefc0f779684a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22ce20e7ca15c2fdb392414d4a934a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad22ce20e7ca15c2fdb392414d4a934a6">STR_CASR</a></td></tr>
<tr class="separator:gad22ce20e7ca15c2fdb392414d4a934a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ad8bd9d03821985fc068bdb44cb79d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab3ad8bd9d03821985fc068bdb44cb79d">STR_CAA</a></td></tr>
<tr class="separator:gab3ad8bd9d03821985fc068bdb44cb79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d48e521076ac72f94f3d2503305b08f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d48e521076ac72f94f3d2503305b08f">STR_CA</a> [9]</td></tr>
<tr class="separator:ga6d48e521076ac72f94f3d2503305b08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac602b4f02cf3d5e8d341cd9f7afc343e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac602b4f02cf3d5e8d341cd9f7afc343e">RESERVED_2</a> [20]</td></tr>
<tr class="separator:gac602b4f02cf3d5e8d341cd9f7afc343e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8857e24aaeeca92308c3b239f5236bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad8857e24aaeeca92308c3b239f5236bc">ADR_CASR</a></td></tr>
<tr class="separator:gad8857e24aaeeca92308c3b239f5236bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d7c013c073684dfb41fc8b14aacfd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa8d7c013c073684dfb41fc8b14aacfd2">ADR_CAA</a></td></tr>
<tr class="separator:gaa8d7c013c073684dfb41fc8b14aacfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e69da399dbfb92eb4a22cc98310d85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga95e69da399dbfb92eb4a22cc98310d85">ADR_CA</a> [9]</td></tr>
<tr class="separator:ga95e69da399dbfb92eb4a22cc98310d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5f07c0d51983920ebca05f9e650883"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6c5f07c0d51983920ebca05f9e650883">RESERVED_3</a> [20]</td></tr>
<tr class="separator:ga6c5f07c0d51983920ebca05f9e650883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9042ac788b844d1e2675bf69dac6f8b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9042ac788b844d1e2675bf69dac6f8b6">RADR_CASR</a></td></tr>
<tr class="separator:ga9042ac788b844d1e2675bf69dac6f8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172165899909ca47b7d966c1e24b30a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga172165899909ca47b7d966c1e24b30a2">RADR_CAA</a></td></tr>
<tr class="separator:ga172165899909ca47b7d966c1e24b30a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83523d7434c7bef3ac1894cb81a9f4b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga83523d7434c7bef3ac1894cb81a9f4b5">RADR_CA</a> [9]</td></tr>
<tr class="separator:ga83523d7434c7bef3ac1894cb81a9f4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2739c72b0603dfc566d2ace64eb4aba"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae2739c72b0603dfc566d2ace64eb4aba">RESERVED_4</a> [84]</td></tr>
<tr class="separator:gae2739c72b0603dfc566d2ace64eb4aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58630299543ab6cbaee0e57351cabb8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga58630299543ab6cbaee0e57351cabb8e">XOR_CASR</a></td></tr>
<tr class="separator:ga58630299543ab6cbaee0e57351cabb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f591ebc786dc021e32e4a25fc57cf2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga09f591ebc786dc021e32e4a25fc57cf2">XOR_CAA</a></td></tr>
<tr class="separator:ga09f591ebc786dc021e32e4a25fc57cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c1872000245448705abaf0aa93a310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga21c1872000245448705abaf0aa93a310">XOR_CA</a> [9]</td></tr>
<tr class="separator:ga21c1872000245448705abaf0aa93a310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9610bff148407bb0bb1979e0e7c9263a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9610bff148407bb0bb1979e0e7c9263a">RESERVED_5</a> [20]</td></tr>
<tr class="separator:ga9610bff148407bb0bb1979e0e7c9263a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d636f7e010fffbb43efa20db3bf3ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf0d636f7e010fffbb43efa20db3bf3ea">ROTL_CASR</a></td></tr>
<tr class="separator:gaf0d636f7e010fffbb43efa20db3bf3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c96461e2e5b1b4e9f1c730eb786ee0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1c96461e2e5b1b4e9f1c730eb786ee0a">ROTL_CAA</a></td></tr>
<tr class="separator:ga1c96461e2e5b1b4e9f1c730eb786ee0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1280c88913b5fbf92826967aa708cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0b1280c88913b5fbf92826967aa708cd">ROTL_CA</a> [9]</td></tr>
<tr class="separator:ga0b1280c88913b5fbf92826967aa708cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cafc46e436960561298a1760b00c183"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8cafc46e436960561298a1760b00c183">RESERVED_6</a> [276]</td></tr>
<tr class="separator:ga8cafc46e436960561298a1760b00c183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059bacc3bbbb405a8ea8ef330b77ab56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga059bacc3bbbb405a8ea8ef330b77ab56">AESC_CASR</a></td></tr>
<tr class="separator:ga059bacc3bbbb405a8ea8ef330b77ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d2a221d0a7c3f07583a6215e88e6bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga16d2a221d0a7c3f07583a6215e88e6bb">AESC_CAA</a></td></tr>
<tr class="separator:ga16d2a221d0a7c3f07583a6215e88e6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59fb404875ce573d1a37a8283d8797b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga59fb404875ce573d1a37a8283d8797b6">AESC_CA</a> [9]</td></tr>
<tr class="separator:ga59fb404875ce573d1a37a8283d8797b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a67a27505bd4086d8923203f3b0e865"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7a67a27505bd4086d8923203f3b0e865">RESERVED_7</a> [20]</td></tr>
<tr class="separator:ga7a67a27505bd4086d8923203f3b0e865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f10e412e8a854eac83da5a01e48cc5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5f10e412e8a854eac83da5a01e48cc5a">AESIC_CASR</a></td></tr>
<tr class="separator:ga5f10e412e8a854eac83da5a01e48cc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fd954e9ab3113ba3febc85f9dec36f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga31fd954e9ab3113ba3febc85f9dec36f">AESIC_CAA</a></td></tr>
<tr class="separator:ga31fd954e9ab3113ba3febc85f9dec36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f384d53d5a0c3a60d70d5a1ee212b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga93f384d53d5a0c3a60d70d5a1ee212b5">AESIC_CA</a> [9]</td></tr>
<tr class="separator:ga93f384d53d5a0c3a60d70d5a1ee212b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e7a916df429e8749930cda0f1bd9e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga02e7a916df429e8749930cda0f1bd9e3">CR0</a></td></tr>
<tr class="separator:ga02e7a916df429e8749930cda0f1bd9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb5e2aed90a3a46151c8bb740665579"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabdb5e2aed90a3a46151c8bb740665579">CR1</a></td></tr>
<tr class="separator:gabdb5e2aed90a3a46151c8bb740665579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366faa2333304f3085d824a6b21d6f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga366faa2333304f3085d824a6b21d6f43">FPR</a></td></tr>
<tr class="separator:ga366faa2333304f3085d824a6b21d6f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa18be8bc25b11eff5d36fbad087a91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3fa18be8bc25b11eff5d36fbad087a91">SCR</a></td></tr>
<tr class="separator:ga3fa18be8bc25b11eff5d36fbad087a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ee6ed882d48b23ff9b82a947a1e2ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga67ee6ed882d48b23ff9b82a947a1e2ea">DACCR</a></td></tr>
<tr class="separator:ga67ee6ed882d48b23ff9b82a947a1e2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa661e87917570b0139052849a7a1dae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaa661e87917570b0139052849a7a1dae">MUXCR</a></td></tr>
<tr class="separator:gaaa661e87917570b0139052849a7a1dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309b886425c6fe607ddc0ea652f9b194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga309b886425c6fe607ddc0ea652f9b194">CGH1</a></td></tr>
<tr class="separator:ga309b886425c6fe607ddc0ea652f9b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bdc2466acff90f1374d817bc1ed866"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga11bdc2466acff90f1374d817bc1ed866">CGL1</a></td></tr>
<tr class="separator:ga11bdc2466acff90f1374d817bc1ed866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d40ea282f57da8f5fae00f40398a5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga84d40ea282f57da8f5fae00f40398a5b">CGH2</a></td></tr>
<tr class="separator:ga84d40ea282f57da8f5fae00f40398a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b34f67e8f631ee467ef7bb5807928af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5b34f67e8f631ee467ef7bb5807928af">CGL2</a></td></tr>
<tr class="separator:ga5b34f67e8f631ee467ef7bb5807928af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84eb9eb3539cff16c79647ab05ac460a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga84eb9eb3539cff16c79647ab05ac460a">OC</a></td></tr>
<tr class="separator:ga84eb9eb3539cff16c79647ab05ac460a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63059b18d3d1ea9d10b88744c30e6f20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga63059b18d3d1ea9d10b88744c30e6f20">MSC</a></td></tr>
<tr class="separator:ga63059b18d3d1ea9d10b88744c30e6f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbb65d4dd1c34987caf4632f7674dd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaadbb65d4dd1c34987caf4632f7674dd1">CMD1</a></td></tr>
<tr class="separator:gaadbb65d4dd1c34987caf4632f7674dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c388250948760641b6e24886ebfd605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9c388250948760641b6e24886ebfd605">CMD2</a></td></tr>
<tr class="separator:ga9c388250948760641b6e24886ebfd605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63eadd8e8284c674163c9a0c7e33182e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga63eadd8e8284c674163c9a0c7e33182e">CMD3</a></td></tr>
<tr class="separator:ga63eadd8e8284c674163c9a0c7e33182e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac134f6fa860ce95fa218a286ea09ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadac134f6fa860ce95fa218a286ea09ef">CMD4</a></td></tr>
<tr class="separator:gadac134f6fa860ce95fa218a286ea09ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae086b2bc67d37e48e34f64d9bc6ba5a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae086b2bc67d37e48e34f64d9bc6ba5a2">PPS</a></td></tr>
<tr class="separator:gae086b2bc67d37e48e34f64d9bc6ba5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87df1a716c395b3f3474710e434e41dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga87df1a716c395b3f3474710e434e41dc">DMA</a></td></tr>
<tr class="separator:ga87df1a716c395b3f3474710e434e41dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44be1f08c4a0d20cf3bdb48bf3663b70"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga44be1f08c4a0d20cf3bdb48bf3663b70">DATAL</a></td></tr>
<tr class="separator:ga44be1f08c4a0d20cf3bdb48bf3663b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb82fbd05f954f025010a891f8028a9"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3eb82fbd05f954f025010a891f8028a9">DATAH</a></td></tr>
<tr class="separator:ga3eb82fbd05f954f025010a891f8028a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea137d83a9dbadbb600d629e1ff162e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga44be1f08c4a0d20cf3bdb48bf3663b70"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga44be1f08c4a0d20cf3bdb48bf3663b70">DATAL</a></td></tr>
<tr class="separator:ga44be1f08c4a0d20cf3bdb48bf3663b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb82fbd05f954f025010a891f8028a9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3eb82fbd05f954f025010a891f8028a9">DATAH</a></td></tr>
<tr class="separator:ga3eb82fbd05f954f025010a891f8028a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea137d83a9dbadbb600d629e1ff162e"><td class="memItemLeft" valign="top">}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9ea137d83a9dbadbb600d629e1ff162e">ACCESS16BIT</a></td></tr>
<tr class="separator:ga9ea137d83a9dbadbb600d629e1ff162e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb6b41986c241ca85af803e9cd6101"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">DATA</a></td></tr>
<tr class="separator:ga54cb6b41986c241ca85af803e9cd6101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163f838a6515d380cb432907c426bc64"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga163f838a6515d380cb432907c426bc64">DATALL</a></td></tr>
<tr class="separator:ga163f838a6515d380cb432907c426bc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef159257b3795329d68a57e5cc30643"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1ef159257b3795329d68a57e5cc30643">DATALU</a></td></tr>
<tr class="separator:ga1ef159257b3795329d68a57e5cc30643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae430029da74ff7be05faacdc59576e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1ae430029da74ff7be05faacdc59576e">DATAHL</a></td></tr>
<tr class="separator:ga1ae430029da74ff7be05faacdc59576e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47c42d55e7ad2cdd02f961ee06b5573"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae47c42d55e7ad2cdd02f961ee06b5573">DATAHU</a></td></tr>
<tr class="separator:gae47c42d55e7ad2cdd02f961ee06b5573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130c9e00fa6f4e062de588cd9e3d5936"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga163f838a6515d380cb432907c426bc64"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga163f838a6515d380cb432907c426bc64">DATALL</a></td></tr>
<tr class="separator:ga163f838a6515d380cb432907c426bc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef159257b3795329d68a57e5cc30643"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1ef159257b3795329d68a57e5cc30643">DATALU</a></td></tr>
<tr class="separator:ga1ef159257b3795329d68a57e5cc30643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae430029da74ff7be05faacdc59576e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1ae430029da74ff7be05faacdc59576e">DATAHL</a></td></tr>
<tr class="separator:ga1ae430029da74ff7be05faacdc59576e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47c42d55e7ad2cdd02f961ee06b5573"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae47c42d55e7ad2cdd02f961ee06b5573">DATAHU</a></td></tr>
<tr class="separator:gae47c42d55e7ad2cdd02f961ee06b5573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130c9e00fa6f4e062de588cd9e3d5936"><td class="memItemLeft" valign="top">}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga130c9e00fa6f4e062de588cd9e3d5936">ACCESS8BIT</a></td></tr>
<tr class="separator:ga130c9e00fa6f4e062de588cd9e3d5936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2adb5b89b56dc60fe6d9a02b3c444d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga9ea137d83a9dbadbb600d629e1ff162e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga44be1f08c4a0d20cf3bdb48bf3663b70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga44be1f08c4a0d20cf3bdb48bf3663b70">DATAL</a></td></tr>
<tr class="separator:ga44be1f08c4a0d20cf3bdb48bf3663b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb82fbd05f954f025010a891f8028a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3eb82fbd05f954f025010a891f8028a9">DATAH</a></td></tr>
<tr class="separator:ga3eb82fbd05f954f025010a891f8028a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea137d83a9dbadbb600d629e1ff162e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9ea137d83a9dbadbb600d629e1ff162e">ACCESS16BIT</a></td></tr>
<tr class="separator:ga9ea137d83a9dbadbb600d629e1ff162e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb6b41986c241ca85af803e9cd6101"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">DATA</a></td></tr>
<tr class="separator:ga54cb6b41986c241ca85af803e9cd6101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130c9e00fa6f4e062de588cd9e3d5936"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga163f838a6515d380cb432907c426bc64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga163f838a6515d380cb432907c426bc64">DATALL</a></td></tr>
<tr class="separator:ga163f838a6515d380cb432907c426bc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef159257b3795329d68a57e5cc30643"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1ef159257b3795329d68a57e5cc30643">DATALU</a></td></tr>
<tr class="separator:ga1ef159257b3795329d68a57e5cc30643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae430029da74ff7be05faacdc59576e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1ae430029da74ff7be05faacdc59576e">DATAHL</a></td></tr>
<tr class="separator:ga1ae430029da74ff7be05faacdc59576e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47c42d55e7ad2cdd02f961ee06b5573"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae47c42d55e7ad2cdd02f961ee06b5573">DATAHU</a></td></tr>
<tr class="separator:gae47c42d55e7ad2cdd02f961ee06b5573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130c9e00fa6f4e062de588cd9e3d5936"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga130c9e00fa6f4e062de588cd9e3d5936">ACCESS8BIT</a></td></tr>
<tr class="separator:ga130c9e00fa6f4e062de588cd9e3d5936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2adb5b89b56dc60fe6d9a02b3c444d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaef2adb5b89b56dc60fe6d9a02b3c444d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db53ca358ccb8e3dfeb62c2f71a8448"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3db53ca358ccb8e3dfeb62c2f71a8448">GPOLYL</a></td></tr>
<tr class="separator:ga3db53ca358ccb8e3dfeb62c2f71a8448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635b66f3e8a368aabdd651fe725bfa36"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga635b66f3e8a368aabdd651fe725bfa36">GPOLYH</a></td></tr>
<tr class="separator:ga635b66f3e8a368aabdd651fe725bfa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0800e837c3dfdeb9ac37ecb5c711c108"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga3db53ca358ccb8e3dfeb62c2f71a8448"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3db53ca358ccb8e3dfeb62c2f71a8448">GPOLYL</a></td></tr>
<tr class="separator:ga3db53ca358ccb8e3dfeb62c2f71a8448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635b66f3e8a368aabdd651fe725bfa36"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga635b66f3e8a368aabdd651fe725bfa36">GPOLYH</a></td></tr>
<tr class="separator:ga635b66f3e8a368aabdd651fe725bfa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0800e837c3dfdeb9ac37ecb5c711c108"><td class="memItemLeft" valign="top">}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0800e837c3dfdeb9ac37ecb5c711c108">GPOLY_ACCESS16BIT</a></td></tr>
<tr class="separator:ga0800e837c3dfdeb9ac37ecb5c711c108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefb2690f2047875284c294b569ade0e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaefb2690f2047875284c294b569ade0e">GPOLY</a></td></tr>
<tr class="separator:gaaefb2690f2047875284c294b569ade0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c8b1ce10cf280d14eeadbf4d28faea"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab4c8b1ce10cf280d14eeadbf4d28faea">GPOLYLL</a></td></tr>
<tr class="separator:gab4c8b1ce10cf280d14eeadbf4d28faea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa738174a3b5ce005524e42dd0670f72b"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa738174a3b5ce005524e42dd0670f72b">GPOLYLU</a></td></tr>
<tr class="separator:gaa738174a3b5ce005524e42dd0670f72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29e5636bf295e2ca5dcbf6e93a41f0c"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa29e5636bf295e2ca5dcbf6e93a41f0c">GPOLYHL</a></td></tr>
<tr class="separator:gaa29e5636bf295e2ca5dcbf6e93a41f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841ae4123bbe7480b32801f08c191d19"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga841ae4123bbe7480b32801f08c191d19">GPOLYHU</a></td></tr>
<tr class="separator:ga841ae4123bbe7480b32801f08c191d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409b201615eef91ceb83779b928b5db9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gab4c8b1ce10cf280d14eeadbf4d28faea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab4c8b1ce10cf280d14eeadbf4d28faea">GPOLYLL</a></td></tr>
<tr class="separator:gab4c8b1ce10cf280d14eeadbf4d28faea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa738174a3b5ce005524e42dd0670f72b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa738174a3b5ce005524e42dd0670f72b">GPOLYLU</a></td></tr>
<tr class="separator:gaa738174a3b5ce005524e42dd0670f72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29e5636bf295e2ca5dcbf6e93a41f0c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa29e5636bf295e2ca5dcbf6e93a41f0c">GPOLYHL</a></td></tr>
<tr class="separator:gaa29e5636bf295e2ca5dcbf6e93a41f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841ae4123bbe7480b32801f08c191d19"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga841ae4123bbe7480b32801f08c191d19">GPOLYHU</a></td></tr>
<tr class="separator:ga841ae4123bbe7480b32801f08c191d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409b201615eef91ceb83779b928b5db9"><td class="memItemLeft" valign="top">}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga409b201615eef91ceb83779b928b5db9">GPOLY_ACCESS8BIT</a></td></tr>
<tr class="separator:ga409b201615eef91ceb83779b928b5db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78026eb032408c0203d899fdb894428f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga0800e837c3dfdeb9ac37ecb5c711c108"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga3db53ca358ccb8e3dfeb62c2f71a8448"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3db53ca358ccb8e3dfeb62c2f71a8448">GPOLYL</a></td></tr>
<tr class="separator:ga3db53ca358ccb8e3dfeb62c2f71a8448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635b66f3e8a368aabdd651fe725bfa36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga635b66f3e8a368aabdd651fe725bfa36">GPOLYH</a></td></tr>
<tr class="separator:ga635b66f3e8a368aabdd651fe725bfa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0800e837c3dfdeb9ac37ecb5c711c108"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0800e837c3dfdeb9ac37ecb5c711c108">GPOLY_ACCESS16BIT</a></td></tr>
<tr class="separator:ga0800e837c3dfdeb9ac37ecb5c711c108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefb2690f2047875284c294b569ade0e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaefb2690f2047875284c294b569ade0e">GPOLY</a></td></tr>
<tr class="separator:gaaefb2690f2047875284c294b569ade0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409b201615eef91ceb83779b928b5db9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:gab4c8b1ce10cf280d14eeadbf4d28faea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab4c8b1ce10cf280d14eeadbf4d28faea">GPOLYLL</a></td></tr>
<tr class="separator:gab4c8b1ce10cf280d14eeadbf4d28faea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa738174a3b5ce005524e42dd0670f72b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa738174a3b5ce005524e42dd0670f72b">GPOLYLU</a></td></tr>
<tr class="separator:gaa738174a3b5ce005524e42dd0670f72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29e5636bf295e2ca5dcbf6e93a41f0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa29e5636bf295e2ca5dcbf6e93a41f0c">GPOLYHL</a></td></tr>
<tr class="separator:gaa29e5636bf295e2ca5dcbf6e93a41f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841ae4123bbe7480b32801f08c191d19"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga841ae4123bbe7480b32801f08c191d19">GPOLYHU</a></td></tr>
<tr class="separator:ga841ae4123bbe7480b32801f08c191d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409b201615eef91ceb83779b928b5db9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga409b201615eef91ceb83779b928b5db9">GPOLY_ACCESS8BIT</a></td></tr>
<tr class="separator:ga409b201615eef91ceb83779b928b5db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78026eb032408c0203d899fdb894428f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga78026eb032408c0203d899fdb894428f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:ga15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memItemLeft" >uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec">RESERVED_0</a> [3]</td></tr>
<tr class="separator:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa4d5c80c99d30e4b06313353d2cb9c"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9fa4d5c80c99d30e4b06313353d2cb9c">CTRLHU</a></td></tr>
<tr class="separator:ga9fa4d5c80c99d30e4b06313353d2cb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab867f7fbd5cff95c83003892931c669b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec">RESERVED_0</a> [3]</td></tr>
<tr class="separator:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa4d5c80c99d30e4b06313353d2cb9c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9fa4d5c80c99d30e4b06313353d2cb9c">CTRLHU</a></td></tr>
<tr class="separator:ga9fa4d5c80c99d30e4b06313353d2cb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab867f7fbd5cff95c83003892931c669b"><td class="memItemLeft" valign="top">}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab867f7fbd5cff95c83003892931c669b">CTRL_ACCESS8BIT</a></td></tr>
<tr class="separator:gab867f7fbd5cff95c83003892931c669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e57bff8bedf4a69969e508d8e2a13d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:ga15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab867f7fbd5cff95c83003892931c669b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec">RESERVED_0</a> [3]</td></tr>
<tr class="separator:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa4d5c80c99d30e4b06313353d2cb9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9fa4d5c80c99d30e4b06313353d2cb9c">CTRLHU</a></td></tr>
<tr class="separator:ga9fa4d5c80c99d30e4b06313353d2cb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab867f7fbd5cff95c83003892931c669b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab867f7fbd5cff95c83003892931c669b">CTRL_ACCESS8BIT</a></td></tr>
<tr class="separator:gab867f7fbd5cff95c83003892931c669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e57bff8bedf4a69969e508d8e2a13d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga91e57bff8bedf4a69969e508d8e2a13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2727b3fe1ebf5d8aa026f51a4857e293"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293">DATL</a></td></tr>
<tr class="separator:ga2727b3fe1ebf5d8aa026f51a4857e293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab715ae4b8d7a52b050b97bb1048fc2a2"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2">DATH</a></td></tr>
<tr class="separator:gab715ae4b8d7a52b050b97bb1048fc2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdbe6e403a77739867c5a12edd43699"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga2727b3fe1ebf5d8aa026f51a4857e293"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293">DATL</a></td></tr>
<tr class="separator:ga2727b3fe1ebf5d8aa026f51a4857e293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab715ae4b8d7a52b050b97bb1048fc2a2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2">DATH</a></td></tr>
<tr class="separator:gab715ae4b8d7a52b050b97bb1048fc2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdbe6e403a77739867c5a12edd43699"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadcdbe6e403a77739867c5a12edd43699">DAT</a> [16]</td></tr>
<tr class="separator:gadcdbe6e403a77739867c5a12edd43699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5634132d0d636b9eac05627fe9e2b2f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5634132d0d636b9eac05627fe9e2b2f9">SR</a></td></tr>
<tr class="separator:ga5634132d0d636b9eac05627fe9e2b2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efd9120430014bffb829dea9ae59849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0efd9120430014bffb829dea9ae59849">C0</a></td></tr>
<tr class="separator:ga0efd9120430014bffb829dea9ae59849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a></td></tr>
<tr class="separator:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a></td></tr>
<tr class="separator:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b8bfa41d30c891884904851a949a12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga80b8bfa41d30c891884904851a949a12">ES</a></td></tr>
<tr class="separator:ga80b8bfa41d30c891884904851a949a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2113e9581c43022c6c940eea384f49f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2113e9581c43022c6c940eea384f49f7">ERQ</a></td></tr>
<tr class="separator:ga2113e9581c43022c6c940eea384f49f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12046d2ab6e0818c9c11b4e96d66a2e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga12046d2ab6e0818c9c11b4e96d66a2e0">EEI</a></td></tr>
<tr class="separator:ga12046d2ab6e0818c9c11b4e96d66a2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cbb6695cfc2845b17aa66c639d9bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf8cbb6695cfc2845b17aa66c639d9bdc">CEEI</a></td></tr>
<tr class="separator:gaf8cbb6695cfc2845b17aa66c639d9bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31235a08f568be7aa41963234a9d676c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga31235a08f568be7aa41963234a9d676c">SEEI</a></td></tr>
<tr class="separator:ga31235a08f568be7aa41963234a9d676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08ea0244abc5bc617eb46876d356511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac08ea0244abc5bc617eb46876d356511">CERQ</a></td></tr>
<tr class="separator:gac08ea0244abc5bc617eb46876d356511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325eddaf96c9a3e8006e525499c2d5eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga325eddaf96c9a3e8006e525499c2d5eb">SERQ</a></td></tr>
<tr class="separator:ga325eddaf96c9a3e8006e525499c2d5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8257711f5ac3a22ed38ac14eda8831c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8257711f5ac3a22ed38ac14eda8831c5">CDNE</a></td></tr>
<tr class="separator:ga8257711f5ac3a22ed38ac14eda8831c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20abbb37927be43e6e153072de17c02f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga20abbb37927be43e6e153072de17c02f">SSRT</a></td></tr>
<tr class="separator:ga20abbb37927be43e6e153072de17c02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3266bc4362b6e24d9ae98b3488fb720f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3266bc4362b6e24d9ae98b3488fb720f">CERR</a></td></tr>
<tr class="separator:ga3266bc4362b6e24d9ae98b3488fb720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32bc5cf579720c458820a648a99f90e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae32bc5cf579720c458820a648a99f90e">CINT</a></td></tr>
<tr class="separator:gae32bc5cf579720c458820a648a99f90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab15a0b540bc4e09cc8b0dcabe8791f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">INT</a></td></tr>
<tr class="separator:gafab15a0b540bc4e09cc8b0dcabe8791f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4cf360c8569570721315e4ec5efee5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2e4cf360c8569570721315e4ec5efee5">RESERVED_3</a> [4]</td></tr>
<tr class="separator:ga2e4cf360c8569570721315e4ec5efee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f69896b68c911026a7b60170918a560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6f69896b68c911026a7b60170918a560">ERR</a></td></tr>
<tr class="separator:ga6f69896b68c911026a7b60170918a560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6ea8e8615e2c3fed17a661c8b53db8a9">RESERVED_4</a> [4]</td></tr>
<tr class="separator:ga6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2dd2bc08cfd3cd38caf70219e38cd8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac2dd2bc08cfd3cd38caf70219e38cd8a">HRS</a></td></tr>
<tr class="separator:gac2dd2bc08cfd3cd38caf70219e38cd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08518891cb5153b83d67e6933cd96ff"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae08518891cb5153b83d67e6933cd96ff">RESERVED_5</a> [200]</td></tr>
<tr class="separator:gae08518891cb5153b83d67e6933cd96ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac549f134c2167ee60b0ea44e0e1fef9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac549f134c2167ee60b0ea44e0e1fef9e">DCHPRI3</a></td></tr>
<tr class="separator:gac549f134c2167ee60b0ea44e0e1fef9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc170f4c29e6e83f6abb9f835b04b32a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacc170f4c29e6e83f6abb9f835b04b32a">DCHPRI2</a></td></tr>
<tr class="separator:gacc170f4c29e6e83f6abb9f835b04b32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a2877c556f586face2959ad88d8349"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf3a2877c556f586face2959ad88d8349">DCHPRI1</a></td></tr>
<tr class="separator:gaf3a2877c556f586face2959ad88d8349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c9d7181170ae42cdd3f3015ccaa111"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga37c9d7181170ae42cdd3f3015ccaa111">DCHPRI0</a></td></tr>
<tr class="separator:ga37c9d7181170ae42cdd3f3015ccaa111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699ef2f3833d9724d139eda3cafd4c51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga699ef2f3833d9724d139eda3cafd4c51">DCHPRI7</a></td></tr>
<tr class="separator:ga699ef2f3833d9724d139eda3cafd4c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58167db6a396dd8b911bdf727aa0508"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf58167db6a396dd8b911bdf727aa0508">DCHPRI6</a></td></tr>
<tr class="separator:gaf58167db6a396dd8b911bdf727aa0508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08c1db5ec2486af1d9e2be04fbc32aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab08c1db5ec2486af1d9e2be04fbc32aa">DCHPRI5</a></td></tr>
<tr class="separator:gab08c1db5ec2486af1d9e2be04fbc32aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546872f6598981f587359601f9182aa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga546872f6598981f587359601f9182aa9">DCHPRI4</a></td></tr>
<tr class="separator:ga546872f6598981f587359601f9182aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5d180de2e4ac85ec9c5a198b493fa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafe5d180de2e4ac85ec9c5a198b493fa1">DCHPRI11</a></td></tr>
<tr class="separator:gafe5d180de2e4ac85ec9c5a198b493fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89cea2129f18c16263c7383eaea10d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad89cea2129f18c16263c7383eaea10d4">DCHPRI10</a></td></tr>
<tr class="separator:gad89cea2129f18c16263c7383eaea10d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e497459616a07fad7de6402dad70ef5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9e497459616a07fad7de6402dad70ef5">DCHPRI9</a></td></tr>
<tr class="separator:ga9e497459616a07fad7de6402dad70ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c0c6b16944865cce7e8470a8dab8c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac9c0c6b16944865cce7e8470a8dab8c1">DCHPRI8</a></td></tr>
<tr class="separator:gac9c0c6b16944865cce7e8470a8dab8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0f9e0c450a440f2d33e9a771f84670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d0f9e0c450a440f2d33e9a771f84670">DCHPRI15</a></td></tr>
<tr class="separator:ga6d0f9e0c450a440f2d33e9a771f84670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6978e204f22d0ceaa1e03cdcc8455218"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6978e204f22d0ceaa1e03cdcc8455218">DCHPRI14</a></td></tr>
<tr class="separator:ga6978e204f22d0ceaa1e03cdcc8455218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f53769a34e9d43e1edf0d39caa59d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga41f53769a34e9d43e1edf0d39caa59d2">DCHPRI13</a></td></tr>
<tr class="separator:ga41f53769a34e9d43e1edf0d39caa59d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069305bd8b4e87574fe99961a1cb4cc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga069305bd8b4e87574fe99961a1cb4cc0">DCHPRI12</a></td></tr>
<tr class="separator:ga069305bd8b4e87574fe99961a1cb4cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222a688bd3bb82670d021b03aef88679"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga222a688bd3bb82670d021b03aef88679">RESERVED_6</a> [3824]</td></tr>
<tr class="separator:ga222a688bd3bb82670d021b03aef88679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821c25191533123bf8aca63e3dc2b79e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e">SADDR</a></td></tr>
<tr class="separator:ga821c25191533123bf8aca63e3dc2b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ecd61515a229daa91f7ee98f377d7"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7">SOFF</a></td></tr>
<tr class="separator:gab83ecd61515a229daa91f7ee98f377d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae655267e67e5ed42554564818a5422a1"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1">ATTR</a></td></tr>
<tr class="separator:gae655267e67e5ed42554564818a5422a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4cffafefaf231b801283ca5d654125"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">NBYTES_MLNO</a></td></tr>
<tr class="separator:ga8f4cffafefaf231b801283ca5d654125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca15ca859d32b7405fec0e035863764"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">NBYTES_MLOFFNO</a></td></tr>
<tr class="separator:ga4ca15ca859d32b7405fec0e035863764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff877f0653947773777885cf96ca8098"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">NBYTES_MLOFFYES</a></td></tr>
<tr class="separator:gaff877f0653947773777885cf96ca8098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b6994903d35d0ed5ca002b650728e1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga8f4cffafefaf231b801283ca5d654125"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">NBYTES_MLNO</a></td></tr>
<tr class="separator:ga8f4cffafefaf231b801283ca5d654125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca15ca859d32b7405fec0e035863764"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">NBYTES_MLOFFNO</a></td></tr>
<tr class="separator:ga4ca15ca859d32b7405fec0e035863764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff877f0653947773777885cf96ca8098"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">NBYTES_MLOFFYES</a></td></tr>
<tr class="separator:gaff877f0653947773777885cf96ca8098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b6994903d35d0ed5ca002b650728e1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaf3b6994903d35d0ed5ca002b650728e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259cfcca8e9764142934b37873e0b2ea"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea">SLAST</a></td></tr>
<tr class="separator:ga259cfcca8e9764142934b37873e0b2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706b944a77eb19423f60d87e3f7facbf"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf">DADDR</a></td></tr>
<tr class="separator:ga706b944a77eb19423f60d87e3f7facbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd05224fedad4b18ec18af04700e5b2"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2">DOFF</a></td></tr>
<tr class="separator:ga1cd05224fedad4b18ec18af04700e5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad232c9d002cea1a66ba0d49605828ab2"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">CITER_ELINKNO</a></td></tr>
<tr class="separator:gad232c9d002cea1a66ba0d49605828ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">CITER_ELINKYES</a></td></tr>
<tr class="separator:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065e4412ab5d5d07a02a777736ec157d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gad232c9d002cea1a66ba0d49605828ab2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">CITER_ELINKNO</a></td></tr>
<tr class="separator:gad232c9d002cea1a66ba0d49605828ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">CITER_ELINKYES</a></td></tr>
<tr class="separator:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065e4412ab5d5d07a02a777736ec157d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga065e4412ab5d5d07a02a777736ec157d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf082fdeed70ba0ae69108d9f081ffcd"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd">DLAST_SGA</a></td></tr>
<tr class="separator:gadf082fdeed70ba0ae69108d9f081ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d0eeb11a728846c639375a18225d1f"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f">CSR</a></td></tr>
<tr class="separator:gab5d0eeb11a728846c639375a18225d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">BITER_ELINKNO</a></td></tr>
<tr class="separator:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">BITER_ELINKYES</a></td></tr>
<tr class="separator:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e21794a08c3d7211f55e0347fd570d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">BITER_ELINKNO</a></td></tr>
<tr class="separator:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">BITER_ELINKYES</a></td></tr>
<tr class="separator:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e21794a08c3d7211f55e0347fd570d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaa9e21794a08c3d7211f55e0347fd570d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15b2633e9ccf94d6a2d61bb3291d8bd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga821c25191533123bf8aca63e3dc2b79e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e">SADDR</a></td></tr>
<tr class="separator:ga821c25191533123bf8aca63e3dc2b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ecd61515a229daa91f7ee98f377d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7">SOFF</a></td></tr>
<tr class="separator:gab83ecd61515a229daa91f7ee98f377d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae655267e67e5ed42554564818a5422a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1">ATTR</a></td></tr>
<tr class="separator:gae655267e67e5ed42554564818a5422a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b6994903d35d0ed5ca002b650728e1"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:ga8f4cffafefaf231b801283ca5d654125"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">NBYTES_MLNO</a></td></tr>
<tr class="separator:ga8f4cffafefaf231b801283ca5d654125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca15ca859d32b7405fec0e035863764"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">NBYTES_MLOFFNO</a></td></tr>
<tr class="separator:ga4ca15ca859d32b7405fec0e035863764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff877f0653947773777885cf96ca8098"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">NBYTES_MLOFFYES</a></td></tr>
<tr class="separator:gaff877f0653947773777885cf96ca8098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b6994903d35d0ed5ca002b650728e1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaf3b6994903d35d0ed5ca002b650728e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259cfcca8e9764142934b37873e0b2ea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea">SLAST</a></td></tr>
<tr class="separator:ga259cfcca8e9764142934b37873e0b2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706b944a77eb19423f60d87e3f7facbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf">DADDR</a></td></tr>
<tr class="separator:ga706b944a77eb19423f60d87e3f7facbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd05224fedad4b18ec18af04700e5b2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2">DOFF</a></td></tr>
<tr class="separator:ga1cd05224fedad4b18ec18af04700e5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065e4412ab5d5d07a02a777736ec157d"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:gad232c9d002cea1a66ba0d49605828ab2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">CITER_ELINKNO</a></td></tr>
<tr class="separator:gad232c9d002cea1a66ba0d49605828ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">CITER_ELINKYES</a></td></tr>
<tr class="separator:ga6a35c3e4c1c84fe962daab113a8ba311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065e4412ab5d5d07a02a777736ec157d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga065e4412ab5d5d07a02a777736ec157d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf082fdeed70ba0ae69108d9f081ffcd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd">DLAST_SGA</a></td></tr>
<tr class="separator:gadf082fdeed70ba0ae69108d9f081ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d0eeb11a728846c639375a18225d1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f">CSR</a></td></tr>
<tr class="separator:gab5d0eeb11a728846c639375a18225d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e21794a08c3d7211f55e0347fd570d"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">BITER_ELINKNO</a></td></tr>
<tr class="separator:gad63eb624e138bbf46358e24f2c4dd2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">BITER_ELINKYES</a></td></tr>
<tr class="separator:ga5263f1dc5e2f995abda4a3af52b1a09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e21794a08c3d7211f55e0347fd570d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaa9e21794a08c3d7211f55e0347fd570d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15b2633e9ccf94d6a2d61bb3291d8bd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf15b2633e9ccf94d6a2d61bb3291d8bd">TCD</a> [16]</td></tr>
<tr class="separator:gaf15b2633e9ccf94d6a2d61bb3291d8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaae1065e5ae88272eaa568f53ebc081"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaeaae1065e5ae88272eaa568f53ebc081">CHCFG</a> [16]</td></tr>
<tr class="separator:gaeaae1065e5ae88272eaa568f53ebc081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ae409ff16cdfb67db7da884bc754fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga05ae409ff16cdfb67db7da884bc754fe">EIR</a></td></tr>
<tr class="separator:ga05ae409ff16cdfb67db7da884bc754fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e3f6ea5af8954c66abd2a6a8b267c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga04e3f6ea5af8954c66abd2a6a8b267c8">EIMR</a></td></tr>
<tr class="separator:ga04e3f6ea5af8954c66abd2a6a8b267c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599e1eea91be0c79d3cae22017eaab71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga599e1eea91be0c79d3cae22017eaab71">RDAR</a></td></tr>
<tr class="separator:ga599e1eea91be0c79d3cae22017eaab71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf43b4fab7d23c0ec0460a909c0f7c17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadf43b4fab7d23c0ec0460a909c0f7c17">TDAR</a></td></tr>
<tr class="separator:gadf43b4fab7d23c0ec0460a909c0f7c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e60525cb6cf392df908d0e076003558"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2e60525cb6cf392df908d0e076003558">RESERVED_2</a> [12]</td></tr>
<tr class="separator:ga2e60525cb6cf392df908d0e076003558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a></td></tr>
<tr class="separator:ga1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafb614304cc42f044f8f558a5b9b340"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadafb614304cc42f044f8f558a5b9b340">RESERVED_3</a> [24]</td></tr>
<tr class="separator:gadafb614304cc42f044f8f558a5b9b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5732262f75ac691f797822c003bc284f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5732262f75ac691f797822c003bc284f">MMFR</a></td></tr>
<tr class="separator:ga5732262f75ac691f797822c003bc284f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea79ef1ea1be4f26ae5bb69f275809fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaea79ef1ea1be4f26ae5bb69f275809fe">MSCR</a></td></tr>
<tr class="separator:gaea79ef1ea1be4f26ae5bb69f275809fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28abdcb21be439741a5d93fd91acff26"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga28abdcb21be439741a5d93fd91acff26">RESERVED_4</a> [28]</td></tr>
<tr class="separator:ga28abdcb21be439741a5d93fd91acff26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b46ac79c15a26f46a1f80c2e8eac38a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3b46ac79c15a26f46a1f80c2e8eac38a">MIBC</a></td></tr>
<tr class="separator:ga3b46ac79c15a26f46a1f80c2e8eac38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac994386404e26f26f6bd1d6a01d17825"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac994386404e26f26f6bd1d6a01d17825">RESERVED_5</a> [28]</td></tr>
<tr class="separator:gac994386404e26f26f6bd1d6a01d17825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="separator:gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa254b15c18f852d005da907e52a50c25"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa254b15c18f852d005da907e52a50c25">RESERVED_6</a> [60]</td></tr>
<tr class="separator:gaa254b15c18f852d005da907e52a50c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:gae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f61329171a8b4d554f60e46471ef6e7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8f61329171a8b4d554f60e46471ef6e7">RESERVED_7</a> [28]</td></tr>
<tr class="separator:ga8f61329171a8b4d554f60e46471ef6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687759e3d144a33dbc210784b178e9d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga687759e3d144a33dbc210784b178e9d4">PALR</a></td></tr>
<tr class="separator:ga687759e3d144a33dbc210784b178e9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473f8facf1825f54104e6983ce52bfe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga473f8facf1825f54104e6983ce52bfe5">PAUR</a></td></tr>
<tr class="separator:ga473f8facf1825f54104e6983ce52bfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12bbb11036d78ad8b1c3dedcf98e5e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab12bbb11036d78ad8b1c3dedcf98e5e5">OPD</a></td></tr>
<tr class="separator:gab12bbb11036d78ad8b1c3dedcf98e5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae966cab4db7c6918819d94b5d86b724c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae966cab4db7c6918819d94b5d86b724c">RESERVED_8</a> [40]</td></tr>
<tr class="separator:gae966cab4db7c6918819d94b5d86b724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a57e20852b5364afdaedf394055711"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac3a57e20852b5364afdaedf394055711">IAUR</a></td></tr>
<tr class="separator:gac3a57e20852b5364afdaedf394055711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0623f114c4654296929c9759760511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1f0623f114c4654296929c9759760511">IALR</a></td></tr>
<tr class="separator:ga1f0623f114c4654296929c9759760511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6bdfb62c8d14eb874b1fe261ac65977"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa6bdfb62c8d14eb874b1fe261ac65977">GAUR</a></td></tr>
<tr class="separator:gaa6bdfb62c8d14eb874b1fe261ac65977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21ae8e3ccc958f313b49eb80dbfa9f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf21ae8e3ccc958f313b49eb80dbfa9f6">GALR</a></td></tr>
<tr class="separator:gaf21ae8e3ccc958f313b49eb80dbfa9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7aaeb486c85a458f5ce129f0d3efde9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf7aaeb486c85a458f5ce129f0d3efde9">RESERVED_9</a> [28]</td></tr>
<tr class="separator:gaf7aaeb486c85a458f5ce129f0d3efde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f998d9c7881c536321d01486f45e762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6f998d9c7881c536321d01486f45e762">TFWR</a></td></tr>
<tr class="separator:ga6f998d9c7881c536321d01486f45e762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f7b081f7b017963765b3b77e7211da"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac2f7b081f7b017963765b3b77e7211da">RESERVED_10</a> [56]</td></tr>
<tr class="separator:gac2f7b081f7b017963765b3b77e7211da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eda4bf49994b05a251b0912e8da1dab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7eda4bf49994b05a251b0912e8da1dab">RDSR</a></td></tr>
<tr class="separator:ga7eda4bf49994b05a251b0912e8da1dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec31d2f10b3f9355318e8cc1fbdf2256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaec31d2f10b3f9355318e8cc1fbdf2256">TDSR</a></td></tr>
<tr class="separator:gaec31d2f10b3f9355318e8cc1fbdf2256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd532fd00205c7220b5297911dec03b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafd532fd00205c7220b5297911dec03b6">MRBR</a></td></tr>
<tr class="separator:gafd532fd00205c7220b5297911dec03b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8ba5d1f4665648e9d202bb51a8a712"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0c8ba5d1f4665648e9d202bb51a8a712">RESERVED_11</a> [4]</td></tr>
<tr class="separator:ga0c8ba5d1f4665648e9d202bb51a8a712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe03d0d221895523af2f04cb4d9bffde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafe03d0d221895523af2f04cb4d9bffde">RSFL</a></td></tr>
<tr class="separator:gafe03d0d221895523af2f04cb4d9bffde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d1ada2a3173e7a98019a06f225ca1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga19d1ada2a3173e7a98019a06f225ca1b">RSEM</a></td></tr>
<tr class="separator:ga19d1ada2a3173e7a98019a06f225ca1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6b49bfc3852683aa0aad71ac04a16e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0f6b49bfc3852683aa0aad71ac04a16e">RAEM</a></td></tr>
<tr class="separator:ga0f6b49bfc3852683aa0aad71ac04a16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedabff5ab54259a941c628f14d49425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacedabff5ab54259a941c628f14d49425">RAFL</a></td></tr>
<tr class="separator:gacedabff5ab54259a941c628f14d49425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c3a9264952dcae9b7a318840127a91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga02c3a9264952dcae9b7a318840127a91">TSEM</a></td></tr>
<tr class="separator:ga02c3a9264952dcae9b7a318840127a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e6e0c9711ff56392ec464df937ca60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad2e6e0c9711ff56392ec464df937ca60">TAEM</a></td></tr>
<tr class="separator:gad2e6e0c9711ff56392ec464df937ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd65e2dd155f2feef477f2cfa4944417"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabd65e2dd155f2feef477f2cfa4944417">TAFL</a></td></tr>
<tr class="separator:gabd65e2dd155f2feef477f2cfa4944417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3911df332cf29c7f90c10fd5bc50945"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad3911df332cf29c7f90c10fd5bc50945">TIPG</a></td></tr>
<tr class="separator:gad3911df332cf29c7f90c10fd5bc50945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec76f970dad1a88f16fba2ebd320b4d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaec76f970dad1a88f16fba2ebd320b4d2">FTRL</a></td></tr>
<tr class="separator:gaec76f970dad1a88f16fba2ebd320b4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25415f08b1c72e5eb7e9df0accbc647e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga25415f08b1c72e5eb7e9df0accbc647e">RESERVED_12</a> [12]</td></tr>
<tr class="separator:ga25415f08b1c72e5eb7e9df0accbc647e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab097ec03994319ea1c1828f658f1ccd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab097ec03994319ea1c1828f658f1ccd5">TACC</a></td></tr>
<tr class="separator:gab097ec03994319ea1c1828f658f1ccd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600feb14b73fe63772d050bfb7517ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga600feb14b73fe63772d050bfb7517ee0">RACC</a></td></tr>
<tr class="separator:ga600feb14b73fe63772d050bfb7517ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d674d6ab98823edf86eeec41445834"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf4d674d6ab98823edf86eeec41445834">RESERVED_13</a> [60]</td></tr>
<tr class="separator:gaf4d674d6ab98823edf86eeec41445834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249efa2e09d4eaaca401fd5d0c9ea6db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga249efa2e09d4eaaca401fd5d0c9ea6db">RMON_T_PACKETS</a></td></tr>
<tr class="separator:ga249efa2e09d4eaaca401fd5d0c9ea6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2515be4fc15d5a32d6919fddb7f4715e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2515be4fc15d5a32d6919fddb7f4715e">RMON_T_BC_PKT</a></td></tr>
<tr class="separator:ga2515be4fc15d5a32d6919fddb7f4715e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad31fd558803b36545551f51cd5ad48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0ad31fd558803b36545551f51cd5ad48">RMON_T_MC_PKT</a></td></tr>
<tr class="separator:ga0ad31fd558803b36545551f51cd5ad48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0a8e6e64ee686299b43b4f27a536ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0a8e6e64ee686299b43b4f27a536ee">RMON_T_CRC_ALIGN</a></td></tr>
<tr class="separator:ga6c0a8e6e64ee686299b43b4f27a536ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4917a98c71a46e6953efeee6058352c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4917a98c71a46e6953efeee6058352c6">RMON_T_UNDERSIZE</a></td></tr>
<tr class="separator:ga4917a98c71a46e6953efeee6058352c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed13287b0e5f9fa24d990f98215852db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaed13287b0e5f9fa24d990f98215852db">RMON_T_OVERSIZE</a></td></tr>
<tr class="separator:gaed13287b0e5f9fa24d990f98215852db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ff03080792022c5185c36be6c1a3c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga43ff03080792022c5185c36be6c1a3c5">RMON_T_FRAG</a></td></tr>
<tr class="separator:ga43ff03080792022c5185c36be6c1a3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bf25576c07f0aa60ecc4e22abd8221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf9bf25576c07f0aa60ecc4e22abd8221">RMON_T_JAB</a></td></tr>
<tr class="separator:gaf9bf25576c07f0aa60ecc4e22abd8221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb3c90dd51644caef781d9bfe024cc34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaeb3c90dd51644caef781d9bfe024cc34">RMON_T_COL</a></td></tr>
<tr class="separator:gaeb3c90dd51644caef781d9bfe024cc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5232b06af7603d13d2f1ab3a045e3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1d5232b06af7603d13d2f1ab3a045e3a">RMON_T_P64</a></td></tr>
<tr class="separator:ga1d5232b06af7603d13d2f1ab3a045e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c60306f0cbf3296aeb3a2144c64318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac5c60306f0cbf3296aeb3a2144c64318">RMON_T_P65TO127</a></td></tr>
<tr class="separator:gac5c60306f0cbf3296aeb3a2144c64318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8935928022e4abf9f86401bf076bf8b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8935928022e4abf9f86401bf076bf8b5">RMON_T_P128TO255</a></td></tr>
<tr class="separator:ga8935928022e4abf9f86401bf076bf8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf019ca567266ea7a1319f463f5ded206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf019ca567266ea7a1319f463f5ded206">RMON_T_P256TO511</a></td></tr>
<tr class="separator:gaf019ca567266ea7a1319f463f5ded206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a">RMON_T_P512TO1023</a></td></tr>
<tr class="separator:ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2ad1f67bcf39cf401b641b78efb860"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0e2ad1f67bcf39cf401b641b78efb860">RMON_T_P1024TO2047</a></td></tr>
<tr class="separator:ga0e2ad1f67bcf39cf401b641b78efb860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d9a2af05e1aba8b3df363807fd4682"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae6d9a2af05e1aba8b3df363807fd4682">RMON_T_P_GTE2048</a></td></tr>
<tr class="separator:gae6d9a2af05e1aba8b3df363807fd4682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c2d440cda7c77793260d588ac6c915"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa4c2d440cda7c77793260d588ac6c915">RMON_T_OCTETS</a></td></tr>
<tr class="separator:gaa4c2d440cda7c77793260d588ac6c915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0943ae88ae0698acdb00a67d1893aef5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0943ae88ae0698acdb00a67d1893aef5">RESERVED_14</a> [4]</td></tr>
<tr class="separator:ga0943ae88ae0698acdb00a67d1893aef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bb724ae44d259b06839016ef3db803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga42bb724ae44d259b06839016ef3db803">IEEE_T_FRAME_OK</a></td></tr>
<tr class="separator:ga42bb724ae44d259b06839016ef3db803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b7009646b0f9892f126314f4ba028b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga07b7009646b0f9892f126314f4ba028b">IEEE_T_1COL</a></td></tr>
<tr class="separator:ga07b7009646b0f9892f126314f4ba028b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6436fcacd4c51bc96d717b7dd6cdd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5a6436fcacd4c51bc96d717b7dd6cdd7">IEEE_T_MCOL</a></td></tr>
<tr class="separator:ga5a6436fcacd4c51bc96d717b7dd6cdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650526b1a0351d7f5d2c42fe946fd3f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga650526b1a0351d7f5d2c42fe946fd3f2">IEEE_T_DEF</a></td></tr>
<tr class="separator:ga650526b1a0351d7f5d2c42fe946fd3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32365ce3b782aa9ebb4f9de2fa28ffd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac32365ce3b782aa9ebb4f9de2fa28ffd">IEEE_T_LCOL</a></td></tr>
<tr class="separator:gac32365ce3b782aa9ebb4f9de2fa28ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71897a36736e41a93fb634711097978e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71897a36736e41a93fb634711097978e">IEEE_T_EXCOL</a></td></tr>
<tr class="separator:ga71897a36736e41a93fb634711097978e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15aca0c18a3014721e0e8a77fd3a70b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae15aca0c18a3014721e0e8a77fd3a70b">IEEE_T_MACERR</a></td></tr>
<tr class="separator:gae15aca0c18a3014721e0e8a77fd3a70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c5422fe921b0b0198a1d28c5de8dda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf1c5422fe921b0b0198a1d28c5de8dda">IEEE_T_CSERR</a></td></tr>
<tr class="separator:gaf1c5422fe921b0b0198a1d28c5de8dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85af68e1546357d066381983ecd827d0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga85af68e1546357d066381983ecd827d0">RESERVED_15</a> [4]</td></tr>
<tr class="separator:ga85af68e1546357d066381983ecd827d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b119533baaba320cd092c35a3c80d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga98b119533baaba320cd092c35a3c80d5">IEEE_T_FDXFC</a></td></tr>
<tr class="separator:ga98b119533baaba320cd092c35a3c80d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed75ad63ba078d681a7c0af134a55e36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaed75ad63ba078d681a7c0af134a55e36">IEEE_T_OCTETS_OK</a></td></tr>
<tr class="separator:gaed75ad63ba078d681a7c0af134a55e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f8c9ba8db74b4d14e28350623b3297"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga97f8c9ba8db74b4d14e28350623b3297">RESERVED_16</a> [12]</td></tr>
<tr class="separator:ga97f8c9ba8db74b4d14e28350623b3297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f6d97274f93f49b3fe6ea36b02e936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga56f6d97274f93f49b3fe6ea36b02e936">RMON_R_PACKETS</a></td></tr>
<tr class="separator:ga56f6d97274f93f49b3fe6ea36b02e936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6459c121962efde5c35d444d3dce19c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6459c121962efde5c35d444d3dce19c7">RMON_R_BC_PKT</a></td></tr>
<tr class="separator:ga6459c121962efde5c35d444d3dce19c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f455f86576de6c6f8bc81fd55f1ccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga73f455f86576de6c6f8bc81fd55f1ccc">RMON_R_MC_PKT</a></td></tr>
<tr class="separator:ga73f455f86576de6c6f8bc81fd55f1ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98acbbbfee54ea1c4761ee5951e2d126"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga98acbbbfee54ea1c4761ee5951e2d126">RMON_R_CRC_ALIGN</a></td></tr>
<tr class="separator:ga98acbbbfee54ea1c4761ee5951e2d126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97d01d705241a209ef718530e148ff8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad97d01d705241a209ef718530e148ff8">RMON_R_UNDERSIZE</a></td></tr>
<tr class="separator:gad97d01d705241a209ef718530e148ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c290a5355b4926b7474f6182a307ac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2c290a5355b4926b7474f6182a307ac5">RMON_R_OVERSIZE</a></td></tr>
<tr class="separator:ga2c290a5355b4926b7474f6182a307ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee35958691ebf65df297df51e831818e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaee35958691ebf65df297df51e831818e">RMON_R_FRAG</a></td></tr>
<tr class="separator:gaee35958691ebf65df297df51e831818e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2ebadf7930c35c12988b9fe13d5717"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaab2ebadf7930c35c12988b9fe13d5717">RMON_R_JAB</a></td></tr>
<tr class="separator:gaab2ebadf7930c35c12988b9fe13d5717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8956946025a75febd1810e01fe51f80e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8956946025a75febd1810e01fe51f80e">RESERVED_17</a> [4]</td></tr>
<tr class="separator:ga8956946025a75febd1810e01fe51f80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7734364705f07e224edb096017ec3ec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7734364705f07e224edb096017ec3ec2">RMON_R_P64</a></td></tr>
<tr class="separator:ga7734364705f07e224edb096017ec3ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52905aa4385d66a0c9d843c7bef57da5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga52905aa4385d66a0c9d843c7bef57da5">RMON_R_P65TO127</a></td></tr>
<tr class="separator:ga52905aa4385d66a0c9d843c7bef57da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292f0125073f649729d64219c1d7dc52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga292f0125073f649729d64219c1d7dc52">RMON_R_P128TO255</a></td></tr>
<tr class="separator:ga292f0125073f649729d64219c1d7dc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58322abf0730d2787f99f25acb9560c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga58322abf0730d2787f99f25acb9560c6">RMON_R_P256TO511</a></td></tr>
<tr class="separator:ga58322abf0730d2787f99f25acb9560c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77be1e3f50ad88ef065ae705921e078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf77be1e3f50ad88ef065ae705921e078">RMON_R_P512TO1023</a></td></tr>
<tr class="separator:gaf77be1e3f50ad88ef065ae705921e078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34a91d827363118fe9b09dff356fc40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf34a91d827363118fe9b09dff356fc40">RMON_R_P1024TO2047</a></td></tr>
<tr class="separator:gaf34a91d827363118fe9b09dff356fc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca835ef3ce11b8556e13ce28f2ddbb3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaca835ef3ce11b8556e13ce28f2ddbb3a">RMON_R_P_GTE2048</a></td></tr>
<tr class="separator:gaca835ef3ce11b8556e13ce28f2ddbb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdaf564c0d4534a985a8dc0fd40febf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0bdaf564c0d4534a985a8dc0fd40febf">RMON_R_OCTETS</a></td></tr>
<tr class="separator:ga0bdaf564c0d4534a985a8dc0fd40febf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7570267e8053469bc67fb7d88b7273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabd7570267e8053469bc67fb7d88b7273">IEEE_R_DROP</a></td></tr>
<tr class="separator:gabd7570267e8053469bc67fb7d88b7273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc5c979ecc331b9ffceb8994a8d5779e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabc5c979ecc331b9ffceb8994a8d5779e">IEEE_R_FRAME_OK</a></td></tr>
<tr class="separator:gabc5c979ecc331b9ffceb8994a8d5779e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe0a01a11c33ff52bb25b0a0a90b935"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadbe0a01a11c33ff52bb25b0a0a90b935">IEEE_R_CRC</a></td></tr>
<tr class="separator:gadbe0a01a11c33ff52bb25b0a0a90b935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ae8081654678261e58e6bf065d7b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71ae8081654678261e58e6bf065d7b05">IEEE_R_ALIGN</a></td></tr>
<tr class="separator:ga71ae8081654678261e58e6bf065d7b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688d2eaab3727da02627623b2e391188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga688d2eaab3727da02627623b2e391188">IEEE_R_MACERR</a></td></tr>
<tr class="separator:ga688d2eaab3727da02627623b2e391188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a432f715ccd177fe4ee898b429153b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf5a432f715ccd177fe4ee898b429153b">IEEE_R_FDXFC</a></td></tr>
<tr class="separator:gaf5a432f715ccd177fe4ee898b429153b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcf57cf8ad339722cc9766b66262e98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2bcf57cf8ad339722cc9766b66262e98">IEEE_R_OCTETS_OK</a></td></tr>
<tr class="separator:ga2bcf57cf8ad339722cc9766b66262e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756a30817dd0820a87e6e6577eb0fc4a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga756a30817dd0820a87e6e6577eb0fc4a">RESERVED_18</a> [284]</td></tr>
<tr class="separator:ga756a30817dd0820a87e6e6577eb0fc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf739ab1d646156a8c3a6e36c8036ea98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf739ab1d646156a8c3a6e36c8036ea98">ATCR</a></td></tr>
<tr class="separator:gaf739ab1d646156a8c3a6e36c8036ea98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe873ea7694464d23e493f7b819c47db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabe873ea7694464d23e493f7b819c47db">ATVR</a></td></tr>
<tr class="separator:gabe873ea7694464d23e493f7b819c47db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfe4afb9ec3c16b8b2312ee6f91422d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1bfe4afb9ec3c16b8b2312ee6f91422d">ATOFF</a></td></tr>
<tr class="separator:ga1bfe4afb9ec3c16b8b2312ee6f91422d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7348bf3172b8e3e9a3d00296943a0215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7348bf3172b8e3e9a3d00296943a0215">ATPER</a></td></tr>
<tr class="separator:ga7348bf3172b8e3e9a3d00296943a0215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323cc17c6788899528240028c7010f1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga323cc17c6788899528240028c7010f1f">ATCOR</a></td></tr>
<tr class="separator:ga323cc17c6788899528240028c7010f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453a69ec5c138933ed14f75a630a1a79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga453a69ec5c138933ed14f75a630a1a79">ATINC</a></td></tr>
<tr class="separator:ga453a69ec5c138933ed14f75a630a1a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7597794380c561565a1ccc7b976c090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab7597794380c561565a1ccc7b976c090">ATSTMP</a></td></tr>
<tr class="separator:gab7597794380c561565a1ccc7b976c090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9039fdfc2de61c8840616585d6f8c1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d9039fdfc2de61c8840616585d6f8c1">RESERVED_19</a> [488]</td></tr>
<tr class="separator:ga6d9039fdfc2de61c8840616585d6f8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c8a7c3033edc4f7bf62a7ebd8e1b06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa0c8a7c3033edc4f7bf62a7ebd8e1b06">TGSR</a></td></tr>
<tr class="separator:gaa0c8a7c3033edc4f7bf62a7ebd8e1b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25f25d231ebd0797ab668fafc159cb1"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae25f25d231ebd0797ab668fafc159cb1">TCSR</a></td></tr>
<tr class="separator:gae25f25d231ebd0797ab668fafc159cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf8e0ec377fe890176a18307fd35a21"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacbf8e0ec377fe890176a18307fd35a21">TCCR</a></td></tr>
<tr class="separator:gacbf8e0ec377fe890176a18307fd35a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480d60f4fa978874b19424568d28cd40"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gae25f25d231ebd0797ab668fafc159cb1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae25f25d231ebd0797ab668fafc159cb1">TCSR</a></td></tr>
<tr class="separator:gae25f25d231ebd0797ab668fafc159cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf8e0ec377fe890176a18307fd35a21"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacbf8e0ec377fe890176a18307fd35a21">TCCR</a></td></tr>
<tr class="separator:gacbf8e0ec377fe890176a18307fd35a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480d60f4fa978874b19424568d28cd40"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga480d60f4fa978874b19424568d28cd40">CHANNEL</a> [4]</td></tr>
<tr class="separator:ga480d60f4fa978874b19424568d28cd40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bef1f8e65ba67e749bdee702aceb9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga80bef1f8e65ba67e749bdee702aceb9a">CTRL</a></td></tr>
<tr class="separator:ga80bef1f8e65ba67e749bdee702aceb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ffbf57d1749471af68be10a93828bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga47ffbf57d1749471af68be10a93828bf">SERV</a></td></tr>
<tr class="separator:ga47ffbf57d1749471af68be10a93828bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac44f3913c6ac3424ee9b0c8a2d907df8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac44f3913c6ac3424ee9b0c8a2d907df8">CMPL</a></td></tr>
<tr class="separator:gac44f3913c6ac3424ee9b0c8a2d907df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53d2f0bf05dd3c526364b7df09fb906"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab53d2f0bf05dd3c526364b7df09fb906">CMPH</a></td></tr>
<tr class="separator:gab53d2f0bf05dd3c526364b7df09fb906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ab99d74989193a551ecdde079dc3dd"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf9ab99d74989193a551ecdde079dc3dd">CSAR</a></td></tr>
<tr class="separator:gaf9ab99d74989193a551ecdde079dc3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3996f8519c6ea0bc401efe7c8c3a09d"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa3996f8519c6ea0bc401efe7c8c3a09d">CSMR</a></td></tr>
<tr class="separator:gaa3996f8519c6ea0bc401efe7c8c3a09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fec501e836e61f4357f33451b5846c3"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0fec501e836e61f4357f33451b5846c3">CSCR</a></td></tr>
<tr class="separator:ga0fec501e836e61f4357f33451b5846c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3147bc500f8b146650a80632ce0e4f42"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gaf9ab99d74989193a551ecdde079dc3dd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf9ab99d74989193a551ecdde079dc3dd">CSAR</a></td></tr>
<tr class="separator:gaf9ab99d74989193a551ecdde079dc3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3996f8519c6ea0bc401efe7c8c3a09d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa3996f8519c6ea0bc401efe7c8c3a09d">CSMR</a></td></tr>
<tr class="separator:gaa3996f8519c6ea0bc401efe7c8c3a09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fec501e836e61f4357f33451b5846c3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0fec501e836e61f4357f33451b5846c3">CSCR</a></td></tr>
<tr class="separator:ga0fec501e836e61f4357f33451b5846c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3147bc500f8b146650a80632ce0e4f42"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3147bc500f8b146650a80632ce0e4f42">CS</a> [6]</td></tr>
<tr class="separator:ga3147bc500f8b146650a80632ce0e4f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga33a1c574e559dc57bb2fc28166bf6341">RESERVED_0</a> [24]</td></tr>
<tr class="separator:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46ac81d2f5d1aa197ef7c23314710af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac46ac81d2f5d1aa197ef7c23314710af">CSPMCR</a></td></tr>
<tr class="separator:gac46ac81d2f5d1aa197ef7c23314710af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f7ac1c9cc55542d3350387c83c5f37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga78f7ac1c9cc55542d3350387c83c5f37">PFAPR</a></td></tr>
<tr class="separator:ga78f7ac1c9cc55542d3350387c83c5f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49876565828348d94752e398239ca0b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga49876565828348d94752e398239ca0b3">PFB0CR</a></td></tr>
<tr class="separator:ga49876565828348d94752e398239ca0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e702d9f9449e9be78f586aa1f86974"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71e702d9f9449e9be78f586aa1f86974">PFB1CR</a></td></tr>
<tr class="separator:ga71e702d9f9449e9be78f586aa1f86974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4371fac6e68ff762b0c76c55ade6b91"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf4371fac6e68ff762b0c76c55ade6b91">RESERVED_0</a> [244]</td></tr>
<tr class="separator:gaf4371fac6e68ff762b0c76c55ade6b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbef7be4132f76a31f1a0e0311c2fc92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafbef7be4132f76a31f1a0e0311c2fc92">TAGVDW0S</a> [4]</td></tr>
<tr class="separator:gafbef7be4132f76a31f1a0e0311c2fc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283e3e05f6df99bb519c742e82b9780d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga283e3e05f6df99bb519c742e82b9780d">TAGVDW1S</a> [4]</td></tr>
<tr class="separator:ga283e3e05f6df99bb519c742e82b9780d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ab468a5fa5f4676e320650f42acb51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac6ab468a5fa5f4676e320650f42acb51">TAGVDW2S</a> [4]</td></tr>
<tr class="separator:gac6ab468a5fa5f4676e320650f42acb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dd309b49b2d2e1092a1ada9beece08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga35dd309b49b2d2e1092a1ada9beece08">TAGVDW3S</a> [4]</td></tr>
<tr class="separator:ga35dd309b49b2d2e1092a1ada9beece08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b49646d4f332d1141142fea1e0bd93a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2b49646d4f332d1141142fea1e0bd93a">RESERVED_1</a> [192]</td></tr>
<tr class="separator:ga2b49646d4f332d1141142fea1e0bd93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00388e078eb17507e099f6d133a40b86"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga00388e078eb17507e099f6d133a40b86">DATA_U</a></td></tr>
<tr class="separator:ga00388e078eb17507e099f6d133a40b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7bcabc6d40839653e0a8be3b502df61"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab7bcabc6d40839653e0a8be3b502df61">DATA_L</a></td></tr>
<tr class="separator:gab7bcabc6d40839653e0a8be3b502df61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4925f03ef02bb94a72c4ad64da8d39"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga00388e078eb17507e099f6d133a40b86"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga00388e078eb17507e099f6d133a40b86">DATA_U</a></td></tr>
<tr class="separator:ga00388e078eb17507e099f6d133a40b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7bcabc6d40839653e0a8be3b502df61"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab7bcabc6d40839653e0a8be3b502df61">DATA_L</a></td></tr>
<tr class="separator:gab7bcabc6d40839653e0a8be3b502df61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4925f03ef02bb94a72c4ad64da8d39"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3f4925f03ef02bb94a72c4ad64da8d39">SET</a> [4][4]</td></tr>
<tr class="separator:ga3f4925f03ef02bb94a72c4ad64da8d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef000e29f3b219eb64c053000c22fe97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaef000e29f3b219eb64c053000c22fe97">FSTAT</a></td></tr>
<tr class="separator:gaef000e29f3b219eb64c053000c22fe97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f204f3d6e31fa8b5c3af07bc098278"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga06f204f3d6e31fa8b5c3af07bc098278">FCNFG</a></td></tr>
<tr class="separator:ga06f204f3d6e31fa8b5c3af07bc098278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c289cf99054de8442c0847062613f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FSEC</a></td></tr>
<tr class="separator:ga9c289cf99054de8442c0847062613f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a588e9f6d971bfa0ec727d08935c72e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FOPT</a></td></tr>
<tr class="separator:ga4a588e9f6d971bfa0ec727d08935c72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a966008c6b3e9777985b820a50c7634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9a966008c6b3e9777985b820a50c7634">FCCOB3</a></td></tr>
<tr class="separator:ga9a966008c6b3e9777985b820a50c7634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dba78a9955734512a852eeea205781"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga70dba78a9955734512a852eeea205781">FCCOB2</a></td></tr>
<tr class="separator:ga70dba78a9955734512a852eeea205781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b45993d28df53171645290c45bdb55c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3b45993d28df53171645290c45bdb55c">FCCOB1</a></td></tr>
<tr class="separator:ga3b45993d28df53171645290c45bdb55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339e554f6ce0e1633a1e07f5ee9fd2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga339e554f6ce0e1633a1e07f5ee9fd2ca">FCCOB0</a></td></tr>
<tr class="separator:ga339e554f6ce0e1633a1e07f5ee9fd2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa927e3370c85b13ea9ad67312d3ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4fa927e3370c85b13ea9ad67312d3ec1">FCCOB7</a></td></tr>
<tr class="separator:ga4fa927e3370c85b13ea9ad67312d3ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7355e1e5bbdc6795f789840a8b281087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7355e1e5bbdc6795f789840a8b281087">FCCOB6</a></td></tr>
<tr class="separator:ga7355e1e5bbdc6795f789840a8b281087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94dea30a2694ee7f503572038ba68249"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga94dea30a2694ee7f503572038ba68249">FCCOB5</a></td></tr>
<tr class="separator:ga94dea30a2694ee7f503572038ba68249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd02f97965934a771d87e054c1fde3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadfd02f97965934a771d87e054c1fde3e">FCCOB4</a></td></tr>
<tr class="separator:gadfd02f97965934a771d87e054c1fde3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547577f975c70d66760366cc120462b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga547577f975c70d66760366cc120462b0">FCCOBB</a></td></tr>
<tr class="separator:ga547577f975c70d66760366cc120462b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1815ddd62683aeabdeac281ff2b4e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1b1815ddd62683aeabdeac281ff2b4e9">FCCOBA</a></td></tr>
<tr class="separator:ga1b1815ddd62683aeabdeac281ff2b4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbc3fe490e0f3d6d67facdc8e0d3497"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadfbc3fe490e0f3d6d67facdc8e0d3497">FCCOB9</a></td></tr>
<tr class="separator:gadfbc3fe490e0f3d6d67facdc8e0d3497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02485b6c951602d1fc7bc5c4ffc13994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga02485b6c951602d1fc7bc5c4ffc13994">FCCOB8</a></td></tr>
<tr class="separator:ga02485b6c951602d1fc7bc5c4ffc13994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3c733a52a45ab759f6a6d76d59b86c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacb3c733a52a45ab759f6a6d76d59b86c">FPROT3</a></td></tr>
<tr class="separator:gacb3c733a52a45ab759f6a6d76d59b86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c86520f3dd610ad464ad0a595a761a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9c86520f3dd610ad464ad0a595a761a9">FPROT2</a></td></tr>
<tr class="separator:ga9c86520f3dd610ad464ad0a595a761a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76768ab2e99c7ff366200d94db19eeea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga76768ab2e99c7ff366200d94db19eeea">FPROT1</a></td></tr>
<tr class="separator:ga76768ab2e99c7ff366200d94db19eeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85880705c28fcc199112e1ed40773677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga85880705c28fcc199112e1ed40773677">FPROT0</a></td></tr>
<tr class="separator:ga85880705c28fcc199112e1ed40773677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d386ff4b328960f430b4c63f61423fa"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1d386ff4b328960f430b4c63f61423fa">RESERVED_0</a> [2]</td></tr>
<tr class="separator:ga1d386ff4b328960f430b4c63f61423fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38802fa1bc51a2b95592c00674eeabb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae38802fa1bc51a2b95592c00674eeabb">FEPROT</a></td></tr>
<tr class="separator:gae38802fa1bc51a2b95592c00674eeabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e61864bd2fa7d2a00f4b6fd9bfe83f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0e61864bd2fa7d2a00f4b6fd9bfe83f2">FDPROT</a></td></tr>
<tr class="separator:ga0e61864bd2fa7d2a00f4b6fd9bfe83f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c139861c5c28b6a6e81b2b1c72946a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a">SC</a></td></tr>
<tr class="separator:ga71c139861c5c28b6a6e81b2b1c72946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6095a27d764d06750fc0d642e08f8b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a></td></tr>
<tr class="separator:ga6095a27d764d06750fc0d642e08f8b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35a6713b1e2aafa0749f986730795cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb">MOD</a></td></tr>
<tr class="separator:gaa35a6713b1e2aafa0749f986730795cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6b2dbabce20880a5d35da93176e863"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863">CnSC</a></td></tr>
<tr class="separator:ga3c6b2dbabce20880a5d35da93176e863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc17ee9708ecdd4ddc9cb9e528bdbac"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac">CnV</a></td></tr>
<tr class="separator:gabbc17ee9708ecdd4ddc9cb9e528bdbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b073c9f92e284cfecb058b9ab8d8c8"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga3c6b2dbabce20880a5d35da93176e863"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863">CnSC</a></td></tr>
<tr class="separator:ga3c6b2dbabce20880a5d35da93176e863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc17ee9708ecdd4ddc9cb9e528bdbac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac">CnV</a></td></tr>
<tr class="separator:gabbc17ee9708ecdd4ddc9cb9e528bdbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b073c9f92e284cfecb058b9ab8d8c8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga23b073c9f92e284cfecb058b9ab8d8c8">CONTROLS</a> [8]</td></tr>
<tr class="separator:ga23b073c9f92e284cfecb058b9ab8d8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e4113be225c74c8ae0c675b0015680"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab9e4113be225c74c8ae0c675b0015680">CNTIN</a></td></tr>
<tr class="separator:gab9e4113be225c74c8ae0c675b0015680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f4c41f87ca52c3b6bca0bafa0df6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a></td></tr>
<tr class="separator:ga0b3f4c41f87ca52c3b6bca0bafa0df6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85444f56cd69d2ea9b5f4bfd5a65bd51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga85444f56cd69d2ea9b5f4bfd5a65bd51">MODE</a></td></tr>
<tr class="separator:ga85444f56cd69d2ea9b5f4bfd5a65bd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf260293f48b1c4779012028d6751b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaf260293f48b1c4779012028d6751b17">SYNC</a></td></tr>
<tr class="separator:gaaf260293f48b1c4779012028d6751b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222fc778fbb047aedf124d5d58138b0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga222fc778fbb047aedf124d5d58138b0f">OUTINIT</a></td></tr>
<tr class="separator:ga222fc778fbb047aedf124d5d58138b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5c512e19542b384fd232b05d18ba64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaeb5c512e19542b384fd232b05d18ba64">OUTMASK</a></td></tr>
<tr class="separator:gaeb5c512e19542b384fd232b05d18ba64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b6fa0ba5b755cebdc2e3457f8a5172"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga26b6fa0ba5b755cebdc2e3457f8a5172">COMBINE</a></td></tr>
<tr class="separator:ga26b6fa0ba5b755cebdc2e3457f8a5172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a65a29756f74ae8195109f77532ac6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4a65a29756f74ae8195109f77532ac6a">DEADTIME</a></td></tr>
<tr class="separator:ga4a65a29756f74ae8195109f77532ac6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abcc76868e079ede7576489d123ac7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9abcc76868e079ede7576489d123ac7c">EXTTRIG</a></td></tr>
<tr class="separator:ga9abcc76868e079ede7576489d123ac7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9037a11797290aef4ac48048c07e2e89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9037a11797290aef4ac48048c07e2e89">POL</a></td></tr>
<tr class="separator:ga9037a11797290aef4ac48048c07e2e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445f6787ba69b18d2b1b932d05251650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga445f6787ba69b18d2b1b932d05251650">FMS</a></td></tr>
<tr class="separator:ga445f6787ba69b18d2b1b932d05251650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db3bd27e96389911d0d4b7f88f56f67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4db3bd27e96389911d0d4b7f88f56f67">FILTER</a></td></tr>
<tr class="separator:ga4db3bd27e96389911d0d4b7f88f56f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9cb2e0e324f36b63ede8e74c240c61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0a9cb2e0e324f36b63ede8e74c240c61">FLTCTRL</a></td></tr>
<tr class="separator:ga0a9cb2e0e324f36b63ede8e74c240c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9416ddd62b5d7ccea41cb9bb4cd7b29f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9416ddd62b5d7ccea41cb9bb4cd7b29f">QDCTRL</a></td></tr>
<tr class="separator:ga9416ddd62b5d7ccea41cb9bb4cd7b29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f5a13cd52a3f76b0b20e3e7cb441b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga42f5a13cd52a3f76b0b20e3e7cb441b4">CONF</a></td></tr>
<tr class="separator:ga42f5a13cd52a3f76b0b20e3e7cb441b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296edfeed698fa1795ab0a2d74f1aebc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga296edfeed698fa1795ab0a2d74f1aebc">FLTPOL</a></td></tr>
<tr class="separator:ga296edfeed698fa1795ab0a2d74f1aebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86aac8f9f563e6968d407e77a6e7228c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga86aac8f9f563e6968d407e77a6e7228c">SYNCONF</a></td></tr>
<tr class="separator:ga86aac8f9f563e6968d407e77a6e7228c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9602fe994bffb88ab285bdd81caadca3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9602fe994bffb88ab285bdd81caadca3">INVCTRL</a></td></tr>
<tr class="separator:ga9602fe994bffb88ab285bdd81caadca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098b0b5a2b0f2bf3e7387898e05b7b04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga098b0b5a2b0f2bf3e7387898e05b7b04">SWOCTRL</a></td></tr>
<tr class="separator:ga098b0b5a2b0f2bf3e7387898e05b7b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2181335ca6c317af7217403fd597bb2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2181335ca6c317af7217403fd597bb2d">PWMLOAD</a></td></tr>
<tr class="separator:ga2181335ca6c317af7217403fd597bb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef77a53fb6962f329978c788b3c1e637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637">PDOR</a></td></tr>
<tr class="separator:gaef77a53fb6962f329978c788b3c1e637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa2323e3b596f8c9f191acb2ad7f75d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a></td></tr>
<tr class="separator:ga3aa2323e3b596f8c9f191acb2ad7f75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53cb29f8a090565bec5e94b6b808572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572">PCOR</a></td></tr>
<tr class="separator:gac53cb29f8a090565bec5e94b6b808572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c26bce9144a9606d3f8a60dc750b063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063">PTOR</a></td></tr>
<tr class="separator:ga1c26bce9144a9606d3f8a60dc750b063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1013b95ac09a1205ba0528ad32ad1edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc">PDIR</a></td></tr>
<tr class="separator:ga1013b95ac09a1205ba0528ad32ad1edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441a96d3febd01d841b24561b4d036a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3">PDDR</a></td></tr>
<tr class="separator:ga441a96d3febd01d841b24561b4d036a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6a1bc3db8fa6148894140daa6b97e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacb6a1bc3db8fa6148894140daa6b97e1">A1</a></td></tr>
<tr class="separator:gacb6a1bc3db8fa6148894140daa6b97e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59168eda4690de8b4b61d6b940d010a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga59168eda4690de8b4b61d6b940d010a6">F</a></td></tr>
<tr class="separator:ga59168eda4690de8b4b61d6b940d010a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a></td></tr>
<tr class="separator:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0542ffc7618a0893938748eef9c87474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474">S</a></td></tr>
<tr class="separator:ga0542ffc7618a0893938748eef9c87474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0edcafd91c3baa698617799de6ec35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">D</a></td></tr>
<tr class="separator:ga6c0edcafd91c3baa698617799de6ec35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a></td></tr>
<tr class="separator:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1150d16f9855062058c3b12511dcd188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1150d16f9855062058c3b12511dcd188">FLT</a></td></tr>
<tr class="separator:ga1150d16f9855062058c3b12511dcd188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dab8ef1aad113e4a4f83a1dc78e357"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae9dab8ef1aad113e4a4f83a1dc78e357">RA</a></td></tr>
<tr class="separator:gae9dab8ef1aad113e4a4f83a1dc78e357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da5c460cfe30d313f3f057de44ae6b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7da5c460cfe30d313f3f057de44ae6b6">SMB</a></td></tr>
<tr class="separator:ga7da5c460cfe30d313f3f057de44ae6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8436760942c43a7f6b6b8561803dfd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae8436760942c43a7f6b6b8561803dfd7">A2</a></td></tr>
<tr class="separator:gae8436760942c43a7f6b6b8561803dfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84d7b4597381d16c807ac8c0f77b12c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae84d7b4597381d16c807ac8c0f77b12c">SLTH</a></td></tr>
<tr class="separator:gae84d7b4597381d16c807ac8c0f77b12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae154cfc39aa9ad234093c3a7a469a27d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae154cfc39aa9ad234093c3a7a469a27d">SLTL</a></td></tr>
<tr class="separator:gae154cfc39aa9ad234093c3a7a469a27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25f25d231ebd0797ab668fafc159cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae25f25d231ebd0797ab668fafc159cb1">TCSR</a></td></tr>
<tr class="separator:gae25f25d231ebd0797ab668fafc159cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45e21023c3fd22f6a7217adf594e1cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac45e21023c3fd22f6a7217adf594e1cf">TCR1</a></td></tr>
<tr class="separator:gac45e21023c3fd22f6a7217adf594e1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5b1e92ab914ccb0f1b97526680f96c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6f5b1e92ab914ccb0f1b97526680f96c">TCR2</a></td></tr>
<tr class="separator:ga6f5b1e92ab914ccb0f1b97526680f96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3874d5b17f1a69cda183bfb5c19f01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacb3874d5b17f1a69cda183bfb5c19f01">TCR3</a></td></tr>
<tr class="separator:gacb3874d5b17f1a69cda183bfb5c19f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18c2c7b12ad4a466b93d1a13f7ccda6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab18c2c7b12ad4a466b93d1a13f7ccda6">TCR4</a></td></tr>
<tr class="separator:gab18c2c7b12ad4a466b93d1a13f7ccda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643051e6a1c91721805df0d32f89527c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga643051e6a1c91721805df0d32f89527c">TCR5</a></td></tr>
<tr class="separator:ga643051e6a1c91721805df0d32f89527c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:gab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe1dda34b3cea236dfdd02efe92a380"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6fe1dda34b3cea236dfdd02efe92a380">TDR</a> [2]</td></tr>
<tr class="separator:ga6fe1dda34b3cea236dfdd02efe92a380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53762b5329df1577d65fb443ec732a11"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11">RESERVED_1</a> [24]</td></tr>
<tr class="separator:ga53762b5329df1577d65fb443ec732a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac783a4997e25dad22398e06c1508e439"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac783a4997e25dad22398e06c1508e439">TFR</a> [2]</td></tr>
<tr class="separator:gac783a4997e25dad22398e06c1508e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d0b1e93a23f2a1a4399b7dc8ca3f00"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa9d0b1e93a23f2a1a4399b7dc8ca3f00">RESERVED_2</a> [24]</td></tr>
<tr class="separator:gaa9d0b1e93a23f2a1a4399b7dc8ca3f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e887c5c285e65bbc87c0a23c531aba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3e887c5c285e65bbc87c0a23c531aba6">TMR</a></td></tr>
<tr class="separator:ga3e887c5c285e65bbc87c0a23c531aba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a10ace4c244776c53d30a60206c08b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa4a10ace4c244776c53d30a60206c08b">RESERVED_3</a> [28]</td></tr>
<tr class="separator:gaa4a10ace4c244776c53d30a60206c08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd87e1ea284e1d076f3578a2baaf46f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4bd87e1ea284e1d076f3578a2baaf46f">RCSR</a></td></tr>
<tr class="separator:ga4bd87e1ea284e1d076f3578a2baaf46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578197fc638ed6de2a5d613f5990b271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga578197fc638ed6de2a5d613f5990b271">RCR1</a></td></tr>
<tr class="separator:ga578197fc638ed6de2a5d613f5990b271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9560604d875c42e73b93cb4633d13485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9560604d875c42e73b93cb4633d13485">RCR2</a></td></tr>
<tr class="separator:ga9560604d875c42e73b93cb4633d13485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7349cdff6c10c51c1121cb773a4c66f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf7349cdff6c10c51c1121cb773a4c66f">RCR3</a></td></tr>
<tr class="separator:gaf7349cdff6c10c51c1121cb773a4c66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2759578aeb0559bb082711fb098cab86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2759578aeb0559bb082711fb098cab86">RCR4</a></td></tr>
<tr class="separator:ga2759578aeb0559bb082711fb098cab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7710d759d7acf10943abc061455f3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gada7710d759d7acf10943abc061455f3d">RCR5</a></td></tr>
<tr class="separator:gada7710d759d7acf10943abc061455f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71033e44d51c3ca5bd7d938bf1685d47"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71033e44d51c3ca5bd7d938bf1685d47">RESERVED_4</a> [8]</td></tr>
<tr class="separator:ga71033e44d51c3ca5bd7d938bf1685d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97af36158211310136147fda0520b5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa97af36158211310136147fda0520b5e">RDR</a> [2]</td></tr>
<tr class="separator:gaa97af36158211310136147fda0520b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf405456524d9a896032b2d5360a1b7e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaf405456524d9a896032b2d5360a1b7e">RESERVED_5</a> [24]</td></tr>
<tr class="separator:gaaf405456524d9a896032b2d5360a1b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210275a17eb72f5b784d3cbf55217661"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga210275a17eb72f5b784d3cbf55217661">RFR</a> [2]</td></tr>
<tr class="separator:ga210275a17eb72f5b784d3cbf55217661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba5060aa714d2b81fe98e158a77524e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7ba5060aa714d2b81fe98e158a77524e">RESERVED_6</a> [24]</td></tr>
<tr class="separator:ga7ba5060aa714d2b81fe98e158a77524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed92ad6e80b4c577d8f78cb77ac11f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaed92ad6e80b4c577d8f78cb77ac11f4e">RMR</a></td></tr>
<tr class="separator:gaed92ad6e80b4c577d8f78cb77ac11f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f61329171a8b4d554f60e46471ef6e7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8f61329171a8b4d554f60e46471ef6e7">RESERVED_7</a> [28]</td></tr>
<tr class="separator:ga8f61329171a8b4d554f60e46471ef6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43f5aa9a8b7b52312047fe51eb0a8c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae43f5aa9a8b7b52312047fe51eb0a8c2">MDR</a></td></tr>
<tr class="separator:gae43f5aa9a8b7b52312047fe51eb0a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97f1aae59ce6efd1a22b9ca279058f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa97f1aae59ce6efd1a22b9ca279058f0">PE1</a></td></tr>
<tr class="separator:gaa97f1aae59ce6efd1a22b9ca279058f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995e13620d64851a128d6d2e03b6713e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga995e13620d64851a128d6d2e03b6713e">PE2</a></td></tr>
<tr class="separator:ga995e13620d64851a128d6d2e03b6713e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66b179d39862bb7d0f8ba9b4c2c58a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae66b179d39862bb7d0f8ba9b4c2c58a8">PE3</a></td></tr>
<tr class="separator:gae66b179d39862bb7d0f8ba9b4c2c58a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c081e6d23713bc4eec0ab17965a8dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7c081e6d23713bc4eec0ab17965a8dff">PE4</a></td></tr>
<tr class="separator:ga7c081e6d23713bc4eec0ab17965a8dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafdc4eddd9d9e84f3175cf74e29f1b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaafdc4eddd9d9e84f3175cf74e29f1b0">ME</a></td></tr>
<tr class="separator:gaaafdc4eddd9d9e84f3175cf74e29f1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07810538c8d6aba73ee3dd0c573256c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga07810538c8d6aba73ee3dd0c573256c7">F1</a></td></tr>
<tr class="separator:ga07810538c8d6aba73ee3dd0c573256c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8390d51184687794c312ac5148cc9e2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8390d51184687794c312ac5148cc9e2b">F2</a></td></tr>
<tr class="separator:ga8390d51184687794c312ac5148cc9e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9830952a98862ed103ad0cff61b77bb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9830952a98862ed103ad0cff61b77bb5">F3</a></td></tr>
<tr class="separator:ga9830952a98862ed103ad0cff61b77bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6f1eb8283eca63c4ea3c3d657f149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafbd6f1eb8283eca63c4ea3c3d657f149">FILT1</a></td></tr>
<tr class="separator:gafbd6f1eb8283eca63c4ea3c3d657f149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5704aaa9940312ccd60ee44f31932094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5704aaa9940312ccd60ee44f31932094">FILT2</a></td></tr>
<tr class="separator:ga5704aaa9940312ccd60ee44f31932094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8670159f3a9ccefebd38368189765e17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8670159f3a9ccefebd38368189765e17">RST</a></td></tr>
<tr class="separator:ga8670159f3a9ccefebd38368189765e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909d70d4d88dd6731a07b76a21c8214b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga909d70d4d88dd6731a07b76a21c8214b">PSR</a></td></tr>
<tr class="separator:ga909d70d4d88dd6731a07b76a21c8214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbfa42319981886e98899e3ee069f81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3fbfa42319981886e98899e3ee069f81">CMR</a></td></tr>
<tr class="separator:ga3fbfa42319981886e98899e3ee069f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabfe869c2da8a9974cac1da36481312"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafabfe869c2da8a9974cac1da36481312">CNR</a></td></tr>
<tr class="separator:gafabfe869c2da8a9974cac1da36481312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a></td></tr>
<tr class="separator:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a></td></tr>
<tr class="separator:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6533a725e5ee4892879f0b6d9dd6675a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">C3</a></td></tr>
<tr class="separator:ga6533a725e5ee4892879f0b6d9dd6675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3f29cb83f573e65eb091a7a79e2e43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">C4</a></td></tr>
<tr class="separator:gadb3f29cb83f573e65eb091a7a79e2e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3e6553034f7993105ebde9d573236b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5c3e6553034f7993105ebde9d573236b">C5</a></td></tr>
<tr class="separator:ga5c3e6553034f7993105ebde9d573236b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f7dd7e0de054a868809b27a17e4207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf5f7dd7e0de054a868809b27a17e4207">C6</a></td></tr>
<tr class="separator:gaf5f7dd7e0de054a868809b27a17e4207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0542ffc7618a0893938748eef9c87474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474">S</a></td></tr>
<tr class="separator:ga0542ffc7618a0893938748eef9c87474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be6979b69000068ac5203085d425825"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4be6979b69000068ac5203085d425825">RESERVED_0</a> [1]</td></tr>
<tr class="separator:ga4be6979b69000068ac5203085d425825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369ca7d5284929a823dab79b7d10d81f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">SC</a></td></tr>
<tr class="separator:ga369ca7d5284929a823dab79b7d10d81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b2d6f5756a9b0aa609216190380d5f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga83b2d6f5756a9b0aa609216190380d5f">RESERVED_1</a> [1]</td></tr>
<tr class="separator:ga83b2d6f5756a9b0aa609216190380d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168419f9fd3337173f29d6dde2133745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga168419f9fd3337173f29d6dde2133745">ATCVH</a></td></tr>
<tr class="separator:ga168419f9fd3337173f29d6dde2133745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9659cfc372d5156510bdda5bb491fdbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9659cfc372d5156510bdda5bb491fdbb">ATCVL</a></td></tr>
<tr class="separator:ga9659cfc372d5156510bdda5bb491fdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f1c9dcf32bf6af23cd6b977e99d40f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga97f1c9dcf32bf6af23cd6b977e99d40f">C7</a></td></tr>
<tr class="separator:ga97f1c9dcf32bf6af23cd6b977e99d40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287edae47cc7c449d8ee31b6089559d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga287edae47cc7c449d8ee31b6089559d4">C8</a></td></tr>
<tr class="separator:ga287edae47cc7c449d8ee31b6089559d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:gab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d6723930c0cbfd56a7451ec569b598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga59d6723930c0cbfd56a7451ec569b598">PLASC</a></td></tr>
<tr class="separator:ga59d6723930c0cbfd56a7451ec569b598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951da47dda3dfe3452e96e494178fad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga951da47dda3dfe3452e96e494178fad4">PLAMC</a></td></tr>
<tr class="separator:ga951da47dda3dfe3452e96e494178fad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8f6d2b4768813502c16962a6c75e44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0e8f6d2b4768813502c16962a6c75e44">ISCR</a></td></tr>
<tr class="separator:ga0e8f6d2b4768813502c16962a6c75e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedae6a32773e8626b678e67a1f6b13d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaedae6a32773e8626b678e67a1f6b13d6">ETBCC</a></td></tr>
<tr class="separator:gaedae6a32773e8626b678e67a1f6b13d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace579fc1ab2fca46ff5f20200744c4f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gace579fc1ab2fca46ff5f20200744c4f1">ETBRL</a></td></tr>
<tr class="separator:gace579fc1ab2fca46ff5f20200744c4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b3c7397055c35f026f3004ad845275"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga97b3c7397055c35f026f3004ad845275">ETBCNT</a></td></tr>
<tr class="separator:ga97b3c7397055c35f026f3004ad845275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga751eb9bad252d2a0d98a9d0f0c8ae7d4">RESERVED_1</a> [16]</td></tr>
<tr class="separator:ga751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83109858f979abb8e707b989d88d54bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga83109858f979abb8e707b989d88d54bf">PID</a></td></tr>
<tr class="separator:ga83109858f979abb8e707b989d88d54bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d27c275caa809e8b950cb9fb1f52ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7d27c275caa809e8b950cb9fb1f52ea5">BACKKEY3</a></td></tr>
<tr class="separator:ga7d27c275caa809e8b950cb9fb1f52ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ad5dd66c2109955a90e1a6f4720a43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae0ad5dd66c2109955a90e1a6f4720a43">BACKKEY2</a></td></tr>
<tr class="separator:gae0ad5dd66c2109955a90e1a6f4720a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fa40dda0fa3aee0b861bdf6ffa1eae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga42fa40dda0fa3aee0b861bdf6ffa1eae">BACKKEY1</a></td></tr>
<tr class="separator:ga42fa40dda0fa3aee0b861bdf6ffa1eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0da3d6ede3a90b0697a300ddf18cd65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa0da3d6ede3a90b0697a300ddf18cd65">BACKKEY0</a></td></tr>
<tr class="separator:gaa0da3d6ede3a90b0697a300ddf18cd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3df2dcb7a5f33570f8cc15cc8126810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae3df2dcb7a5f33570f8cc15cc8126810">BACKKEY7</a></td></tr>
<tr class="separator:gae3df2dcb7a5f33570f8cc15cc8126810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3076fe0bf30cde224dfb9c944d517de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3076fe0bf30cde224dfb9c944d517de0">BACKKEY6</a></td></tr>
<tr class="separator:ga3076fe0bf30cde224dfb9c944d517de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ca5b627931a03b02c1d4ac01e664d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa4ca5b627931a03b02c1d4ac01e664d5">BACKKEY5</a></td></tr>
<tr class="separator:gaa4ca5b627931a03b02c1d4ac01e664d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925e5cd64e47102087d0a66af786a626"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga925e5cd64e47102087d0a66af786a626">BACKKEY4</a></td></tr>
<tr class="separator:ga925e5cd64e47102087d0a66af786a626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f76fe298558644b1a5c8acc1cdf3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae95f76fe298558644b1a5c8acc1cdf3a">FPROT3</a></td></tr>
<tr class="separator:gae95f76fe298558644b1a5c8acc1cdf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87543688ebb5c30285916eaa270c014"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae87543688ebb5c30285916eaa270c014">FPROT2</a></td></tr>
<tr class="separator:gae87543688ebb5c30285916eaa270c014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00ef9e85bce41b17b8c85e226bfeadb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae00ef9e85bce41b17b8c85e226bfeadb">FPROT1</a></td></tr>
<tr class="separator:gae00ef9e85bce41b17b8c85e226bfeadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060054d1f5f54bb8a55d0eeb7cd8ae29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga060054d1f5f54bb8a55d0eeb7cd8ae29">FPROT0</a></td></tr>
<tr class="separator:ga060054d1f5f54bb8a55d0eeb7cd8ae29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c289cf99054de8442c0847062613f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FSEC</a></td></tr>
<tr class="separator:ga9c289cf99054de8442c0847062613f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a588e9f6d971bfa0ec727d08935c72e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FOPT</a></td></tr>
<tr class="separator:ga4a588e9f6d971bfa0ec727d08935c72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f3424deecc64d5eb53e21c4b98290a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab0f3424deecc64d5eb53e21c4b98290a">FEPROT</a></td></tr>
<tr class="separator:gab0f3424deecc64d5eb53e21c4b98290a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c86749c6e17e098c55c08aa58fb1c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab8c86749c6e17e098c55c08aa58fb1c1">FDPROT</a></td></tr>
<tr class="separator:gab8c86749c6e17e098c55c08aa58fb1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8badb87f4f3dc685e151d16014db8f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa8badb87f4f3dc685e151d16014db8f0">CR</a></td></tr>
<tr class="separator:gaa8badb87f4f3dc685e151d16014db8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c139861c5c28b6a6e81b2b1c72946a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a">SC</a></td></tr>
<tr class="separator:ga71c139861c5c28b6a6e81b2b1c72946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35a6713b1e2aafa0749f986730795cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb">MOD</a></td></tr>
<tr class="separator:gaa35a6713b1e2aafa0749f986730795cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2def14363813fcf6287e3edd1104bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5a2def14363813fcf6287e3edd1104bf">CNT</a></td></tr>
<tr class="separator:ga5a2def14363813fcf6287e3edd1104bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84172a8f32e3e8ab454c186f973d63be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga84172a8f32e3e8ab454c186f973d63be">IDLY</a></td></tr>
<tr class="separator:ga84172a8f32e3e8ab454c186f973d63be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf92f3ccb47d979d85a1c09ca148024"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7bf92f3ccb47d979d85a1c09ca148024">C1</a></td></tr>
<tr class="separator:ga7bf92f3ccb47d979d85a1c09ca148024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb54850c6689ddd1ac5723d7551f6a"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gababb54850c6689ddd1ac5723d7551f6a">S</a></td></tr>
<tr class="separator:gababb54850c6689ddd1ac5723d7551f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826415186f68fa272f4659ba9af7c392"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga826415186f68fa272f4659ba9af7c392">DLY</a> [2]</td></tr>
<tr class="separator:ga826415186f68fa272f4659ba9af7c392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memItemLeft" >uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaac9256575be36cd190e28da6992eb9b3">RESERVED_0</a> [24]</td></tr>
<tr class="separator:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22972c4003a339652a86b074081aee4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga7bf92f3ccb47d979d85a1c09ca148024"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7bf92f3ccb47d979d85a1c09ca148024">C1</a></td></tr>
<tr class="separator:ga7bf92f3ccb47d979d85a1c09ca148024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb54850c6689ddd1ac5723d7551f6a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gababb54850c6689ddd1ac5723d7551f6a">S</a></td></tr>
<tr class="separator:gababb54850c6689ddd1ac5723d7551f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826415186f68fa272f4659ba9af7c392"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga826415186f68fa272f4659ba9af7c392">DLY</a> [2]</td></tr>
<tr class="separator:ga826415186f68fa272f4659ba9af7c392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaac9256575be36cd190e28da6992eb9b3">RESERVED_0</a> [24]</td></tr>
<tr class="separator:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22972c4003a339652a86b074081aee4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad22972c4003a339652a86b074081aee4">CH</a> [2]</td></tr>
<tr class="separator:gad22972c4003a339652a86b074081aee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2660ebf6d20840dfeb986ccf7af4f3"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1d2660ebf6d20840dfeb986ccf7af4f3">INTC</a></td></tr>
<tr class="separator:ga1d2660ebf6d20840dfeb986ccf7af4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab15a0b540bc4e09cc8b0dcabe8791f"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">INT</a></td></tr>
<tr class="separator:gafab15a0b540bc4e09cc8b0dcabe8791f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ac12ba449cc79b825f942b6d29c597"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga1d2660ebf6d20840dfeb986ccf7af4f3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1d2660ebf6d20840dfeb986ccf7af4f3">INTC</a></td></tr>
<tr class="separator:ga1d2660ebf6d20840dfeb986ccf7af4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab15a0b540bc4e09cc8b0dcabe8791f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">INT</a></td></tr>
<tr class="separator:gafab15a0b540bc4e09cc8b0dcabe8791f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ac12ba449cc79b825f942b6d29c597"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga95ac12ba449cc79b825f942b6d29c597">DAC</a> [2]</td></tr>
<tr class="separator:ga95ac12ba449cc79b825f942b6d29c597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a834e9c0be4b8a1f57679868c10f2d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad8a834e9c0be4b8a1f57679868c10f2d">RESERVED_1</a> [48]</td></tr>
<tr class="separator:gad8a834e9c0be4b8a1f57679868c10f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7953396f7b3622bc91168b9cfd6aae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafd7953396f7b3622bc91168b9cfd6aae">POEN</a></td></tr>
<tr class="separator:gafd7953396f7b3622bc91168b9cfd6aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44cca13adf17daf17265abea2edb710"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae44cca13adf17daf17265abea2edb710">PODLY</a> [3]</td></tr>
<tr class="separator:gae44cca13adf17daf17265abea2edb710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a05a5b3da78aef59223205ee54c22b5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8a05a5b3da78aef59223205ee54c22b5">RESERVED_0</a> [252]</td></tr>
<tr class="separator:ga8a05a5b3da78aef59223205ee54c22b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7066d020800ce5572217b4dd7be33245"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245">LDVAL</a></td></tr>
<tr class="separator:ga7066d020800ce5572217b4dd7be33245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fcb6f0bd4cbbc890593eeb21152a92"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92">CVAL</a></td></tr>
<tr class="separator:gad4fcb6f0bd4cbbc890593eeb21152a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad205d7250cea8af8b177be3e861193d8"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8">TCTRL</a></td></tr>
<tr class="separator:gad205d7250cea8af8b177be3e861193d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fdb1e5ac5dd95a6f67e651ded71276"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276">TFLG</a></td></tr>
<tr class="separator:ga38fdb1e5ac5dd95a6f67e651ded71276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3196acb697cd321dd9f7497b216fbfb8"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga7066d020800ce5572217b4dd7be33245"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245">LDVAL</a></td></tr>
<tr class="separator:ga7066d020800ce5572217b4dd7be33245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fcb6f0bd4cbbc890593eeb21152a92"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92">CVAL</a></td></tr>
<tr class="separator:gad4fcb6f0bd4cbbc890593eeb21152a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad205d7250cea8af8b177be3e861193d8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8">TCTRL</a></td></tr>
<tr class="separator:gad205d7250cea8af8b177be3e861193d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fdb1e5ac5dd95a6f67e651ded71276"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276">TFLG</a></td></tr>
<tr class="separator:ga38fdb1e5ac5dd95a6f67e651ded71276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3196acb697cd321dd9f7497b216fbfb8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3196acb697cd321dd9f7497b216fbfb8">CHANNEL</a> [4]</td></tr>
<tr class="separator:ga3196acb697cd321dd9f7497b216fbfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183606de7c919c44520d5625860eaebd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga183606de7c919c44520d5625860eaebd">LVDSC1</a></td></tr>
<tr class="separator:ga183606de7c919c44520d5625860eaebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e5df8ec02f6f9fb1aae7aab10f7ac6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga22e5df8ec02f6f9fb1aae7aab10f7ac6">LVDSC2</a></td></tr>
<tr class="separator:ga22e5df8ec02f6f9fb1aae7aab10f7ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fc2acedfe2248d41dfbaaccd2a582e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac2fc2acedfe2248d41dfbaaccd2a582e">REGSC</a></td></tr>
<tr class="separator:gac2fc2acedfe2248d41dfbaaccd2a582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25bc9eea888d201d852deb4819850bb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga25bc9eea888d201d852deb4819850bb2">PCR</a> [32]</td></tr>
<tr class="separator:ga25bc9eea888d201d852deb4819850bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca65d71461aa5e76eb2266ab7ccd0cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7ca65d71461aa5e76eb2266ab7ccd0cf">GPCLR</a></td></tr>
<tr class="separator:ga7ca65d71461aa5e76eb2266ab7ccd0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc885669f9579a0514a37a62fc070ec7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabc885669f9579a0514a37a62fc070ec7">GPCHR</a></td></tr>
<tr class="separator:gabc885669f9579a0514a37a62fc070ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga33a1c574e559dc57bb2fc28166bf6341">RESERVED_0</a> [24]</td></tr>
<tr class="separator:ga33a1c574e559dc57bb2fc28166bf6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810f6911c38333115775f924be784050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga810f6911c38333115775f924be784050">ISFR</a></td></tr>
<tr class="separator:ga810f6911c38333115775f924be784050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110c7cdc6ff066e67353a119359731f2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga110c7cdc6ff066e67353a119359731f2">RESERVED_1</a> [28]</td></tr>
<tr class="separator:ga110c7cdc6ff066e67353a119359731f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08715ad30e568d84770805b6bdbc1cfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga08715ad30e568d84770805b6bdbc1cfb">DFER</a></td></tr>
<tr class="separator:ga08715ad30e568d84770805b6bdbc1cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85d97f511fdb6626888603d5c970d3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad85d97f511fdb6626888603d5c970d3d">DFCR</a></td></tr>
<tr class="separator:gad85d97f511fdb6626888603d5c970d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bb591e49f732d8010df56312388c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac0bb591e49f732d8010df56312388c74">DFWR</a></td></tr>
<tr class="separator:gac0bb591e49f732d8010df56312388c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d4e6ae9fb47445146929d15e97153f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga41d4e6ae9fb47445146929d15e97153f">SRS0</a></td></tr>
<tr class="separator:ga41d4e6ae9fb47445146929d15e97153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2164524ec77565baad264a25fbc65378"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2164524ec77565baad264a25fbc65378">SRS1</a></td></tr>
<tr class="separator:ga2164524ec77565baad264a25fbc65378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d386ff4b328960f430b4c63f61423fa"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1d386ff4b328960f430b4c63f61423fa">RESERVED_0</a> [2]</td></tr>
<tr class="separator:ga1d386ff4b328960f430b4c63f61423fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3a6cb8a3c37e9a55ab12962d0983d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadb3a6cb8a3c37e9a55ab12962d0983d1">RPFC</a></td></tr>
<tr class="separator:gadb3a6cb8a3c37e9a55ab12962d0983d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9423324babed28ac7e0a6990356c8cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9423324babed28ac7e0a6990356c8cb1">RPFW</a></td></tr>
<tr class="separator:ga9423324babed28ac7e0a6990356c8cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b2d6f5756a9b0aa609216190380d5f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga83b2d6f5756a9b0aa609216190380d5f">RESERVED_1</a> [1]</td></tr>
<tr class="separator:ga83b2d6f5756a9b0aa609216190380d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9056b0fa2520560ed862f6bbde62d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaab9056b0fa2520560ed862f6bbde62d5">MR</a></td></tr>
<tr class="separator:gaab9056b0fa2520560ed862f6bbde62d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d411f494430b8bfb7e89e78efd49be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad1d411f494430b8bfb7e89e78efd49be">REG</a> [8]</td></tr>
<tr class="separator:gad1d411f494430b8bfb7e89e78efd49be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d411f494430b8bfb7e89e78efd49be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad1d411f494430b8bfb7e89e78efd49be">REG</a> [8]</td></tr>
<tr class="separator:gad1d411f494430b8bfb7e89e78efd49be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e5f09c578d8d5c138b41a1e740df3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa4e5f09c578d8d5c138b41a1e740df3f">SR</a></td></tr>
<tr class="separator:gaa4e5f09c578d8d5c138b41a1e740df3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8002a02f2493e5718814fb1b0b0f4e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab8002a02f2493e5718814fb1b0b0f4e8">ER</a></td></tr>
<tr class="separator:gab8002a02f2493e5718814fb1b0b0f4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a5329da9f87f50c64cc56e21bdd562"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga14a5329da9f87f50c64cc56e21bdd562">OR</a></td></tr>
<tr class="separator:ga14a5329da9f87f50c64cc56e21bdd562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e3001757a0cd493785f1f3337dd0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga87e3001757a0cd493785f1f3337dd0e8">TSR</a></td></tr>
<tr class="separator:ga87e3001757a0cd493785f1f3337dd0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bb9b7d61fe3262cd2a6070a7bd5b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a></td></tr>
<tr class="separator:ga72bb9b7d61fe3262cd2a6070a7bd5b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98069e908f0dbdf30857c4c33e5680b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga98069e908f0dbdf30857c4c33e5680b8">TAR</a></td></tr>
<tr class="separator:ga98069e908f0dbdf30857c4c33e5680b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:gae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7006c26539198fbc8729e0386bffdd40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7006c26539198fbc8729e0386bffdd40">LR</a></td></tr>
<tr class="separator:ga7006c26539198fbc8729e0386bffdd40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5222eec51632c0f88eb2a3d0ec01bf2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf5222eec51632c0f88eb2a3d0ec01bf2">RESERVED_0</a> [2016]</td></tr>
<tr class="separator:gaf5222eec51632c0f88eb2a3d0ec01bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112ea3e423f8edcd02965122fea0433b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga112ea3e423f8edcd02965122fea0433b">WAR</a></td></tr>
<tr class="separator:ga112ea3e423f8edcd02965122fea0433b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bf8166b9c18e747652c1cb489a54ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa3bf8166b9c18e747652c1cb489a54ad">RAR</a></td></tr>
<tr class="separator:gaa3bf8166b9c18e747652c1cb489a54ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5faf862a2959435c8593e46ebc556ec7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5faf862a2959435c8593e46ebc556ec7">DSADDR</a></td></tr>
<tr class="separator:ga5faf862a2959435c8593e46ebc556ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9b6d19cd4e74ea6eeaa705328e7f74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9f9b6d19cd4e74ea6eeaa705328e7f74">BLKATTR</a></td></tr>
<tr class="separator:ga9f9b6d19cd4e74ea6eeaa705328e7f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36131cec3559ac2988019df27ecdace4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga36131cec3559ac2988019df27ecdace4">CMDARG</a></td></tr>
<tr class="separator:ga36131cec3559ac2988019df27ecdace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3015ac9f1cbb9fe880d346521783f479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3015ac9f1cbb9fe880d346521783f479">XFERTYP</a></td></tr>
<tr class="separator:ga3015ac9f1cbb9fe880d346521783f479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad184f191e589977878810a7928b86cca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad184f191e589977878810a7928b86cca">CMDRSP</a> [4]</td></tr>
<tr class="separator:gad184f191e589977878810a7928b86cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5d16498d603c9560eaec51c9431747"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1b5d16498d603c9560eaec51c9431747">DATPORT</a></td></tr>
<tr class="separator:ga1b5d16498d603c9560eaec51c9431747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3de0ff8130a446f28bc8bceca15501c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa3de0ff8130a446f28bc8bceca15501c">PRSSTAT</a></td></tr>
<tr class="separator:gaa3de0ff8130a446f28bc8bceca15501c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66c30417fba3cdaa46be7ae1ac08ff2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad66c30417fba3cdaa46be7ae1ac08ff2">PROCTL</a></td></tr>
<tr class="separator:gad66c30417fba3cdaa46be7ae1ac08ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4c7a736d3642f87d615b538e7696e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaf4c7a736d3642f87d615b538e7696e2">SYSCTL</a></td></tr>
<tr class="separator:gaaf4c7a736d3642f87d615b538e7696e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a2eb6abddb0830e64595289d121ebf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab2a2eb6abddb0830e64595289d121ebf">IRQSTAT</a></td></tr>
<tr class="separator:gab2a2eb6abddb0830e64595289d121ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe708359ce072299bd38cee3be1c913"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6fe708359ce072299bd38cee3be1c913">IRQSTATEN</a></td></tr>
<tr class="separator:ga6fe708359ce072299bd38cee3be1c913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4a15d213d6f5016a29746a3a660485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7c4a15d213d6f5016a29746a3a660485">IRQSIGEN</a></td></tr>
<tr class="separator:ga7c4a15d213d6f5016a29746a3a660485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529946a02b908ffad2b189bc08c38b06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga529946a02b908ffad2b189bc08c38b06">AC12ERR</a></td></tr>
<tr class="separator:ga529946a02b908ffad2b189bc08c38b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dfc37156a450d49ec75627cbdcd499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga73dfc37156a450d49ec75627cbdcd499">HTCAPBLT</a></td></tr>
<tr class="separator:ga73dfc37156a450d49ec75627cbdcd499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376a0eb86aeb220c638a59b38a372bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf376a0eb86aeb220c638a59b38a372bc">WML</a></td></tr>
<tr class="separator:gaf376a0eb86aeb220c638a59b38a372bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:gab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879095f3afc53d94fbf0c7e2cbc16f49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga879095f3afc53d94fbf0c7e2cbc16f49">FEVT</a></td></tr>
<tr class="separator:ga879095f3afc53d94fbf0c7e2cbc16f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1a5a5c26b845e94b25570e42202612"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8e1a5a5c26b845e94b25570e42202612">ADMAES</a></td></tr>
<tr class="separator:ga8e1a5a5c26b845e94b25570e42202612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab418d6ab842253ec1556bd0683bea1cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab418d6ab842253ec1556bd0683bea1cf">ADSADDR</a></td></tr>
<tr class="separator:gab418d6ab842253ec1556bd0683bea1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30320ad485493928a2f7198e40227043"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga30320ad485493928a2f7198e40227043">RESERVED_1</a> [100]</td></tr>
<tr class="separator:ga30320ad485493928a2f7198e40227043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a1f785e501e18ed2c06222b361741f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga87a1f785e501e18ed2c06222b361741f">VENDOR</a></td></tr>
<tr class="separator:ga87a1f785e501e18ed2c06222b361741f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e7ecba38e254125b45008783ff62c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf8e7ecba38e254125b45008783ff62c3">MMCBOOT</a></td></tr>
<tr class="separator:gaf8e7ecba38e254125b45008783ff62c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e23711e9e444e5d829041e531103d74"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1e23711e9e444e5d829041e531103d74">RESERVED_2</a> [52]</td></tr>
<tr class="separator:ga1e23711e9e444e5d829041e531103d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb8df4ccedb41b45d7103c792355b8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6fb8df4ccedb41b45d7103c792355b8b">HOSTVER</a></td></tr>
<tr class="separator:ga6fb8df4ccedb41b45d7103c792355b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd2ae7d066d4b4240fe56f72f0f7095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2dd2ae7d066d4b4240fe56f72f0f7095">SOPT1</a></td></tr>
<tr class="separator:ga2dd2ae7d066d4b4240fe56f72f0f7095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae691410c960f357d63ab3b479cb59641"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae691410c960f357d63ab3b479cb59641">SOPT1CFG</a></td></tr>
<tr class="separator:gae691410c960f357d63ab3b479cb59641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7904b8fe3af1def40d58c2ca8123e44"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae7904b8fe3af1def40d58c2ca8123e44">RESERVED_0</a> [4092]</td></tr>
<tr class="separator:gae7904b8fe3af1def40d58c2ca8123e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8dc2ae265d799ec159ccd2c2fddabd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3f8dc2ae265d799ec159ccd2c2fddabd">SOPT2</a></td></tr>
<tr class="separator:ga3f8dc2ae265d799ec159ccd2c2fddabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:ga422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e152370dc7f083dff49c4e56e669435"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5e152370dc7f083dff49c4e56e669435">SOPT4</a></td></tr>
<tr class="separator:ga5e152370dc7f083dff49c4e56e669435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3423d05c1b61a09639d9ea8b5d3ea66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad3423d05c1b61a09639d9ea8b5d3ea66">SOPT5</a></td></tr>
<tr class="separator:gad3423d05c1b61a09639d9ea8b5d3ea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:gacc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5cff1a3ad3808a7b9478791a37915d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9a5cff1a3ad3808a7b9478791a37915d">SOPT7</a></td></tr>
<tr class="separator:ga9a5cff1a3ad3808a7b9478791a37915d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86684537b595133db57a7bcc73843d2a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga86684537b595133db57a7bcc73843d2a">RESERVED_3</a> [8]</td></tr>
<tr class="separator:ga86684537b595133db57a7bcc73843d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5baf01a3a36a117e2bebdd02d6d6876a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5baf01a3a36a117e2bebdd02d6d6876a">SDID</a></td></tr>
<tr class="separator:ga5baf01a3a36a117e2bebdd02d6d6876a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f3400a3098ef029b33068a871051da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga56f3400a3098ef029b33068a871051da">SCGC1</a></td></tr>
<tr class="separator:ga56f3400a3098ef029b33068a871051da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60de3b2b35648ee6eec819ffa3243fd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga60de3b2b35648ee6eec819ffa3243fd7">SCGC2</a></td></tr>
<tr class="separator:ga60de3b2b35648ee6eec819ffa3243fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759ea74edf1679b433c736d994f3ac16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga759ea74edf1679b433c736d994f3ac16">SCGC3</a></td></tr>
<tr class="separator:ga759ea74edf1679b433c736d994f3ac16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342559d79209f064052a8a005bfd38a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga342559d79209f064052a8a005bfd38a3">SCGC4</a></td></tr>
<tr class="separator:ga342559d79209f064052a8a005bfd38a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6b967745d0bb3e1bd280f7dd98db49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0c6b967745d0bb3e1bd280f7dd98db49">SCGC5</a></td></tr>
<tr class="separator:ga0c6b967745d0bb3e1bd280f7dd98db49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8075f4fb5887b43eba04eb636853be29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8075f4fb5887b43eba04eb636853be29">SCGC6</a></td></tr>
<tr class="separator:ga8075f4fb5887b43eba04eb636853be29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6e40b1dfd085e74bffc345bd359205"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafa6e40b1dfd085e74bffc345bd359205">SCGC7</a></td></tr>
<tr class="separator:gafa6e40b1dfd085e74bffc345bd359205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063b97a92c34c2c0cb7f8746f9f50f3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga063b97a92c34c2c0cb7f8746f9f50f3c">CLKDIV1</a></td></tr>
<tr class="separator:ga063b97a92c34c2c0cb7f8746f9f50f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0af4eb767983cb4031ba24d2bc9d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa5a0af4eb767983cb4031ba24d2bc9d6">CLKDIV2</a></td></tr>
<tr class="separator:gaa5a0af4eb767983cb4031ba24d2bc9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5282422d8bb162cd742775e5f9864f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga1b5282422d8bb162cd742775e5f9864f">FCFG1</a></td></tr>
<tr class="separator:ga1b5282422d8bb162cd742775e5f9864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48581edecb6a9421e0e159dca5bf8c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga48581edecb6a9421e0e159dca5bf8c8c">FCFG2</a></td></tr>
<tr class="separator:ga48581edecb6a9421e0e159dca5bf8c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ab5d5097134742b3f025d951a482aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae6ab5d5097134742b3f025d951a482aa">UIDH</a></td></tr>
<tr class="separator:gae6ab5d5097134742b3f025d951a482aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6526be9b8cd1160be6ff367641220e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6526be9b8cd1160be6ff367641220e96">UIDMH</a></td></tr>
<tr class="separator:ga6526be9b8cd1160be6ff367641220e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d04f09d406768348505eb747ade1e23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9d04f09d406768348505eb747ade1e23">UIDML</a></td></tr>
<tr class="separator:ga9d04f09d406768348505eb747ade1e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac796478e9fdd908d4bccc7b754de080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaac796478e9fdd908d4bccc7b754de080">UIDL</a></td></tr>
<tr class="separator:gaac796478e9fdd908d4bccc7b754de080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80b0e0bb4c1aa3e20de93cee5828603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab80b0e0bb4c1aa3e20de93cee5828603">PMPROT</a></td></tr>
<tr class="separator:gab80b0e0bb4c1aa3e20de93cee5828603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fa5644eba54c5bf0a4c5c16ad4f6f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">PMCTRL</a></td></tr>
<tr class="separator:ga96fa5644eba54c5bf0a4c5c16ad4f6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813a3036c963ab3498eca297988777f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga813a3036c963ab3498eca297988777f8">VLLSCTRL</a></td></tr>
<tr class="separator:ga813a3036c963ab3498eca297988777f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38d8d9691e23bb395d7b9030040693a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad38d8d9691e23bb395d7b9030040693a">PMSTAT</a></td></tr>
<tr class="separator:gad38d8d9691e23bb395d7b9030040693a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:gae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:ga90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d076d28314b5016c5b0fab64a573b83"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:ga90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d076d28314b5016c5b0fab64a573b83"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga5d076d28314b5016c5b0fab64a573b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53762b5329df1577d65fb443ec732a11"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11">RESERVED_1</a> [24]</td></tr>
<tr class="separator:ga53762b5329df1577d65fb443ec732a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ae0d821edec8a6cf1bf982a307b91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91">RSER</a></td></tr>
<tr class="separator:gad10ae0d821edec8a6cf1bf982a307b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:gad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:ga8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92c8ba2afce7b8c8fac8c49ee50f12d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:gad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:ga8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92c8ba2afce7b8c8fac8c49ee50f12d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gae92c8ba2afce7b8c8fac8c49ee50f12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adaf881f37145caba5861609765d994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994">POPR</a></td></tr>
<tr class="separator:ga7adaf881f37145caba5861609765d994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32896f14fd2897523a91974664932241"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241">TXFR0</a></td></tr>
<tr class="separator:ga32896f14fd2897523a91974664932241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27755ff1a835bbd95f58ecdba1f2795b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b">TXFR1</a></td></tr>
<tr class="separator:ga27755ff1a835bbd95f58ecdba1f2795b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a5555b34b49975fd14f52d0989790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790">TXFR2</a></td></tr>
<tr class="separator:ga331a5555b34b49975fd14f52d0989790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7709e9633e66598f149c96d12e2640"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640">TXFR3</a></td></tr>
<tr class="separator:gabb7709e9633e66598f149c96d12e2640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7de7b234e4846024bdeb9198f89edba"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad7de7b234e4846024bdeb9198f89edba">RESERVED_2</a> [48]</td></tr>
<tr class="separator:gad7de7b234e4846024bdeb9198f89edba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60db58d1ff9c9bae1ff1460dd6972ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab">RXFR0</a></td></tr>
<tr class="separator:gac60db58d1ff9c9bae1ff1460dd6972ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbe91d4e8ea80ec8bcc8c89551429e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1">RXFR1</a></td></tr>
<tr class="separator:gafdbe91d4e8ea80ec8bcc8c89551429e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4caeaac62400fb5d871f11574557a22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22">RXFR2</a></td></tr>
<tr class="separator:gac4caeaac62400fb5d871f11574557a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa997d3f01aca2c5e21a526b29e466f27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27">RXFR3</a></td></tr>
<tr class="separator:gaa997d3f01aca2c5e21a526b29e466f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb421388460a6f91dc5a6a192d886912"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gafb421388460a6f91dc5a6a192d886912">CESR</a></td></tr>
<tr class="separator:gafb421388460a6f91dc5a6a192d886912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18bafaac3b2ce682652a0ce35d863c5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf18bafaac3b2ce682652a0ce35d863c5">RESERVED_0</a> [12]</td></tr>
<tr class="separator:gaf18bafaac3b2ce682652a0ce35d863c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafc8f097baa38e6a29b751eb0b97316"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaafc8f097baa38e6a29b751eb0b97316">EAR</a></td></tr>
<tr class="separator:gaaafc8f097baa38e6a29b751eb0b97316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec2dafc0fa1bdd2c7bd75d2eb12dbef"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaec2dafc0fa1bdd2c7bd75d2eb12dbef">EDR</a></td></tr>
<tr class="separator:gaaec2dafc0fa1bdd2c7bd75d2eb12dbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09a59fc2dab98db3bb4b14506b1bea4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gaaafc8f097baa38e6a29b751eb0b97316"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaafc8f097baa38e6a29b751eb0b97316">EAR</a></td></tr>
<tr class="separator:gaaafc8f097baa38e6a29b751eb0b97316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec2dafc0fa1bdd2c7bd75d2eb12dbef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaaec2dafc0fa1bdd2c7bd75d2eb12dbef">EDR</a></td></tr>
<tr class="separator:gaaec2dafc0fa1bdd2c7bd75d2eb12dbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09a59fc2dab98db3bb4b14506b1bea4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab09a59fc2dab98db3bb4b14506b1bea4">SP</a> [5]</td></tr>
<tr class="separator:gab09a59fc2dab98db3bb4b14506b1bea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed973faccea151edaf3bdaa2664da441"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaed973faccea151edaf3bdaa2664da441">RESERVED_1</a> [968]</td></tr>
<tr class="separator:gaed973faccea151edaf3bdaa2664da441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa052a52bc368d47899920f359ba10ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa052a52bc368d47899920f359ba10ce6">WORD</a> [12][4]</td></tr>
<tr class="separator:gaa052a52bc368d47899920f359ba10ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ced9af85b6245589cbf0d6688d5ad8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga91ced9af85b6245589cbf0d6688d5ad8">RESERVED_2</a> [832]</td></tr>
<tr class="separator:ga91ced9af85b6245589cbf0d6688d5ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361969cc7784783c8fabc39826ef8afb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga361969cc7784783c8fabc39826ef8afb">RGDAAC</a> [12]</td></tr>
<tr class="separator:ga361969cc7784783c8fabc39826ef8afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f73251625b304407339862ce318059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf1f73251625b304407339862ce318059">BDH</a></td></tr>
<tr class="separator:gaf1f73251625b304407339862ce318059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4463c928e7f65eaa324dd97fb6abae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaca4463c928e7f65eaa324dd97fb6abae">BDL</a></td></tr>
<tr class="separator:gaca4463c928e7f65eaa324dd97fb6abae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a></td></tr>
<tr class="separator:gad54aa92be9fc988e74d55d2d3daae8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a></td></tr>
<tr class="separator:ga4f920936a8fc32483b3ebd9b0674b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e320927bd72445c49414603b05f792"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac4e320927bd72445c49414603b05f792">S1</a></td></tr>
<tr class="separator:gac4e320927bd72445c49414603b05f792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafdaf251d5cfeb18803536542a880459"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaafdaf251d5cfeb18803536542a880459">S2</a></td></tr>
<tr class="separator:gaafdaf251d5cfeb18803536542a880459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6533a725e5ee4892879f0b6d9dd6675a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">C3</a></td></tr>
<tr class="separator:ga6533a725e5ee4892879f0b6d9dd6675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0edcafd91c3baa698617799de6ec35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">D</a></td></tr>
<tr class="separator:ga6c0edcafd91c3baa698617799de6ec35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87caead6e07d105afdea1716b3f1f152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga87caead6e07d105afdea1716b3f1f152">MA1</a></td></tr>
<tr class="separator:ga87caead6e07d105afdea1716b3f1f152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09350a7ee6276cea8738dc77ad2049e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga09350a7ee6276cea8738dc77ad2049e3">MA2</a></td></tr>
<tr class="separator:ga09350a7ee6276cea8738dc77ad2049e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3f29cb83f573e65eb091a7a79e2e43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">C4</a></td></tr>
<tr class="separator:gadb3f29cb83f573e65eb091a7a79e2e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3e6553034f7993105ebde9d573236b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5c3e6553034f7993105ebde9d573236b">C5</a></td></tr>
<tr class="separator:ga5c3e6553034f7993105ebde9d573236b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d35ae9e1bc397340a6023f07ec322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d3d35ae9e1bc397340a6023f07ec322">ED</a></td></tr>
<tr class="separator:ga6d3d35ae9e1bc397340a6023f07ec322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62c7c6909f49371ea23e96495683177"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa62c7c6909f49371ea23e96495683177">MODEM</a></td></tr>
<tr class="separator:gaa62c7c6909f49371ea23e96495683177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413417ccc390c4bb044c5d58a120d2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa413417ccc390c4bb044c5d58a120d2f">IR</a></td></tr>
<tr class="separator:gaa413417ccc390c4bb044c5d58a120d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be6979b69000068ac5203085d425825"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4be6979b69000068ac5203085d425825">RESERVED_0</a> [1]</td></tr>
<tr class="separator:ga4be6979b69000068ac5203085d425825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580cd25116c33ee9703cc34f8523ca8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga580cd25116c33ee9703cc34f8523ca8b">PFIFO</a></td></tr>
<tr class="separator:ga580cd25116c33ee9703cc34f8523ca8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394dc1927a59650f39e5799021bf09c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga394dc1927a59650f39e5799021bf09c7">CFIFO</a></td></tr>
<tr class="separator:ga394dc1927a59650f39e5799021bf09c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb03a7d2de0c18c66911428d9cb8f080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaeb03a7d2de0c18c66911428d9cb8f080">SFIFO</a></td></tr>
<tr class="separator:gaeb03a7d2de0c18c66911428d9cb8f080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae4511f2de721dec3862bab06d93ea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6ae4511f2de721dec3862bab06d93ea6">TWFIFO</a></td></tr>
<tr class="separator:ga6ae4511f2de721dec3862bab06d93ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7e6b6b0b62fc431bc6d647c7fa3ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9a7e6b6b0b62fc431bc6d647c7fa3ccf">TCFIFO</a></td></tr>
<tr class="separator:ga9a7e6b6b0b62fc431bc6d647c7fa3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2584067355457f0ec79d3bf90ac6dd50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2584067355457f0ec79d3bf90ac6dd50">RWFIFO</a></td></tr>
<tr class="separator:ga2584067355457f0ec79d3bf90ac6dd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5670233e71dda04d5b3a4ccbfdd9cc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae5670233e71dda04d5b3a4ccbfdd9cc1">RCFIFO</a></td></tr>
<tr class="separator:gae5670233e71dda04d5b3a4ccbfdd9cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b2d6f5756a9b0aa609216190380d5f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga83b2d6f5756a9b0aa609216190380d5f">RESERVED_1</a> [1]</td></tr>
<tr class="separator:ga83b2d6f5756a9b0aa609216190380d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdab11c41c499a94d80bd2d347ec97cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacdab11c41c499a94d80bd2d347ec97cb">C7816</a></td></tr>
<tr class="separator:gacdab11c41c499a94d80bd2d347ec97cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76758451e5a49d5a7ecc5107aa6aaec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae76758451e5a49d5a7ecc5107aa6aaec">IE7816</a></td></tr>
<tr class="separator:gae76758451e5a49d5a7ecc5107aa6aaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d4127ba86dcb65e9c60a5900fb5376"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga53d4127ba86dcb65e9c60a5900fb5376">IS7816</a></td></tr>
<tr class="separator:ga53d4127ba86dcb65e9c60a5900fb5376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289ac6ac0e4e72a6573a8c55097fa5c6"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga289ac6ac0e4e72a6573a8c55097fa5c6">WP7816T0</a></td></tr>
<tr class="separator:ga289ac6ac0e4e72a6573a8c55097fa5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf679a01a3deb11118ddb0034211a17b4"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf679a01a3deb11118ddb0034211a17b4">WP7816T1</a></td></tr>
<tr class="separator:gaf679a01a3deb11118ddb0034211a17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b78f2b3b4596683018e991236f4169"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga289ac6ac0e4e72a6573a8c55097fa5c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga289ac6ac0e4e72a6573a8c55097fa5c6">WP7816T0</a></td></tr>
<tr class="separator:ga289ac6ac0e4e72a6573a8c55097fa5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf679a01a3deb11118ddb0034211a17b4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf679a01a3deb11118ddb0034211a17b4">WP7816T1</a></td></tr>
<tr class="separator:gaf679a01a3deb11118ddb0034211a17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b78f2b3b4596683018e991236f4169"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga80b78f2b3b4596683018e991236f4169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7724a1254eff9850cc2c043fa2d0534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac7724a1254eff9850cc2c043fa2d0534">WN7816</a></td></tr>
<tr class="separator:gac7724a1254eff9850cc2c043fa2d0534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83913e1e59cc5b6a9f2906fab663be39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga83913e1e59cc5b6a9f2906fab663be39">WF7816</a></td></tr>
<tr class="separator:ga83913e1e59cc5b6a9f2906fab663be39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2febdf8acc41a1c2092f4448fcd4211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa2febdf8acc41a1c2092f4448fcd4211">ET7816</a></td></tr>
<tr class="separator:gaa2febdf8acc41a1c2092f4448fcd4211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215388cabf525598a5fc937eb20ed31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7215388cabf525598a5fc937eb20ed31">TL7816</a></td></tr>
<tr class="separator:ga7215388cabf525598a5fc937eb20ed31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077edc39b83ba91d23059f34a17d48fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga077edc39b83ba91d23059f34a17d48fb">PERID</a></td></tr>
<tr class="separator:ga077edc39b83ba91d23059f34a17d48fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec">RESERVED_0</a> [3]</td></tr>
<tr class="separator:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa175a27eddae37d758847685effe7ab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa175a27eddae37d758847685effe7ab0">IDCOMP</a></td></tr>
<tr class="separator:gaa175a27eddae37d758847685effe7ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8920d7bfe319ce3f5af958ad4c8f2cca"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8920d7bfe319ce3f5af958ad4c8f2cca">RESERVED_1</a> [3]</td></tr>
<tr class="separator:ga8920d7bfe319ce3f5af958ad4c8f2cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9131f08aa5a24b8c9ef95d51f62810de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9131f08aa5a24b8c9ef95d51f62810de">REV</a></td></tr>
<tr class="separator:ga9131f08aa5a24b8c9ef95d51f62810de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a9ec2331c09e8e213dfb169fbac870"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga76a9ec2331c09e8e213dfb169fbac870">RESERVED_2</a> [3]</td></tr>
<tr class="separator:ga76a9ec2331c09e8e213dfb169fbac870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b414f3639d8e9ccdeccf5ec15029b9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3b414f3639d8e9ccdeccf5ec15029b9c">ADDINFO</a></td></tr>
<tr class="separator:ga3b414f3639d8e9ccdeccf5ec15029b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a68f89086ca788e9123a2281decfe22"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2a68f89086ca788e9123a2281decfe22">RESERVED_3</a> [3]</td></tr>
<tr class="separator:ga2a68f89086ca788e9123a2281decfe22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1d7ec675ab125cf2ab80856b331ace"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d1d7ec675ab125cf2ab80856b331ace">OTGISTAT</a></td></tr>
<tr class="separator:ga6d1d7ec675ab125cf2ab80856b331ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ca61cf43a11168ba32640820999621"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga22ca61cf43a11168ba32640820999621">RESERVED_4</a> [3]</td></tr>
<tr class="separator:ga22ca61cf43a11168ba32640820999621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9163191d69b422a5a3e93580acff9900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9163191d69b422a5a3e93580acff9900">OTGICR</a></td></tr>
<tr class="separator:ga9163191d69b422a5a3e93580acff9900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e87bdf948b19c8681f1f83ee5a8c000"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9e87bdf948b19c8681f1f83ee5a8c000">RESERVED_5</a> [3]</td></tr>
<tr class="separator:ga9e87bdf948b19c8681f1f83ee5a8c000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a15a9e6a2d8a83f9c29421d339f23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa9a15a9e6a2d8a83f9c29421d339f23e">OTGSTAT</a></td></tr>
<tr class="separator:gaa9a15a9e6a2d8a83f9c29421d339f23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b71ab9559e72dc3679ec091756e67b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae0b71ab9559e72dc3679ec091756e67b">RESERVED_6</a> [3]</td></tr>
<tr class="separator:gae0b71ab9559e72dc3679ec091756e67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4553c1b11f27973e373f3d7e0b5b4e56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4553c1b11f27973e373f3d7e0b5b4e56">OTGCTL</a></td></tr>
<tr class="separator:ga4553c1b11f27973e373f3d7e0b5b4e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2dfc39c8b07c9be26576a181da1af4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaeb2dfc39c8b07c9be26576a181da1af4">RESERVED_7</a> [99]</td></tr>
<tr class="separator:gaeb2dfc39c8b07c9be26576a181da1af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cffdbb22df189f2a80d3b52a61a68b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab7cffdbb22df189f2a80d3b52a61a68b">ISTAT</a></td></tr>
<tr class="separator:gab7cffdbb22df189f2a80d3b52a61a68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5876421d4a610aa1ec8c55142a7d131f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga5876421d4a610aa1ec8c55142a7d131f">RESERVED_8</a> [3]</td></tr>
<tr class="separator:ga5876421d4a610aa1ec8c55142a7d131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c270099e9174761280fdd00e12f9487"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2c270099e9174761280fdd00e12f9487">INTEN</a></td></tr>
<tr class="separator:ga2c270099e9174761280fdd00e12f9487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae729f0fe5f746293938b5fe9cf4006fa"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae729f0fe5f746293938b5fe9cf4006fa">RESERVED_9</a> [3]</td></tr>
<tr class="separator:gae729f0fe5f746293938b5fe9cf4006fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae749069a75330cb4543daa28772e327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaae749069a75330cb4543daa28772e327">ERRSTAT</a></td></tr>
<tr class="separator:gaae749069a75330cb4543daa28772e327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db623c4034ae906a2590d0ad4b9dcc9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0db623c4034ae906a2590d0ad4b9dcc9">RESERVED_10</a> [3]</td></tr>
<tr class="separator:ga0db623c4034ae906a2590d0ad4b9dcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65f35c56895733ec3c11e246b4d99ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab65f35c56895733ec3c11e246b4d99ec">ERREN</a></td></tr>
<tr class="separator:gab65f35c56895733ec3c11e246b4d99ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5b57b27f61c17492288127d23b8586"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gade5b57b27f61c17492288127d23b8586">RESERVED_11</a> [3]</td></tr>
<tr class="separator:gade5b57b27f61c17492288127d23b8586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ef8aa2216b90fe692d18077ce4b343"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga14ef8aa2216b90fe692d18077ce4b343">STAT</a></td></tr>
<tr class="separator:ga14ef8aa2216b90fe692d18077ce4b343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcfbb17f5c9418441c1998b58fe61bf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga8bcfbb17f5c9418441c1998b58fe61bf">RESERVED_12</a> [3]</td></tr>
<tr class="separator:ga8bcfbb17f5c9418441c1998b58fe61bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7581e8a603234f71f2e32a3f5463c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacb7581e8a603234f71f2e32a3f5463c5">CTL</a></td></tr>
<tr class="separator:gacb7581e8a603234f71f2e32a3f5463c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92854cf727a032a192888fd92932deec"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga92854cf727a032a192888fd92932deec">RESERVED_13</a> [3]</td></tr>
<tr class="separator:ga92854cf727a032a192888fd92932deec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9a6805bc92c5472f62e96726172684"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6e9a6805bc92c5472f62e96726172684">ADDR</a></td></tr>
<tr class="separator:ga6e9a6805bc92c5472f62e96726172684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad0f574453da7955f80d4a5dbf4663e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacad0f574453da7955f80d4a5dbf4663e">RESERVED_14</a> [3]</td></tr>
<tr class="separator:gacad0f574453da7955f80d4a5dbf4663e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7781256e3a9e7b62eb5a91f8dde5161"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa7781256e3a9e7b62eb5a91f8dde5161">BDTPAGE1</a></td></tr>
<tr class="separator:gaa7781256e3a9e7b62eb5a91f8dde5161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115b799187006fc5de8eb06f8d42b9bb"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga115b799187006fc5de8eb06f8d42b9bb">RESERVED_15</a> [3]</td></tr>
<tr class="separator:ga115b799187006fc5de8eb06f8d42b9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf88cf17801830b6a5bc9c58717253ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabf88cf17801830b6a5bc9c58717253ec">FRMNUML</a></td></tr>
<tr class="separator:gabf88cf17801830b6a5bc9c58717253ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1433abf0bec8b6193215357e46a446"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4b1433abf0bec8b6193215357e46a446">RESERVED_16</a> [3]</td></tr>
<tr class="separator:ga4b1433abf0bec8b6193215357e46a446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad768bb6ae15f475e43811151dc885a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaad768bb6ae15f475e43811151dc885a0">FRMNUMH</a></td></tr>
<tr class="separator:gaad768bb6ae15f475e43811151dc885a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ad2e574cba9d9c7e8cbaa4e5a078b6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga14ad2e574cba9d9c7e8cbaa4e5a078b6">RESERVED_17</a> [3]</td></tr>
<tr class="separator:ga14ad2e574cba9d9c7e8cbaa4e5a078b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7092c149691d46d224f9986a9ad2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga7b7092c149691d46d224f9986a9ad2ba">TOKEN</a></td></tr>
<tr class="separator:ga7b7092c149691d46d224f9986a9ad2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ed9af52b1a25b9ee9a4938a2b2ca3a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae5ed9af52b1a25b9ee9a4938a2b2ca3a">RESERVED_18</a> [3]</td></tr>
<tr class="separator:gae5ed9af52b1a25b9ee9a4938a2b2ca3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664d93365324a7dcc740fa58f095e7ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga664d93365324a7dcc740fa58f095e7ab">SOFTHLD</a></td></tr>
<tr class="separator:ga664d93365324a7dcc740fa58f095e7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda59b9594c175e7b2b7ba3b2298b599"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gabda59b9594c175e7b2b7ba3b2298b599">RESERVED_19</a> [3]</td></tr>
<tr class="separator:gabda59b9594c175e7b2b7ba3b2298b599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe7074e6a65a34004b987874bba06e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3fe7074e6a65a34004b987874bba06e1">BDTPAGE2</a></td></tr>
<tr class="separator:ga3fe7074e6a65a34004b987874bba06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263b76687b296e92811dda9e8051c708"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga263b76687b296e92811dda9e8051c708">RESERVED_20</a> [3]</td></tr>
<tr class="separator:ga263b76687b296e92811dda9e8051c708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ace2f6c534877065e28aef9a09512a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaf9ace2f6c534877065e28aef9a09512a">BDTPAGE3</a></td></tr>
<tr class="separator:gaf9ace2f6c534877065e28aef9a09512a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b77a54e00f92e751d8361dbfa0af382"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga4b77a54e00f92e751d8361dbfa0af382">RESERVED_21</a> [11]</td></tr>
<tr class="separator:ga4b77a54e00f92e751d8361dbfa0af382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad696ad5082cb8aef65756299d5eb897e"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad696ad5082cb8aef65756299d5eb897e">ENDPT</a></td></tr>
<tr class="separator:gad696ad5082cb8aef65756299d5eb897e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memItemLeft" >uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec">RESERVED_0</a> [3]</td></tr>
<tr class="separator:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83d80f191b6a45f290a8a08001c43fd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gad696ad5082cb8aef65756299d5eb897e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad696ad5082cb8aef65756299d5eb897e">ENDPT</a></td></tr>
<tr class="separator:gad696ad5082cb8aef65756299d5eb897e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6d02c9345b2d39c945c905d46077a0ec">RESERVED_0</a> [3]</td></tr>
<tr class="separator:ga6d02c9345b2d39c945c905d46077a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83d80f191b6a45f290a8a08001c43fd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac83d80f191b6a45f290a8a08001c43fd">ENDPOINT</a> [16]</td></tr>
<tr class="separator:gac83d80f191b6a45f290a8a08001c43fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc819f4661814727300843a6c591223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga2fc819f4661814727300843a6c591223">USBCTRL</a></td></tr>
<tr class="separator:ga2fc819f4661814727300843a6c591223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bcb91413a3db4481d7d500e8e6f82b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga16bcb91413a3db4481d7d500e8e6f82b">RESERVED_22</a> [3]</td></tr>
<tr class="separator:ga16bcb91413a3db4481d7d500e8e6f82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25809d192dc2d1e4b676d5b6c935973f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga25809d192dc2d1e4b676d5b6c935973f">OBSERVE</a></td></tr>
<tr class="separator:ga25809d192dc2d1e4b676d5b6c935973f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d2f4b5276717d52836ada8b48997cf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga88d2f4b5276717d52836ada8b48997cf">RESERVED_23</a> [3]</td></tr>
<tr class="separator:ga88d2f4b5276717d52836ada8b48997cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad042c540de71ddbe331a097886f11579"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad042c540de71ddbe331a097886f11579">CONTROL</a></td></tr>
<tr class="separator:gad042c540de71ddbe331a097886f11579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d696ac9cc19fd1715dfaa4d8b0871ae"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga3d696ac9cc19fd1715dfaa4d8b0871ae">RESERVED_24</a> [3]</td></tr>
<tr class="separator:ga3d696ac9cc19fd1715dfaa4d8b0871ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89afa76ff77065c1cf493a11c82b831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac89afa76ff77065c1cf493a11c82b831">USBTRC0</a></td></tr>
<tr class="separator:gac89afa76ff77065c1cf493a11c82b831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d5cb712dabba62eea5adf66b4f58e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaad6d5cb712dabba62eea5adf66b4f58e">RESERVED_25</a> [7]</td></tr>
<tr class="separator:gaad6d5cb712dabba62eea5adf66b4f58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac817eb85b2155f60ef10f06dcb3b3adc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac817eb85b2155f60ef10f06dcb3b3adc">USBFRMADJUST</a></td></tr>
<tr class="separator:gac817eb85b2155f60ef10f06dcb3b3adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156410ff21a5fb0c8378dd1778a91cc9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga156410ff21a5fb0c8378dd1778a91cc9">RESERVED_26</a> [43]</td></tr>
<tr class="separator:ga156410ff21a5fb0c8378dd1778a91cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40fc6462cf87d4569e0039075b5890b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa40fc6462cf87d4569e0039075b5890b">CLK_RECOVER_CTRL</a></td></tr>
<tr class="separator:gaa40fc6462cf87d4569e0039075b5890b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a68d7345f63f9bfd5d11ff07db64d88"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga0a68d7345f63f9bfd5d11ff07db64d88">RESERVED_27</a> [3]</td></tr>
<tr class="separator:ga0a68d7345f63f9bfd5d11ff07db64d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd5cd20ce5d7dbf868a7af12fe69b81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9cd5cd20ce5d7dbf868a7af12fe69b81">CLK_RECOVER_IRC_EN</a></td></tr>
<tr class="separator:ga9cd5cd20ce5d7dbf868a7af12fe69b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6678449777d6b957055fdfa2a8668db7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga6678449777d6b957055fdfa2a8668db7">RESERVED_28</a> [23]</td></tr>
<tr class="separator:ga6678449777d6b957055fdfa2a8668db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45cfec446adcac8826db39db8dfb292d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga45cfec446adcac8826db39db8dfb292d">CLK_RECOVER_INT_STATUS</a></td></tr>
<tr class="separator:ga45cfec446adcac8826db39db8dfb292d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60054d9772af540ff3d88432d724137f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga60054d9772af540ff3d88432d724137f">CONTROL</a></td></tr>
<tr class="separator:ga60054d9772af540ff3d88432d724137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae883ef34c3cebbf0536f20bfa53e5c51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae883ef34c3cebbf0536f20bfa53e5c51">CLOCK</a></td></tr>
<tr class="separator:gae883ef34c3cebbf0536f20bfa53e5c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece2c880dc5ba01a2fc9326dc080dc26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">STATUS</a></td></tr>
<tr class="separator:gaece2c880dc5ba01a2fc9326dc080dc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53736efbc01ccdca17ec2bb80e6541a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga53736efbc01ccdca17ec2bb80e6541a6">TIMER0</a></td></tr>
<tr class="separator:ga53736efbc01ccdca17ec2bb80e6541a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488da43683bd603819fd5f6676aef010"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga488da43683bd603819fd5f6676aef010">TIMER1</a></td></tr>
<tr class="separator:ga488da43683bd603819fd5f6676aef010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83314016b4061d012e5bdbef334cf9f1"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga83314016b4061d012e5bdbef334cf9f1">TIMER2_BC11</a></td></tr>
<tr class="separator:ga83314016b4061d012e5bdbef334cf9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab057146a69560e422a2d325bb2c0a677"><td class="memItemLeft" ><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab057146a69560e422a2d325bb2c0a677">TIMER2_BC12</a></td></tr>
<tr class="separator:gab057146a69560e422a2d325bb2c0a677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd81f0ab2f7285fa1502eec8718708e0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga83314016b4061d012e5bdbef334cf9f1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga83314016b4061d012e5bdbef334cf9f1">TIMER2_BC11</a></td></tr>
<tr class="separator:ga83314016b4061d012e5bdbef334cf9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab057146a69560e422a2d325bb2c0a677"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gab057146a69560e422a2d325bb2c0a677">TIMER2_BC12</a></td></tr>
<tr class="separator:gab057146a69560e422a2d325bb2c0a677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd81f0ab2f7285fa1502eec8718708e0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gadd81f0ab2f7285fa1502eec8718708e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaf356ffe42125ef3a82e4439a2e3c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gacdaf356ffe42125ef3a82e4439a2e3c9">TRM</a></td></tr>
<tr class="separator:gacdaf356ffe42125ef3a82e4439a2e3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369ca7d5284929a823dab79b7d10d81f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">SC</a></td></tr>
<tr class="separator:ga369ca7d5284929a823dab79b7d10d81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd">STCTRLH</a></td></tr>
<tr class="separator:gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3e807406cde45883ef340be06568cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaab3e807406cde45883ef340be06568cb">STCTRLL</a></td></tr>
<tr class="separator:gaab3e807406cde45883ef340be06568cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23960179757a36ca719156a5c90c8675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga23960179757a36ca719156a5c90c8675">TOVALH</a></td></tr>
<tr class="separator:ga23960179757a36ca719156a5c90c8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccb8f22716c09c39bb0cfd02aba69f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga9ccb8f22716c09c39bb0cfd02aba69f4">TOVALL</a></td></tr>
<tr class="separator:ga9ccb8f22716c09c39bb0cfd02aba69f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1bde3a7b29baa67659b12f0a4a494ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaa1bde3a7b29baa67659b12f0a4a494ac">WINH</a></td></tr>
<tr class="separator:gaa1bde3a7b29baa67659b12f0a4a494ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced61c61e5299b565e8b257e59562d85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gaced61c61e5299b565e8b257e59562d85">WINL</a></td></tr>
<tr class="separator:gaced61c61e5299b565e8b257e59562d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e11b03f76f4f5c7f7af63c6adf72ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad6e11b03f76f4f5c7f7af63c6adf72ef">REFRESH</a></td></tr>
<tr class="separator:gad6e11b03f76f4f5c7f7af63c6adf72ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d5ccb6817e2e1e51eac125b01856de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gae5d5ccb6817e2e1e51eac125b01856de">UNLOCK</a></td></tr>
<tr class="separator:gae5d5ccb6817e2e1e51eac125b01856de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020e8a3bc802277ebdea61f18a256c65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga020e8a3bc802277ebdea61f18a256c65">TMROUTH</a></td></tr>
<tr class="separator:ga020e8a3bc802277ebdea61f18a256c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ebd770efd696047aa4ac98538a798d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gad5ebd770efd696047aa4ac98538a798d">TMROUTL</a></td></tr>
<tr class="separator:gad5ebd770efd696047aa4ac98538a798d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095ee56174bca40b8f3b42792b2aa554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#ga095ee56174bca40b8f3b42792b2aa554">RSTCNT</a></td></tr>
<tr class="separator:ga095ee56174bca40b8f3b42792b2aa554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91805542c28a212cea60963b3983981"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral___access___layer.html#gac91805542c28a212cea60963b3983981">PRESC</a></td></tr>
<tr class="separator:gac91805542c28a212cea60963b3983981"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaef2adb5b89b56dc60fe6d9a02b3c444d" name="gaef2adb5b89b56dc60fe6d9a02b3c444d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef2adb5b89b56dc60fe6d9a02b3c444d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78026eb032408c0203d899fdb894428f" name="ga78026eb032408c0203d899fdb894428f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78026eb032408c0203d899fdb894428f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91e57bff8bedf4a69969e508d8e2a13d" name="ga91e57bff8bedf4a69969e508d8e2a13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91e57bff8bedf4a69969e508d8e2a13d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf3b6994903d35d0ed5ca002b650728e1" name="gaf3b6994903d35d0ed5ca002b650728e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3b6994903d35d0ed5ca002b650728e1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @35</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga065e4412ab5d5d07a02a777736ec157d" name="ga065e4412ab5d5d07a02a777736ec157d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga065e4412ab5d5d07a02a777736ec157d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @37</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9e21794a08c3d7211f55e0347fd570d" name="gaa9e21794a08c3d7211f55e0347fd570d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e21794a08c3d7211f55e0347fd570d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @39</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5d076d28314b5016c5b0fab64a573b83" name="ga5d076d28314b5016c5b0fab64a573b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d076d28314b5016c5b0fab64a573b83">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @48</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae92c8ba2afce7b8c8fac8c49ee50f12d" name="gae92c8ba2afce7b8c8fac8c49ee50f12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae92c8ba2afce7b8c8fac8c49ee50f12d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @50</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80b78f2b3b4596683018e991236f4169" name="ga80b78f2b3b4596683018e991236f4169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b78f2b3b4596683018e991236f4169">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @53</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd81f0ab2f7285fa1502eec8718708e0" name="gadd81f0ab2f7285fa1502eec8718708e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd81f0ab2f7285fa1502eec8718708e0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @56</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb6a1bc3db8fa6148894140daa6b97e1" name="gacb6a1bc3db8fa6148894140daa6b97e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6a1bc3db8fa6148894140daa6b97e1">&#9670;&nbsp;</a></span>A1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Address Register 1, offset: 0x0 </p>

</div>
</div>
<a id="gae8436760942c43a7f6b6b8561803dfd7" name="gae8436760942c43a7f6b6b8561803dfd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8436760942c43a7f6b6b8561803dfd7">&#9670;&nbsp;</a></span>A2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Address Register 2, offset: 0x9 </p>

</div>
</div>
<a id="ga529946a02b908ffad2b189bc08c38b06" name="ga529946a02b908ffad2b189bc08c38b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga529946a02b908ffad2b189bc08c38b06">&#9670;&nbsp;</a></span>AC12ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t AC12ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Auto CMD12 Error Status Register, offset: 0x3C </p>

</div>
</div>
<a id="ga9ea137d83a9dbadbb600d629e1ff162e" name="ga9ea137d83a9dbadbb600d629e1ff162e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea137d83a9dbadbb600d629e1ff162e">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ACCESS16BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ea137d83a9dbadbb600d629e1ff162e" name="ga9ea137d83a9dbadbb600d629e1ff162e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea137d83a9dbadbb600d629e1ff162e">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ACCESS16BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga130c9e00fa6f4e062de588cd9e3d5936" name="ga130c9e00fa6f4e062de588cd9e3d5936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga130c9e00fa6f4e062de588cd9e3d5936">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ACCESS8BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga130c9e00fa6f4e062de588cd9e3d5936" name="ga130c9e00fa6f4e062de588cd9e3d5936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga130c9e00fa6f4e062de588cd9e3d5936">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ACCESS8BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b414f3639d8e9ccdeccf5ec15029b9c" name="ga3b414f3639d8e9ccdeccf5ec15029b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b414f3639d8e9ccdeccf5ec15029b9c">&#9670;&nbsp;</a></span>ADDINFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t ADDINFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Additional Info register, offset: 0xC </p>

</div>
</div>
<a id="ga6e9a6805bc92c5472f62e96726172684" name="ga6e9a6805bc92c5472f62e96726172684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e9a6805bc92c5472f62e96726172684">&#9670;&nbsp;</a></span>ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Address register, offset: 0x98 </p>

</div>
</div>
<a id="ga8e1a5a5c26b845e94b25570e42202612" name="ga8e1a5a5c26b845e94b25570e42202612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e1a5a5c26b845e94b25570e42202612">&#9670;&nbsp;</a></span>ADMAES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ADMAES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADMA Error Status register, offset: 0x54 </p>

</div>
</div>
<a id="ga95e69da399dbfb92eb4a22cc98310d85" name="ga95e69da399dbfb92eb4a22cc98310d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95e69da399dbfb92eb4a22cc98310d85">&#9670;&nbsp;</a></span>ADR_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ADR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 </p>

</div>
</div>
<a id="gaa8d7c013c073684dfb41fc8b14aacfd2" name="gaa8d7c013c073684dfb41fc8b14aacfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d7c013c073684dfb41fc8b14aacfd2">&#9670;&nbsp;</a></span>ADR_CAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ADR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Accumulator register - Add to register command, offset: 0x8C4 </p>

</div>
</div>
<a id="gad8857e24aaeeca92308c3b239f5236bc" name="gad8857e24aaeeca92308c3b239f5236bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8857e24aaeeca92308c3b239f5236bc">&#9670;&nbsp;</a></span>ADR_CASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ADR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register - Add Register command, offset: 0x8C0 </p>

</div>
</div>
<a id="gab418d6ab842253ec1556bd0683bea1cf" name="gab418d6ab842253ec1556bd0683bea1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab418d6ab842253ec1556bd0683bea1cf">&#9670;&nbsp;</a></span>ADSADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADSADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADMA System Addressregister, offset: 0x58 </p>

</div>
</div>
<a id="ga59fb404875ce573d1a37a8283d8797b6" name="ga59fb404875ce573d1a37a8283d8797b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59fb404875ce573d1a37a8283d8797b6">&#9670;&nbsp;</a></span>AESC_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t AESC_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 </p>

</div>
</div>
<a id="ga16d2a221d0a7c3f07583a6215e88e6bb" name="ga16d2a221d0a7c3f07583a6215e88e6bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16d2a221d0a7c3f07583a6215e88e6bb">&#9670;&nbsp;</a></span>AESC_CAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t AESC_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Accumulator register - AES Column Operation command, offset: 0xB04 </p>

</div>
</div>
<a id="ga059bacc3bbbb405a8ea8ef330b77ab56" name="ga059bacc3bbbb405a8ea8ef330b77ab56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga059bacc3bbbb405a8ea8ef330b77ab56">&#9670;&nbsp;</a></span>AESC_CASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t AESC_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register - AES Column Operation command, offset: 0xB00 </p>

</div>
</div>
<a id="ga93f384d53d5a0c3a60d70d5a1ee212b5" name="ga93f384d53d5a0c3a60d70d5a1ee212b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f384d53d5a0c3a60d70d5a1ee212b5">&#9670;&nbsp;</a></span>AESIC_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t AESIC_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 </p>

</div>
</div>
<a id="ga31fd954e9ab3113ba3febc85f9dec36f" name="ga31fd954e9ab3113ba3febc85f9dec36f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31fd954e9ab3113ba3febc85f9dec36f">&#9670;&nbsp;</a></span>AESIC_CAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t AESIC_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Accumulator register - AES Inverse Column Operation command, offset: 0xB44 </p>

</div>
</div>
<a id="ga5f10e412e8a854eac83da5a01e48cc5a" name="ga5f10e412e8a854eac83da5a01e48cc5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f10e412e8a854eac83da5a01e48cc5a">&#9670;&nbsp;</a></span>AESIC_CASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t AESIC_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register - AES Inverse Column Operation command, offset: 0xB40 </p>

</div>
</div>
<a id="ga323cc17c6788899528240028c7010f1f" name="ga323cc17c6788899528240028c7010f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga323cc17c6788899528240028c7010f1f">&#9670;&nbsp;</a></span>ATCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Correction Register, offset: 0x410 </p>

</div>
</div>
<a id="gaf739ab1d646156a8c3a6e36c8036ea98" name="gaf739ab1d646156a8c3a6e36c8036ea98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf739ab1d646156a8c3a6e36c8036ea98">&#9670;&nbsp;</a></span>ATCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Adjustable Timer Control Register, offset: 0x400 </p>

</div>
</div>
<a id="ga168419f9fd3337173f29d6dde2133745" name="ga168419f9fd3337173f29d6dde2133745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga168419f9fd3337173f29d6dde2133745">&#9670;&nbsp;</a></span>ATCVH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Auto Trim Compare Value High Register, offset: 0xA </p>

</div>
</div>
<a id="ga9659cfc372d5156510bdda5bb491fdbb" name="ga9659cfc372d5156510bdda5bb491fdbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9659cfc372d5156510bdda5bb491fdbb">&#9670;&nbsp;</a></span>ATCVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Auto Trim Compare Value Low Register, offset: 0xB </p>

</div>
</div>
<a id="ga453a69ec5c138933ed14f75a630a1a79" name="ga453a69ec5c138933ed14f75a630a1a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga453a69ec5c138933ed14f75a630a1a79">&#9670;&nbsp;</a></span>ATINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATINC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Time-Stamping Clock Period Register, offset: 0x414 </p>

</div>
</div>
<a id="ga1bfe4afb9ec3c16b8b2312ee6f91422d" name="ga1bfe4afb9ec3c16b8b2312ee6f91422d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bfe4afb9ec3c16b8b2312ee6f91422d">&#9670;&nbsp;</a></span>ATOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Offset Register, offset: 0x408 </p>

</div>
</div>
<a id="ga7348bf3172b8e3e9a3d00296943a0215" name="ga7348bf3172b8e3e9a3d00296943a0215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7348bf3172b8e3e9a3d00296943a0215">&#9670;&nbsp;</a></span>ATPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Period Register, offset: 0x40C </p>

</div>
</div>
<a id="gab7597794380c561565a1ccc7b976c090" name="gab7597794380c561565a1ccc7b976c090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7597794380c561565a1ccc7b976c090">&#9670;&nbsp;</a></span>ATSTMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ATSTMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timestamp of Last Transmitted Frame, offset: 0x418 </p>

</div>
</div>
<a id="gae655267e67e5ed42554564818a5422a1" name="gae655267e67e5ed42554564818a5422a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae655267e67e5ed42554564818a5422a1">&#9670;&nbsp;</a></span>ATTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 </p>

</div>
</div>
<a id="gae655267e67e5ed42554564818a5422a1" name="gae655267e67e5ed42554564818a5422a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae655267e67e5ed42554564818a5422a1">&#9670;&nbsp;</a></span>ATTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 </p>

</div>
</div>
<a id="gabe873ea7694464d23e493f7b819c47db" name="gabe873ea7694464d23e493f7b819c47db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe873ea7694464d23e493f7b819c47db">&#9670;&nbsp;</a></span>ATVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Value Register, offset: 0x404 </p>

</div>
</div>
<a id="gaa0da3d6ede3a90b0697a300ddf18cd65" name="gaa0da3d6ede3a90b0697a300ddf18cd65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0da3d6ede3a90b0697a300ddf18cd65">&#9670;&nbsp;</a></span>BACKKEY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t BACKKEY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Backdoor Comparison Key 0., offset: 0x3 </p>

</div>
</div>
<a id="ga42fa40dda0fa3aee0b861bdf6ffa1eae" name="ga42fa40dda0fa3aee0b861bdf6ffa1eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42fa40dda0fa3aee0b861bdf6ffa1eae">&#9670;&nbsp;</a></span>BACKKEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t BACKKEY1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Backdoor Comparison Key 1., offset: 0x2 </p>

</div>
</div>
<a id="gae0ad5dd66c2109955a90e1a6f4720a43" name="gae0ad5dd66c2109955a90e1a6f4720a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ad5dd66c2109955a90e1a6f4720a43">&#9670;&nbsp;</a></span>BACKKEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t BACKKEY2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Backdoor Comparison Key 2., offset: 0x1 </p>

</div>
</div>
<a id="ga7d27c275caa809e8b950cb9fb1f52ea5" name="ga7d27c275caa809e8b950cb9fb1f52ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d27c275caa809e8b950cb9fb1f52ea5">&#9670;&nbsp;</a></span>BACKKEY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t BACKKEY3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Backdoor Comparison Key 3., offset: 0x0 </p>

</div>
</div>
<a id="ga925e5cd64e47102087d0a66af786a626" name="ga925e5cd64e47102087d0a66af786a626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga925e5cd64e47102087d0a66af786a626">&#9670;&nbsp;</a></span>BACKKEY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t BACKKEY4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Backdoor Comparison Key 4., offset: 0x7 </p>

</div>
</div>
<a id="gaa4ca5b627931a03b02c1d4ac01e664d5" name="gaa4ca5b627931a03b02c1d4ac01e664d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4ca5b627931a03b02c1d4ac01e664d5">&#9670;&nbsp;</a></span>BACKKEY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t BACKKEY5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Backdoor Comparison Key 5., offset: 0x6 </p>

</div>
</div>
<a id="ga3076fe0bf30cde224dfb9c944d517de0" name="ga3076fe0bf30cde224dfb9c944d517de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3076fe0bf30cde224dfb9c944d517de0">&#9670;&nbsp;</a></span>BACKKEY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t BACKKEY6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Backdoor Comparison Key 6., offset: 0x5 </p>

</div>
</div>
<a id="gae3df2dcb7a5f33570f8cc15cc8126810" name="gae3df2dcb7a5f33570f8cc15cc8126810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3df2dcb7a5f33570f8cc15cc8126810">&#9670;&nbsp;</a></span>BACKKEY7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t BACKKEY7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Backdoor Comparison Key 7., offset: 0x4 </p>

</div>
</div>
<a id="gaf1f73251625b304407339862ce318059" name="gaf1f73251625b304407339862ce318059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f73251625b304407339862ce318059">&#9670;&nbsp;</a></span>BDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Baud Rate Registers: High, offset: 0x0 </p>

</div>
</div>
<a id="gaca4463c928e7f65eaa324dd97fb6abae" name="gaca4463c928e7f65eaa324dd97fb6abae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4463c928e7f65eaa324dd97fb6abae">&#9670;&nbsp;</a></span>BDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Baud Rate Registers: Low, offset: 0x1 </p>

</div>
</div>
<a id="gaa7781256e3a9e7b62eb5a91f8dde5161" name="gaa7781256e3a9e7b62eb5a91f8dde5161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7781256e3a9e7b62eb5a91f8dde5161">&#9670;&nbsp;</a></span>BDTPAGE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >BDT Page register 1, offset: 0x9C </p>

</div>
</div>
<a id="ga3fe7074e6a65a34004b987874bba06e1" name="ga3fe7074e6a65a34004b987874bba06e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fe7074e6a65a34004b987874bba06e1">&#9670;&nbsp;</a></span>BDTPAGE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >BDT Page Register 2, offset: 0xB0 </p>

</div>
</div>
<a id="gaf9ace2f6c534877065e28aef9a09512a" name="gaf9ace2f6c534877065e28aef9a09512a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ace2f6c534877065e28aef9a09512a">&#9670;&nbsp;</a></span>BDTPAGE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >BDT Page Register 3, offset: 0xB4 </p>

</div>
</div>
<a id="gad63eb624e138bbf46358e24f2c4dd2b9" name="gad63eb624e138bbf46358e24f2c4dd2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63eb624e138bbf46358e24f2c4dd2b9">&#9670;&nbsp;</a></span>BITER_ELINKNO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="gad63eb624e138bbf46358e24f2c4dd2b9" name="gad63eb624e138bbf46358e24f2c4dd2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63eb624e138bbf46358e24f2c4dd2b9">&#9670;&nbsp;</a></span>BITER_ELINKNO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="ga5263f1dc5e2f995abda4a3af52b1a09c" name="ga5263f1dc5e2f995abda4a3af52b1a09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5263f1dc5e2f995abda4a3af52b1a09c">&#9670;&nbsp;</a></span>BITER_ELINKYES <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="ga5263f1dc5e2f995abda4a3af52b1a09c" name="ga5263f1dc5e2f995abda4a3af52b1a09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5263f1dc5e2f995abda4a3af52b1a09c">&#9670;&nbsp;</a></span>BITER_ELINKYES <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="ga9f9b6d19cd4e74ea6eeaa705328e7f74" name="ga9f9b6d19cd4e74ea6eeaa705328e7f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f9b6d19cd4e74ea6eeaa705328e7f74">&#9670;&nbsp;</a></span>BLKATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BLKATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Block Attributes register, offset: 0x4 </p>

</div>
</div>
<a id="ga0efd9120430014bffb829dea9ae59849" name="ga0efd9120430014bffb829dea9ae59849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0efd9120430014bffb829dea9ae59849">&#9670;&nbsp;</a></span>C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Control Register, offset: 0x21 </p>

</div>
</div>
<a id="gad54aa92be9fc988e74d55d2d3daae8ad" name="gad54aa92be9fc988e74d55d2d3daae8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54aa92be9fc988e74d55d2d3daae8ad">&#9670;&nbsp;</a></span>C1 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Control Register 1, offset: 0x22 </p>

</div>
</div>
<a id="gad54aa92be9fc988e74d55d2d3daae8ad" name="gad54aa92be9fc988e74d55d2d3daae8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54aa92be9fc988e74d55d2d3daae8ad">&#9670;&nbsp;</a></span>C1 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Control Register 1, offset: 0x2 </p>

</div>
</div>
<a id="gad54aa92be9fc988e74d55d2d3daae8ad" name="gad54aa92be9fc988e74d55d2d3daae8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54aa92be9fc988e74d55d2d3daae8ad">&#9670;&nbsp;</a></span>C1 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Control 1 Register, offset: 0x0 </p>

</div>
</div>
<a id="ga7bf92f3ccb47d979d85a1c09ca148024" name="ga7bf92f3ccb47d979d85a1c09ca148024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bf92f3ccb47d979d85a1c09ca148024">&#9670;&nbsp;</a></span>C1 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Control register 1, array offset: 0x10, array step: 0x28 </p>

</div>
</div>
<a id="ga7bf92f3ccb47d979d85a1c09ca148024" name="ga7bf92f3ccb47d979d85a1c09ca148024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bf92f3ccb47d979d85a1c09ca148024">&#9670;&nbsp;</a></span>C1 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Control register 1, array offset: 0x10, array step: 0x28 </p>

</div>
</div>
<a id="gad54aa92be9fc988e74d55d2d3daae8ad" name="gad54aa92be9fc988e74d55d2d3daae8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54aa92be9fc988e74d55d2d3daae8ad">&#9670;&nbsp;</a></span>C1 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Control Register 1, offset: 0x2 </p>

</div>
</div>
<a id="ga4f920936a8fc32483b3ebd9b0674b450" name="ga4f920936a8fc32483b3ebd9b0674b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f920936a8fc32483b3ebd9b0674b450">&#9670;&nbsp;</a></span>C2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Control Register 2, offset: 0x23 </p>

</div>
</div>
<a id="ga4f920936a8fc32483b3ebd9b0674b450" name="ga4f920936a8fc32483b3ebd9b0674b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f920936a8fc32483b3ebd9b0674b450">&#9670;&nbsp;</a></span>C2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Control Register 2, offset: 0x5 </p>

</div>
</div>
<a id="ga4f920936a8fc32483b3ebd9b0674b450" name="ga4f920936a8fc32483b3ebd9b0674b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f920936a8fc32483b3ebd9b0674b450">&#9670;&nbsp;</a></span>C2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Control 2 Register, offset: 0x1 </p>

</div>
</div>
<a id="ga4f920936a8fc32483b3ebd9b0674b450" name="ga4f920936a8fc32483b3ebd9b0674b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f920936a8fc32483b3ebd9b0674b450">&#9670;&nbsp;</a></span>C2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Control Register 2, offset: 0x3 </p>

</div>
</div>
<a id="ga6533a725e5ee4892879f0b6d9dd6675a" name="ga6533a725e5ee4892879f0b6d9dd6675a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6533a725e5ee4892879f0b6d9dd6675a">&#9670;&nbsp;</a></span>C3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Control 3 Register, offset: 0x2 </p>

</div>
</div>
<a id="ga6533a725e5ee4892879f0b6d9dd6675a" name="ga6533a725e5ee4892879f0b6d9dd6675a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6533a725e5ee4892879f0b6d9dd6675a">&#9670;&nbsp;</a></span>C3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Control Register 3, offset: 0x6 </p>

</div>
</div>
<a id="gadb3f29cb83f573e65eb091a7a79e2e43" name="gadb3f29cb83f573e65eb091a7a79e2e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb3f29cb83f573e65eb091a7a79e2e43">&#9670;&nbsp;</a></span>C4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Control 4 Register, offset: 0x3 </p>

</div>
</div>
<a id="gadb3f29cb83f573e65eb091a7a79e2e43" name="gadb3f29cb83f573e65eb091a7a79e2e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb3f29cb83f573e65eb091a7a79e2e43">&#9670;&nbsp;</a></span>C4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Control Register 4, offset: 0xA </p>

</div>
</div>
<a id="ga5c3e6553034f7993105ebde9d573236b" name="ga5c3e6553034f7993105ebde9d573236b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c3e6553034f7993105ebde9d573236b">&#9670;&nbsp;</a></span>C5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Control 5 Register, offset: 0x4 </p>

</div>
</div>
<a id="ga5c3e6553034f7993105ebde9d573236b" name="ga5c3e6553034f7993105ebde9d573236b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c3e6553034f7993105ebde9d573236b">&#9670;&nbsp;</a></span>C5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Control Register 5, offset: 0xB </p>

</div>
</div>
<a id="gaf5f7dd7e0de054a868809b27a17e4207" name="gaf5f7dd7e0de054a868809b27a17e4207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5f7dd7e0de054a868809b27a17e4207">&#9670;&nbsp;</a></span>C6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Control 6 Register, offset: 0x5 </p>

</div>
</div>
<a id="ga97f1c9dcf32bf6af23cd6b977e99d40f" name="ga97f1c9dcf32bf6af23cd6b977e99d40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f1c9dcf32bf6af23cd6b977e99d40f">&#9670;&nbsp;</a></span>C7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Control 7 Register, offset: 0xC </p>

</div>
</div>
<a id="gacdab11c41c499a94d80bd2d347ec97cb" name="gacdab11c41c499a94d80bd2d347ec97cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdab11c41c499a94d80bd2d347ec97cb">&#9670;&nbsp;</a></span>C7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Control Register, offset: 0x18 </p>

</div>
</div>
<a id="ga287edae47cc7c449d8ee31b6089559d4" name="ga287edae47cc7c449d8ee31b6089559d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga287edae47cc7c449d8ee31b6089559d4">&#9670;&nbsp;</a></span>C8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Control 8 Register, offset: 0xD </p>

</div>
</div>
<a id="ga8257711f5ac3a22ed38ac14eda8831c5" name="ga8257711f5ac3a22ed38ac14eda8831c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8257711f5ac3a22ed38ac14eda8831c5">&#9670;&nbsp;</a></span>CDNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CDNE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clear DONE Status Bit Register, offset: 0x1C </p>

</div>
</div>
<a id="gaf8cbb6695cfc2845b17aa66c639d9bdc" name="gaf8cbb6695cfc2845b17aa66c639d9bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8cbb6695cfc2845b17aa66c639d9bdc">&#9670;&nbsp;</a></span>CEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CEEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clear Enable Error Interrupt Register, offset: 0x18 </p>

</div>
</div>
<a id="gac08ea0244abc5bc617eb46876d356511" name="gac08ea0244abc5bc617eb46876d356511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08ea0244abc5bc617eb46876d356511">&#9670;&nbsp;</a></span>CERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clear Enable Request Register, offset: 0x1A </p>

</div>
</div>
<a id="ga3266bc4362b6e24d9ae98b3488fb720f" name="ga3266bc4362b6e24d9ae98b3488fb720f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3266bc4362b6e24d9ae98b3488fb720f">&#9670;&nbsp;</a></span>CERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clear Error Register, offset: 0x1E </p>

</div>
</div>
<a id="gafb421388460a6f91dc5a6a192d886912" name="gafb421388460a6f91dc5a6a192d886912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb421388460a6f91dc5a6a192d886912">&#9670;&nbsp;</a></span>CESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control/Error Status Register, offset: 0x0 </p>

</div>
</div>
<a id="gabecccecd01b0d465123a2dc166db4141" name="gabecccecd01b0d465123a2dc166db4141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecccecd01b0d465123a2dc166db4141">&#9670;&nbsp;</a></span>CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Configuration Register 1, offset: 0x8 </p>

</div>
</div>
<a id="ga722c7bd03a5d7b185bf43bdb5f846d43" name="ga722c7bd03a5d7b185bf43bdb5f846d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722c7bd03a5d7b185bf43bdb5f846d43">&#9670;&nbsp;</a></span>CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Configuration Register 2, offset: 0xC </p>

</div>
</div>
<a id="ga394dc1927a59650f39e5799021bf09c7" name="ga394dc1927a59650f39e5799021bf09c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394dc1927a59650f39e5799021bf09c7">&#9670;&nbsp;</a></span>CFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART FIFO Control Register, offset: 0x11 </p>

</div>
</div>
<a id="ga309b886425c6fe607ddc0ea652f9b194" name="ga309b886425c6fe607ddc0ea652f9b194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga309b886425c6fe607ddc0ea652f9b194">&#9670;&nbsp;</a></span>CGH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Carrier Generator High Data Register 1, offset: 0x0 </p>

</div>
</div>
<a id="ga84d40ea282f57da8f5fae00f40398a5b" name="ga84d40ea282f57da8f5fae00f40398a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84d40ea282f57da8f5fae00f40398a5b">&#9670;&nbsp;</a></span>CGH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Carrier Generator High Data Register 2, offset: 0x2 </p>

</div>
</div>
<a id="ga11bdc2466acff90f1374d817bc1ed866" name="ga11bdc2466acff90f1374d817bc1ed866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11bdc2466acff90f1374d817bc1ed866">&#9670;&nbsp;</a></span>CGL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Carrier Generator Low Data Register 1, offset: 0x1 </p>

</div>
</div>
<a id="ga5b34f67e8f631ee467ef7bb5807928af" name="ga5b34f67e8f631ee467ef7bb5807928af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b34f67e8f631ee467ef7bb5807928af">&#9670;&nbsp;</a></span>CGL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Carrier Generator Low Data Register 2, offset: 0x3 </p>

</div>
</div>
<a id="gad22972c4003a339652a86b074081aee4" name="gad22972c4003a339652a86b074081aee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad22972c4003a339652a86b074081aee4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CH[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga480d60f4fa978874b19424568d28cd40" name="ga480d60f4fa978874b19424568d28cd40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga480d60f4fa978874b19424568d28cd40">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CHANNEL[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3196acb697cd321dd9f7497b216fbfb8" name="ga3196acb697cd321dd9f7497b216fbfb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3196acb697cd321dd9f7497b216fbfb8">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CHANNEL[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeaae1065e5ae88272eaa568f53ebc081" name="gaeaae1065e5ae88272eaa568f53ebc081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaae1065e5ae88272eaa568f53ebc081">&#9670;&nbsp;</a></span>CHCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel Configuration register, array offset: 0x0, array step: 0x1 </p>

</div>
</div>
<a id="gae32bc5cf579720c458820a648a99f90e" name="gae32bc5cf579720c458820a648a99f90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae32bc5cf579720c458820a648a99f90e">&#9670;&nbsp;</a></span>CINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clear Interrupt Request Register, offset: 0x1F </p>

</div>
</div>
<a id="gad232c9d002cea1a66ba0d49605828ab2" name="gad232c9d002cea1a66ba0d49605828ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad232c9d002cea1a66ba0d49605828ab2">&#9670;&nbsp;</a></span>CITER_ELINKNO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 </p>

</div>
</div>
<a id="gad232c9d002cea1a66ba0d49605828ab2" name="gad232c9d002cea1a66ba0d49605828ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad232c9d002cea1a66ba0d49605828ab2">&#9670;&nbsp;</a></span>CITER_ELINKNO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 </p>

</div>
</div>
<a id="ga6a35c3e4c1c84fe962daab113a8ba311" name="ga6a35c3e4c1c84fe962daab113a8ba311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a35c3e4c1c84fe962daab113a8ba311">&#9670;&nbsp;</a></span>CITER_ELINKYES <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 </p>

</div>
</div>
<a id="ga6a35c3e4c1c84fe962daab113a8ba311" name="ga6a35c3e4c1c84fe962daab113a8ba311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a35c3e4c1c84fe962daab113a8ba311">&#9670;&nbsp;</a></span>CITER_ELINKYES <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 </p>

</div>
</div>
<a id="gaa40fc6462cf87d4569e0039075b5890b" name="gaa40fc6462cf87d4569e0039075b5890b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa40fc6462cf87d4569e0039075b5890b">&#9670;&nbsp;</a></span>CLK_RECOVER_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CLK_RECOVER_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USB Clock recovery control, offset: 0x140 </p>

</div>
</div>
<a id="ga45cfec446adcac8826db39db8dfb292d" name="ga45cfec446adcac8826db39db8dfb292d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45cfec446adcac8826db39db8dfb292d">&#9670;&nbsp;</a></span>CLK_RECOVER_INT_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CLK_RECOVER_INT_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock recovery separated interrupt status, offset: 0x15C </p>

</div>
</div>
<a id="ga9cd5cd20ce5d7dbf868a7af12fe69b81" name="ga9cd5cd20ce5d7dbf868a7af12fe69b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cd5cd20ce5d7dbf868a7af12fe69b81">&#9670;&nbsp;</a></span>CLK_RECOVER_IRC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CLK_RECOVER_IRC_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >IRC48M oscillator enable register, offset: 0x144 </p>

</div>
</div>
<a id="ga063b97a92c34c2c0cb7f8746f9f50f3c" name="ga063b97a92c34c2c0cb7f8746f9f50f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga063b97a92c34c2c0cb7f8746f9f50f3c">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Divider Register 1, offset: 0x1044 </p>

</div>
</div>
<a id="gaa5a0af4eb767983cb4031ba24d2bc9d6" name="gaa5a0af4eb767983cb4031ba24d2bc9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a0af4eb767983cb4031ba24d2bc9d6">&#9670;&nbsp;</a></span>CLKDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Divider Register 2, offset: 0x1048 </p>

</div>
</div>
<a id="ga387c7f0803d309215cb3a8e950a3306e" name="ga387c7f0803d309215cb3a8e950a3306e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga387c7f0803d309215cb3a8e950a3306e">&#9670;&nbsp;</a></span>CLM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Minus-Side General Calibration Value Register, offset: 0x6C </p>

</div>
</div>
<a id="gaf1f1f4e8be5d496b5ee572702254ca97" name="gaf1f1f4e8be5d496b5ee572702254ca97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f1f4e8be5d496b5ee572702254ca97">&#9670;&nbsp;</a></span>CLM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Minus-Side General Calibration Value Register, offset: 0x68 </p>

</div>
</div>
<a id="ga4711a30f2fd22f8aeab7f895a48e23e5" name="ga4711a30f2fd22f8aeab7f895a48e23e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4711a30f2fd22f8aeab7f895a48e23e5">&#9670;&nbsp;</a></span>CLM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Minus-Side General Calibration Value Register, offset: 0x64 </p>

</div>
</div>
<a id="ga1cc2d6954ca002237cf69c29c4c8fdaf" name="ga1cc2d6954ca002237cf69c29c4c8fdaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc2d6954ca002237cf69c29c4c8fdaf">&#9670;&nbsp;</a></span>CLM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Minus-Side General Calibration Value Register, offset: 0x60 </p>

</div>
</div>
<a id="gae20cd4616d206938dcbdd0d89294a1c5" name="gae20cd4616d206938dcbdd0d89294a1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae20cd4616d206938dcbdd0d89294a1c5">&#9670;&nbsp;</a></span>CLM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Minus-Side General Calibration Value Register, offset: 0x5C </p>

</div>
</div>
<a id="gaddad8cc46860498791a191bb20eaabee" name="gaddad8cc46860498791a191bb20eaabee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddad8cc46860498791a191bb20eaabee">&#9670;&nbsp;</a></span>CLMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Minus-Side General Calibration Value Register, offset: 0x54 </p>

</div>
</div>
<a id="ga58148ff5ccf31e3492e95fefe99ada53" name="ga58148ff5ccf31e3492e95fefe99ada53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58148ff5ccf31e3492e95fefe99ada53">&#9670;&nbsp;</a></span>CLMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Minus-Side General Calibration Value Register, offset: 0x58 </p>

</div>
</div>
<a id="gae883ef34c3cebbf0536f20bfa53e5c51" name="gae883ef34c3cebbf0536f20bfa53e5c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae883ef34c3cebbf0536f20bfa53e5c51">&#9670;&nbsp;</a></span>CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock register, offset: 0x4 </p>

</div>
</div>
<a id="ga01995af9e111222e08476c9aee76677c" name="ga01995af9e111222e08476c9aee76677c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01995af9e111222e08476c9aee76677c">&#9670;&nbsp;</a></span>CLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Plus-Side General Calibration Value Register, offset: 0x4C </p>

</div>
</div>
<a id="gaa7869ef75cfd5cd705846e5ab901e275" name="gaa7869ef75cfd5cd705846e5ab901e275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7869ef75cfd5cd705846e5ab901e275">&#9670;&nbsp;</a></span>CLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Plus-Side General Calibration Value Register, offset: 0x48 </p>

</div>
</div>
<a id="ga07deba1a9895548e459d751b6d4a9a9b" name="ga07deba1a9895548e459d751b6d4a9a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07deba1a9895548e459d751b6d4a9a9b">&#9670;&nbsp;</a></span>CLP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Plus-Side General Calibration Value Register, offset: 0x44 </p>

</div>
</div>
<a id="gacc34fda0519e96304c90539eaa110979" name="gacc34fda0519e96304c90539eaa110979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc34fda0519e96304c90539eaa110979">&#9670;&nbsp;</a></span>CLP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Plus-Side General Calibration Value Register, offset: 0x40 </p>

</div>
</div>
<a id="gaf8205d2a8f6f433a429ad72e094d617e" name="gaf8205d2a8f6f433a429ad72e094d617e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8205d2a8f6f433a429ad72e094d617e">&#9670;&nbsp;</a></span>CLP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Plus-Side General Calibration Value Register, offset: 0x3C </p>

</div>
</div>
<a id="ga1ac68ed297fff3a0b27ccd90a55b2f28" name="ga1ac68ed297fff3a0b27ccd90a55b2f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac68ed297fff3a0b27ccd90a55b2f28">&#9670;&nbsp;</a></span>CLPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Plus-Side General Calibration Value Register, offset: 0x34 </p>

</div>
</div>
<a id="gae959a34b13cf9ea0076fda72fcf4cf70" name="gae959a34b13cf9ea0076fda72fcf4cf70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae959a34b13cf9ea0076fda72fcf4cf70">&#9670;&nbsp;</a></span>CLPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Plus-Side General Calibration Value Register, offset: 0x38 </p>

</div>
</div>
<a id="gaadbb65d4dd1c34987caf4632f7674dd1" name="gaadbb65d4dd1c34987caf4632f7674dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadbb65d4dd1c34987caf4632f7674dd1">&#9670;&nbsp;</a></span>CMD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Modulator Data Register Mark High, offset: 0x6 </p>

</div>
</div>
<a id="ga9c388250948760641b6e24886ebfd605" name="ga9c388250948760641b6e24886ebfd605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c388250948760641b6e24886ebfd605">&#9670;&nbsp;</a></span>CMD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Modulator Data Register Mark Low, offset: 0x7 </p>

</div>
</div>
<a id="ga63eadd8e8284c674163c9a0c7e33182e" name="ga63eadd8e8284c674163c9a0c7e33182e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63eadd8e8284c674163c9a0c7e33182e">&#9670;&nbsp;</a></span>CMD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Modulator Data Register Space High, offset: 0x8 </p>

</div>
</div>
<a id="gadac134f6fa860ce95fa218a286ea09ef" name="gadac134f6fa860ce95fa218a286ea09ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac134f6fa860ce95fa218a286ea09ef">&#9670;&nbsp;</a></span>CMD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Modulator Data Register Space Low, offset: 0x9 </p>

</div>
</div>
<a id="ga36131cec3559ac2988019df27ecdace4" name="ga36131cec3559ac2988019df27ecdace4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36131cec3559ac2988019df27ecdace4">&#9670;&nbsp;</a></span>CMDARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMDARG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Command Argument register, offset: 0x8 </p>

</div>
</div>
<a id="gad184f191e589977878810a7928b86cca" name="gad184f191e589977878810a7928b86cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad184f191e589977878810a7928b86cca">&#9670;&nbsp;</a></span>CMDRSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CMDRSP[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 </p>

</div>
</div>
<a id="gab53d2f0bf05dd3c526364b7df09fb906" name="gab53d2f0bf05dd3c526364b7df09fb906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab53d2f0bf05dd3c526364b7df09fb906">&#9670;&nbsp;</a></span>CMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Compare High Register, offset: 0x3 </p>

</div>
</div>
<a id="gac44f3913c6ac3424ee9b0c8a2d907df8" name="gac44f3913c6ac3424ee9b0c8a2d907df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac44f3913c6ac3424ee9b0c8a2d907df8">&#9670;&nbsp;</a></span>CMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Compare Low Register, offset: 0x2 </p>

</div>
</div>
<a id="ga3fbfa42319981886e98899e3ee069f81" name="ga3fbfa42319981886e98899e3ee069f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbfa42319981886e98899e3ee069f81">&#9670;&nbsp;</a></span>CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Low Power Timer Compare Register, offset: 0x8 </p>

</div>
</div>
<a id="gafabfe869c2da8a9974cac1da36481312" name="gafabfe869c2da8a9974cac1da36481312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabfe869c2da8a9974cac1da36481312">&#9670;&nbsp;</a></span>CNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Low Power Timer Counter Register, offset: 0xC </p>

</div>
</div>
<a id="ga3c6b2dbabce20880a5d35da93176e863" name="ga3c6b2dbabce20880a5d35da93176e863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6b2dbabce20880a5d35da93176e863">&#9670;&nbsp;</a></span>CnSC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel (n) Status And Control, array offset: 0xC, array step: 0x8 </p>

</div>
</div>
<a id="ga3c6b2dbabce20880a5d35da93176e863" name="ga3c6b2dbabce20880a5d35da93176e863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6b2dbabce20880a5d35da93176e863">&#9670;&nbsp;</a></span>CnSC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel (n) Status And Control, array offset: 0xC, array step: 0x8 </p>

</div>
</div>
<a id="ga6095a27d764d06750fc0d642e08f8b2a" name="ga6095a27d764d06750fc0d642e08f8b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6095a27d764d06750fc0d642e08f8b2a">&#9670;&nbsp;</a></span>CNT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Counter, offset: 0x4 </p>

</div>
</div>
<a id="ga5a2def14363813fcf6287e3edd1104bf" name="ga5a2def14363813fcf6287e3edd1104bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a2def14363813fcf6287e3edd1104bf">&#9670;&nbsp;</a></span>CNT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Counter register, offset: 0x8 </p>

</div>
</div>
<a id="gab9e4113be225c74c8ae0c675b0015680" name="gab9e4113be225c74c8ae0c675b0015680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e4113be225c74c8ae0c675b0015680">&#9670;&nbsp;</a></span>CNTIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Counter Initial Value, offset: 0x4C </p>

</div>
</div>
<a id="gabbc17ee9708ecdd4ddc9cb9e528bdbac" name="gabbc17ee9708ecdd4ddc9cb9e528bdbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbc17ee9708ecdd4ddc9cb9e528bdbac">&#9670;&nbsp;</a></span>CnV <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel (n) Value, array offset: 0x10, array step: 0x8 </p>

</div>
</div>
<a id="gabbc17ee9708ecdd4ddc9cb9e528bdbac" name="gabbc17ee9708ecdd4ddc9cb9e528bdbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbc17ee9708ecdd4ddc9cb9e528bdbac">&#9670;&nbsp;</a></span>CnV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel (n) Value, array offset: 0x10, array step: 0x8 </p>

</div>
</div>
<a id="ga26b6fa0ba5b755cebdc2e3457f8a5172" name="ga26b6fa0ba5b755cebdc2e3457f8a5172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b6fa0ba5b755cebdc2e3457f8a5172">&#9670;&nbsp;</a></span>COMBINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMBINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function For Linked Channels, offset: 0x64 </p>

</div>
</div>
<a id="ga42f5a13cd52a3f76b0b20e3e7cb441b4" name="ga42f5a13cd52a3f76b0b20e3e7cb441b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f5a13cd52a3f76b0b20e3e7cb441b4">&#9670;&nbsp;</a></span>CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Configuration, offset: 0x84 </p>

</div>
</div>
<a id="gad042c540de71ddbe331a097886f11579" name="gad042c540de71ddbe331a097886f11579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad042c540de71ddbe331a097886f11579">&#9670;&nbsp;</a></span>CONTROL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USB OTG Control register, offset: 0x108 </p>

</div>
</div>
<a id="ga60054d9772af540ff3d88432d724137f" name="ga60054d9772af540ff3d88432d724137f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60054d9772af540ff3d88432d724137f">&#9670;&nbsp;</a></span>CONTROL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control register, offset: 0x0 </p>

</div>
</div>
<a id="ga23b073c9f92e284cfecb058b9ab8d8c8" name="ga23b073c9f92e284cfecb058b9ab8d8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23b073c9f92e284cfecb058b9ab8d8c8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CONTROLS[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control Register, offset: 0x0 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control Register, offset: 0xC </p>

</div>
</div>
<a id="gaa8badb87f4f3dc685e151d16014db8f0" name="gaa8badb87f4f3dc685e151d16014db8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8badb87f4f3dc685e151d16014db8f0">&#9670;&nbsp;</a></span>CR <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >OSC Control Register, offset: 0x0 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RNGA Control Register, offset: 0x0 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Control Register, offset: 0x10 </p>

</div>
</div>
<a id="ga02e7a916df429e8749930cda0f1bd9e3" name="ga02e7a916df429e8749930cda0f1bd9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02e7a916df429e8749930cda0f1bd9e3">&#9670;&nbsp;</a></span>CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMP Control Register 0, offset: 0x0 </p>

</div>
</div>
<a id="gabdb5e2aed90a3a46151c8bb740665579" name="gabdb5e2aed90a3a46151c8bb740665579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdb5e2aed90a3a46151c8bb740665579">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMP Control Register 1, offset: 0x1 </p>

</div>
</div>
<a id="gaa45f956fe143e80070116cda6ecf5f1b" name="gaa45f956fe143e80070116cda6ecf5f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa45f956fe143e80070116cda6ecf5f1b">&#9670;&nbsp;</a></span>CRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC Register, offset: 0x44 </p>

</div>
</div>
<a id="ga95ba78b551cc36ed4649ad3693aa9978" name="ga95ba78b551cc36ed4649ad3693aa9978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95ba78b551cc36ed4649ad3693aa9978">&#9670;&nbsp;</a></span>CRS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control Register, array offset: 0x10, array step: 0x100 </p>

</div>
</div>
<a id="ga95ba78b551cc36ed4649ad3693aa9978" name="ga95ba78b551cc36ed4649ad3693aa9978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95ba78b551cc36ed4649ad3693aa9978">&#9670;&nbsp;</a></span>CRS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control Register, array offset: 0x10, array step: 0x100 </p>

</div>
</div>
<a id="ga5824868cf314b1873a3c1b60bc0a1882" name="ga5824868cf314b1873a3c1b60bc0a1882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5824868cf314b1873a3c1b60bc0a1882">&#9670;&nbsp;</a></span>CS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 </p>

</div>
</div>
<a id="ga5824868cf314b1873a3c1b60bc0a1882" name="ga5824868cf314b1873a3c1b60bc0a1882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5824868cf314b1873a3c1b60bc0a1882">&#9670;&nbsp;</a></span>CS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 </p>

</div>
</div>
<a id="ga3147bc500f8b146650a80632ce0e4f42" name="ga3147bc500f8b146650a80632ce0e4f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3147bc500f8b146650a80632ce0e4f42">&#9670;&nbsp;</a></span> <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CS[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9ab99d74989193a551ecdde079dc3dd" name="gaf9ab99d74989193a551ecdde079dc3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ab99d74989193a551ecdde079dc3dd">&#9670;&nbsp;</a></span>CSAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Chip Select Address Register, array offset: 0x0, array step: 0xC </p>

</div>
</div>
<a id="gaf9ab99d74989193a551ecdde079dc3dd" name="gaf9ab99d74989193a551ecdde079dc3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ab99d74989193a551ecdde079dc3dd">&#9670;&nbsp;</a></span>CSAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Chip Select Address Register, array offset: 0x0, array step: 0xC </p>

</div>
</div>
<a id="ga0fec501e836e61f4357f33451b5846c3" name="ga0fec501e836e61f4357f33451b5846c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fec501e836e61f4357f33451b5846c3">&#9670;&nbsp;</a></span>CSCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Chip Select Control Register, array offset: 0x8, array step: 0xC </p>

</div>
</div>
<a id="ga0fec501e836e61f4357f33451b5846c3" name="ga0fec501e836e61f4357f33451b5846c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fec501e836e61f4357f33451b5846c3">&#9670;&nbsp;</a></span>CSCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Chip Select Control Register, array offset: 0x8, array step: 0xC </p>

</div>
</div>
<a id="gaa3996f8519c6ea0bc401efe7c8c3a09d" name="gaa3996f8519c6ea0bc401efe7c8c3a09d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3996f8519c6ea0bc401efe7c8c3a09d">&#9670;&nbsp;</a></span>CSMR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Chip Select Mask Register, array offset: 0x4, array step: 0xC </p>

</div>
</div>
<a id="gaa3996f8519c6ea0bc401efe7c8c3a09d" name="gaa3996f8519c6ea0bc401efe7c8c3a09d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3996f8519c6ea0bc401efe7c8c3a09d">&#9670;&nbsp;</a></span>CSMR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Chip Select Mask Register, array offset: 0x4, array step: 0xC </p>

</div>
</div>
<a id="gac46ac81d2f5d1aa197ef7c23314710af" name="gac46ac81d2f5d1aa197ef7c23314710af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac46ac81d2f5d1aa197ef7c23314710af">&#9670;&nbsp;</a></span>CSPMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Chip Select port Multiplexing Control Register, offset: 0x60 </p>

</div>
</div>
<a id="gab5d0eeb11a728846c639375a18225d1f" name="gab5d0eeb11a728846c639375a18225d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5d0eeb11a728846c639375a18225d1f">&#9670;&nbsp;</a></span>CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Control and Status, array offset: 0x101C, array step: 0x20 </p>

</div>
</div>
<a id="gab5d0eeb11a728846c639375a18225d1f" name="gab5d0eeb11a728846c639375a18225d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5d0eeb11a728846c639375a18225d1f">&#9670;&nbsp;</a></span>CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Control and Status, array offset: 0x101C, array step: 0x20 </p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&nbsp;</a></span>CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Low Power Timer Control Status Register, offset: 0x0 </p>

</div>
</div>
<a id="ga90305b1c98db19c193acfe3f454523bd" name="ga90305b1c98db19c193acfe3f454523bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90305b1c98db19c193acfe3f454523bd">&#9670;&nbsp;</a></span>CTAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a id="ga90305b1c98db19c193acfe3f454523bd" name="ga90305b1c98db19c193acfe3f454523bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90305b1c98db19c193acfe3f454523bd">&#9670;&nbsp;</a></span>CTAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a id="ga8203e168b85b6c31c5b2bbda76d37e75" name="ga8203e168b85b6c31c5b2bbda76d37e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8203e168b85b6c31c5b2bbda76d37e75">&#9670;&nbsp;</a></span>CTAR_SLAVE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a id="ga8203e168b85b6c31c5b2bbda76d37e75" name="ga8203e168b85b6c31c5b2bbda76d37e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8203e168b85b6c31c5b2bbda76d37e75">&#9670;&nbsp;</a></span>CTAR_SLAVE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a id="gacb7581e8a603234f71f2e32a3f5463c5" name="gacb7581e8a603234f71f2e32a3f5463c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb7581e8a603234f71f2e32a3f5463c5">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control register, offset: 0x94 </p>

</div>
</div>
<a id="ga15fc8d35f045f329b80c544bef35ff64" name="ga15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC Control register, offset: 0x8 </p>

</div>
</div>
<a id="ga15fc8d35f045f329b80c544bef35ff64" name="ga15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC Control register, offset: 0x8 </p>

</div>
</div>
<a id="ga80bef1f8e65ba67e749bdee702aceb9a" name="ga80bef1f8e65ba67e749bdee702aceb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80bef1f8e65ba67e749bdee702aceb9a">&#9670;&nbsp;</a></span>CTRL <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control Register, offset: 0x0 </p>

</div>
</div>
<a id="ga57996484e084b8cc5005765971c49681" name="ga57996484e084b8cc5005765971c49681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57996484e084b8cc5005765971c49681">&#9670;&nbsp;</a></span>CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control 1 register, offset: 0x4 </p>

</div>
</div>
<a id="gaa664264685320acc9b7ce3c69b986c39" name="gaa664264685320acc9b7ce3c69b986c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa664264685320acc9b7ce3c69b986c39">&#9670;&nbsp;</a></span>CTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Control 2 register, offset: 0x34 </p>

</div>
</div>
<a id="gab867f7fbd5cff95c83003892931c669b" name="gab867f7fbd5cff95c83003892931c669b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab867f7fbd5cff95c83003892931c669b">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CTRL_ACCESS8BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab867f7fbd5cff95c83003892931c669b" name="gab867f7fbd5cff95c83003892931c669b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab867f7fbd5cff95c83003892931c669b">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CTRL_ACCESS8BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9fa4d5c80c99d30e4b06313353d2cb9c" name="ga9fa4d5c80c99d30e4b06313353d2cb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa4d5c80c99d30e4b06313353d2cb9c">&#9670;&nbsp;</a></span>CTRLHU <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRLHU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_CTRLHU register., offset: 0xB </p>

</div>
</div>
<a id="ga9fa4d5c80c99d30e4b06313353d2cb9c" name="ga9fa4d5c80c99d30e4b06313353d2cb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa4d5c80c99d30e4b06313353d2cb9c">&#9670;&nbsp;</a></span>CTRLHU <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRLHU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_CTRLHU register., offset: 0xB </p>

</div>
</div>
<a id="gab69f073a5103823855dfa98e8b75ec9c" name="gab69f073a5103823855dfa98e8b75ec9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab69f073a5103823855dfa98e8b75ec9c">&#9670;&nbsp;</a></span>CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Compare Value Registers, offset: 0x18 </p>

</div>
</div>
<a id="gaa6d0c2c2ba809736fd08737b76334280" name="gaa6d0c2c2ba809736fd08737b76334280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d0c2c2ba809736fd08737b76334280">&#9670;&nbsp;</a></span>CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Compare Value Registers, offset: 0x1C </p>

</div>
</div>
<a id="gad4fcb6f0bd4cbbc890593eeb21152a92" name="gad4fcb6f0bd4cbbc890593eeb21152a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4fcb6f0bd4cbbc890593eeb21152a92">&#9670;&nbsp;</a></span>CVAL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Current Timer Value Register, array offset: 0x104, array step: 0x10 </p>

</div>
</div>
<a id="gad4fcb6f0bd4cbbc890593eeb21152a92" name="gad4fcb6f0bd4cbbc890593eeb21152a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4fcb6f0bd4cbbc890593eeb21152a92">&#9670;&nbsp;</a></span>CVAL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Current Timer Value Register, array offset: 0x104, array step: 0x10 </p>

</div>
</div>
<a id="ga6c0edcafd91c3baa698617799de6ec35" name="ga6c0edcafd91c3baa698617799de6ec35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c0edcafd91c3baa698617799de6ec35">&#9670;&nbsp;</a></span>D <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Data I/O register, offset: 0x4 </p>

</div>
</div>
<a id="ga6c0edcafd91c3baa698617799de6ec35" name="ga6c0edcafd91c3baa698617799de6ec35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c0edcafd91c3baa698617799de6ec35">&#9670;&nbsp;</a></span>D <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Data Register, offset: 0x7 </p>

</div>
</div>
<a id="ga95ac12ba449cc79b825f942b6d29c597" name="ga95ac12ba449cc79b825f942b6d29c597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95ac12ba449cc79b825f942b6d29c597">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DAC[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67ee6ed882d48b23ff9b82a947a1e2ea" name="ga67ee6ed882d48b23ff9b82a947a1e2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ee6ed882d48b23ff9b82a947a1e2ea">&#9670;&nbsp;</a></span>DACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Control Register, offset: 0x4 </p>

</div>
</div>
<a id="ga706b944a77eb19423f60d87e3f7facbf" name="ga706b944a77eb19423f60d87e3f7facbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga706b944a77eb19423f60d87e3f7facbf">&#9670;&nbsp;</a></span>DADDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Destination Address, array offset: 0x1010, array step: 0x20 </p>

</div>
</div>
<a id="ga706b944a77eb19423f60d87e3f7facbf" name="ga706b944a77eb19423f60d87e3f7facbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga706b944a77eb19423f60d87e3f7facbf">&#9670;&nbsp;</a></span>DADDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Destination Address, array offset: 0x1010, array step: 0x20 </p>

</div>
</div>
<a id="gadcdbe6e403a77739867c5a12edd43699" name="gadcdbe6e403a77739867c5a12edd43699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcdbe6e403a77739867c5a12edd43699">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DAT[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga54cb6b41986c241ca85af803e9cd6101" name="ga54cb6b41986c241ca85af803e9cd6101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54cb6b41986c241ca85af803e9cd6101">&#9670;&nbsp;</a></span>DATA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC Data register, offset: 0x0 </p>

</div>
</div>
<a id="ga54cb6b41986c241ca85af803e9cd6101" name="ga54cb6b41986c241ca85af803e9cd6101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54cb6b41986c241ca85af803e9cd6101">&#9670;&nbsp;</a></span>DATA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC Data register, offset: 0x0 </p>

</div>
</div>
<a id="gab7bcabc6d40839653e0a8be3b502df61" name="gab7bcabc6d40839653e0a8be3b502df61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7bcabc6d40839653e0a8be3b502df61">&#9670;&nbsp;</a></span>DATA_L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Cache Data Storage (lower word), array offset: 0x204, array step: index*0x20, index2*0x8 </p>

</div>
</div>
<a id="gab7bcabc6d40839653e0a8be3b502df61" name="gab7bcabc6d40839653e0a8be3b502df61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7bcabc6d40839653e0a8be3b502df61">&#9670;&nbsp;</a></span>DATA_L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Cache Data Storage (lower word), array offset: 0x204, array step: index*0x20, index2*0x8 </p>

</div>
</div>
<a id="ga00388e078eb17507e099f6d133a40b86" name="ga00388e078eb17507e099f6d133a40b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00388e078eb17507e099f6d133a40b86">&#9670;&nbsp;</a></span>DATA_U <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Cache Data Storage (upper word), array offset: 0x200, array step: index*0x20, index2*0x8 </p>

</div>
</div>
<a id="ga00388e078eb17507e099f6d133a40b86" name="ga00388e078eb17507e099f6d133a40b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00388e078eb17507e099f6d133a40b86">&#9670;&nbsp;</a></span>DATA_U <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Cache Data Storage (upper word), array offset: 0x200, array step: index*0x20, index2*0x8 </p>

</div>
</div>
<a id="ga3eb82fbd05f954f025010a891f8028a9" name="ga3eb82fbd05f954f025010a891f8028a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eb82fbd05f954f025010a891f8028a9">&#9670;&nbsp;</a></span>DATAH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATAH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATAH register., offset: 0x2 </p>

</div>
</div>
<a id="ga3eb82fbd05f954f025010a891f8028a9" name="ga3eb82fbd05f954f025010a891f8028a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eb82fbd05f954f025010a891f8028a9">&#9670;&nbsp;</a></span>DATAH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATAH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATAH register., offset: 0x2 </p>

</div>
</div>
<a id="ga1ae430029da74ff7be05faacdc59576e" name="ga1ae430029da74ff7be05faacdc59576e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae430029da74ff7be05faacdc59576e">&#9670;&nbsp;</a></span>DATAHL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATAHL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATAHL register., offset: 0x2 </p>

</div>
</div>
<a id="ga1ae430029da74ff7be05faacdc59576e" name="ga1ae430029da74ff7be05faacdc59576e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae430029da74ff7be05faacdc59576e">&#9670;&nbsp;</a></span>DATAHL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATAHL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATAHL register., offset: 0x2 </p>

</div>
</div>
<a id="gae47c42d55e7ad2cdd02f961ee06b5573" name="gae47c42d55e7ad2cdd02f961ee06b5573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47c42d55e7ad2cdd02f961ee06b5573">&#9670;&nbsp;</a></span>DATAHU <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATAHU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATAHU register., offset: 0x3 </p>

</div>
</div>
<a id="gae47c42d55e7ad2cdd02f961ee06b5573" name="gae47c42d55e7ad2cdd02f961ee06b5573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47c42d55e7ad2cdd02f961ee06b5573">&#9670;&nbsp;</a></span>DATAHU <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATAHU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATAHU register., offset: 0x3 </p>

</div>
</div>
<a id="ga44be1f08c4a0d20cf3bdb48bf3663b70" name="ga44be1f08c4a0d20cf3bdb48bf3663b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44be1f08c4a0d20cf3bdb48bf3663b70">&#9670;&nbsp;</a></span>DATAL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATAL register., offset: 0x0 </p>

</div>
</div>
<a id="ga44be1f08c4a0d20cf3bdb48bf3663b70" name="ga44be1f08c4a0d20cf3bdb48bf3663b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44be1f08c4a0d20cf3bdb48bf3663b70">&#9670;&nbsp;</a></span>DATAL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATAL register., offset: 0x0 </p>

</div>
</div>
<a id="ga163f838a6515d380cb432907c426bc64" name="ga163f838a6515d380cb432907c426bc64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga163f838a6515d380cb432907c426bc64">&#9670;&nbsp;</a></span>DATALL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATALL register., offset: 0x0 </p>

</div>
</div>
<a id="ga163f838a6515d380cb432907c426bc64" name="ga163f838a6515d380cb432907c426bc64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga163f838a6515d380cb432907c426bc64">&#9670;&nbsp;</a></span>DATALL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATALL register., offset: 0x0 </p>

</div>
</div>
<a id="ga1ef159257b3795329d68a57e5cc30643" name="ga1ef159257b3795329d68a57e5cc30643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ef159257b3795329d68a57e5cc30643">&#9670;&nbsp;</a></span>DATALU <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATALU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATALU register., offset: 0x1 </p>

</div>
</div>
<a id="ga1ef159257b3795329d68a57e5cc30643" name="ga1ef159257b3795329d68a57e5cc30643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ef159257b3795329d68a57e5cc30643">&#9670;&nbsp;</a></span>DATALU <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATALU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_DATALU register., offset: 0x1 </p>

</div>
</div>
<a id="gab715ae4b8d7a52b050b97bb1048fc2a2" name="gab715ae4b8d7a52b050b97bb1048fc2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab715ae4b8d7a52b050b97bb1048fc2a2">&#9670;&nbsp;</a></span>DATH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Data High Register, array offset: 0x1, array step: 0x2 </p>

</div>
</div>
<a id="gab715ae4b8d7a52b050b97bb1048fc2a2" name="gab715ae4b8d7a52b050b97bb1048fc2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab715ae4b8d7a52b050b97bb1048fc2a2">&#9670;&nbsp;</a></span>DATH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Data High Register, array offset: 0x1, array step: 0x2 </p>

</div>
</div>
<a id="ga2727b3fe1ebf5d8aa026f51a4857e293" name="ga2727b3fe1ebf5d8aa026f51a4857e293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2727b3fe1ebf5d8aa026f51a4857e293">&#9670;&nbsp;</a></span>DATL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Data Low Register, array offset: 0x0, array step: 0x2 </p>

</div>
</div>
<a id="ga2727b3fe1ebf5d8aa026f51a4857e293" name="ga2727b3fe1ebf5d8aa026f51a4857e293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2727b3fe1ebf5d8aa026f51a4857e293">&#9670;&nbsp;</a></span>DATL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Data Low Register, array offset: 0x0, array step: 0x2 </p>

</div>
</div>
<a id="ga1b5d16498d603c9560eaec51c9431747" name="ga1b5d16498d603c9560eaec51c9431747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b5d16498d603c9560eaec51c9431747">&#9670;&nbsp;</a></span>DATPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATPORT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Buffer Data Port register, offset: 0x20 </p>

</div>
</div>
<a id="ga37c9d7181170ae42cdd3f3015ccaa111" name="ga37c9d7181170ae42cdd3f3015ccaa111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c9d7181170ae42cdd3f3015ccaa111">&#9670;&nbsp;</a></span>DCHPRI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x103 </p>

</div>
</div>
<a id="gaf3a2877c556f586face2959ad88d8349" name="gaf3a2877c556f586face2959ad88d8349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a2877c556f586face2959ad88d8349">&#9670;&nbsp;</a></span>DCHPRI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x102 </p>

</div>
</div>
<a id="gad89cea2129f18c16263c7383eaea10d4" name="gad89cea2129f18c16263c7383eaea10d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad89cea2129f18c16263c7383eaea10d4">&#9670;&nbsp;</a></span>DCHPRI10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x109 </p>

</div>
</div>
<a id="gafe5d180de2e4ac85ec9c5a198b493fa1" name="gafe5d180de2e4ac85ec9c5a198b493fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe5d180de2e4ac85ec9c5a198b493fa1">&#9670;&nbsp;</a></span>DCHPRI11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x108 </p>

</div>
</div>
<a id="ga069305bd8b4e87574fe99961a1cb4cc0" name="ga069305bd8b4e87574fe99961a1cb4cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga069305bd8b4e87574fe99961a1cb4cc0">&#9670;&nbsp;</a></span>DCHPRI12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x10F </p>

</div>
</div>
<a id="ga41f53769a34e9d43e1edf0d39caa59d2" name="ga41f53769a34e9d43e1edf0d39caa59d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f53769a34e9d43e1edf0d39caa59d2">&#9670;&nbsp;</a></span>DCHPRI13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x10E </p>

</div>
</div>
<a id="ga6978e204f22d0ceaa1e03cdcc8455218" name="ga6978e204f22d0ceaa1e03cdcc8455218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6978e204f22d0ceaa1e03cdcc8455218">&#9670;&nbsp;</a></span>DCHPRI14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x10D </p>

</div>
</div>
<a id="ga6d0f9e0c450a440f2d33e9a771f84670" name="ga6d0f9e0c450a440f2d33e9a771f84670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d0f9e0c450a440f2d33e9a771f84670">&#9670;&nbsp;</a></span>DCHPRI15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x10C </p>

</div>
</div>
<a id="gacc170f4c29e6e83f6abb9f835b04b32a" name="gacc170f4c29e6e83f6abb9f835b04b32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc170f4c29e6e83f6abb9f835b04b32a">&#9670;&nbsp;</a></span>DCHPRI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x101 </p>

</div>
</div>
<a id="gac549f134c2167ee60b0ea44e0e1fef9e" name="gac549f134c2167ee60b0ea44e0e1fef9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac549f134c2167ee60b0ea44e0e1fef9e">&#9670;&nbsp;</a></span>DCHPRI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x100 </p>

</div>
</div>
<a id="ga546872f6598981f587359601f9182aa9" name="ga546872f6598981f587359601f9182aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546872f6598981f587359601f9182aa9">&#9670;&nbsp;</a></span>DCHPRI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x107 </p>

</div>
</div>
<a id="gab08c1db5ec2486af1d9e2be04fbc32aa" name="gab08c1db5ec2486af1d9e2be04fbc32aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08c1db5ec2486af1d9e2be04fbc32aa">&#9670;&nbsp;</a></span>DCHPRI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x106 </p>

</div>
</div>
<a id="gaf58167db6a396dd8b911bdf727aa0508" name="gaf58167db6a396dd8b911bdf727aa0508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58167db6a396dd8b911bdf727aa0508">&#9670;&nbsp;</a></span>DCHPRI6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x105 </p>

</div>
</div>
<a id="ga699ef2f3833d9724d139eda3cafd4c51" name="ga699ef2f3833d9724d139eda3cafd4c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga699ef2f3833d9724d139eda3cafd4c51">&#9670;&nbsp;</a></span>DCHPRI7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x104 </p>

</div>
</div>
<a id="gac9c0c6b16944865cce7e8470a8dab8c1" name="gac9c0c6b16944865cce7e8470a8dab8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9c0c6b16944865cce7e8470a8dab8c1">&#9670;&nbsp;</a></span>DCHPRI8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x10B </p>

</div>
</div>
<a id="ga9e497459616a07fad7de6402dad70ef5" name="ga9e497459616a07fad7de6402dad70ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e497459616a07fad7de6402dad70ef5">&#9670;&nbsp;</a></span>DCHPRI9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Priority Register, offset: 0x10A </p>

</div>
</div>
<a id="ga4a65a29756f74ae8195109f77532ac6a" name="ga4a65a29756f74ae8195109f77532ac6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a65a29756f74ae8195109f77532ac6a">&#9670;&nbsp;</a></span>DEADTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEADTIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Deadtime Insertion Control, offset: 0x68 </p>

</div>
</div>
<a id="gad85d97f511fdb6626888603d5c970d3d" name="gad85d97f511fdb6626888603d5c970d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad85d97f511fdb6626888603d5c970d3d">&#9670;&nbsp;</a></span>DFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Digital Filter Clock Register, offset: 0xC4 </p>

</div>
</div>
<a id="ga08715ad30e568d84770805b6bdbc1cfb" name="ga08715ad30e568d84770805b6bdbc1cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08715ad30e568d84770805b6bdbc1cfb">&#9670;&nbsp;</a></span>DFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Digital Filter Enable Register, offset: 0xC0 </p>

</div>
</div>
<a id="gac0bb591e49f732d8010df56312388c74" name="gac0bb591e49f732d8010df56312388c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0bb591e49f732d8010df56312388c74">&#9670;&nbsp;</a></span>DFWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Digital Filter Width Register, offset: 0xC8 </p>

</div>
</div>
<a id="ga7d0c035500e69d383300e0d668d13a54" name="ga7d0c035500e69d383300e0d668d13a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d0c035500e69d383300e0d668d13a54">&#9670;&nbsp;</a></span>DIRECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t DIRECT[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="gadf082fdeed70ba0ae69108d9f081ffcd" name="gadf082fdeed70ba0ae69108d9f081ffcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf082fdeed70ba0ae69108d9f081ffcd">&#9670;&nbsp;</a></span>DLAST_SGA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLAST_SGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 </p>

</div>
</div>
<a id="gadf082fdeed70ba0ae69108d9f081ffcd" name="gadf082fdeed70ba0ae69108d9f081ffcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf082fdeed70ba0ae69108d9f081ffcd">&#9670;&nbsp;</a></span>DLAST_SGA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLAST_SGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 </p>

</div>
</div>
<a id="ga826415186f68fa272f4659ba9af7c392" name="ga826415186f68fa272f4659ba9af7c392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga826415186f68fa272f4659ba9af7c392">&#9670;&nbsp;</a></span>DLY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Delay 0 register..Channel n Delay 1 register, array offset: 0x18, array step: index*0x28, index2*0x4 </p>

</div>
</div>
<a id="ga826415186f68fa272f4659ba9af7c392" name="ga826415186f68fa272f4659ba9af7c392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga826415186f68fa272f4659ba9af7c392">&#9670;&nbsp;</a></span>DLY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Delay 0 register..Channel n Delay 1 register, array offset: 0x18, array step: index*0x28, index2*0x4 </p>

</div>
</div>
<a id="ga87df1a716c395b3f3474710e434e41dc" name="ga87df1a716c395b3f3474710e434e41dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87df1a716c395b3f3474710e434e41dc">&#9670;&nbsp;</a></span>DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Direct Memory Access Register, offset: 0xB </p>

</div>
</div>
<a id="ga1cd05224fedad4b18ec18af04700e5b2" name="ga1cd05224fedad4b18ec18af04700e5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd05224fedad4b18ec18af04700e5b2">&#9670;&nbsp;</a></span>DOFF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 </p>

</div>
</div>
<a id="ga1cd05224fedad4b18ec18af04700e5b2" name="ga1cd05224fedad4b18ec18af04700e5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd05224fedad4b18ec18af04700e5b2">&#9670;&nbsp;</a></span>DOFF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 </p>

</div>
</div>
<a id="ga5faf862a2959435c8593e46ebc556ec7" name="ga5faf862a2959435c8593e46ebc556ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5faf862a2959435c8593e46ebc556ec7">&#9670;&nbsp;</a></span>DSADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DMA System Address register, offset: 0x0 </p>

</div>
</div>
<a id="gaaafc8f097baa38e6a29b751eb0b97316" name="gaaafc8f097baa38e6a29b751eb0b97316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaafc8f097baa38e6a29b751eb0b97316">&#9670;&nbsp;</a></span>EAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t EAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Address Register, slave port n, array offset: 0x10, array step: 0x8 </p>

</div>
</div>
<a id="gaaafc8f097baa38e6a29b751eb0b97316" name="gaaafc8f097baa38e6a29b751eb0b97316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaafc8f097baa38e6a29b751eb0b97316">&#9670;&nbsp;</a></span>EAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t EAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Address Register, slave port n, array offset: 0x10, array step: 0x8 </p>

</div>
</div>
<a id="ga1c146954c72b1cc2c05a85dd55ae5c9b" name="ga1c146954c72b1cc2c05a85dd55ae5c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c146954c72b1cc2c05a85dd55ae5c9b">&#9670;&nbsp;</a></span>ECR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Counter, offset: 0x1C </p>

</div>
</div>
<a id="ga1c146954c72b1cc2c05a85dd55ae5c9b" name="ga1c146954c72b1cc2c05a85dd55ae5c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c146954c72b1cc2c05a85dd55ae5c9b">&#9670;&nbsp;</a></span>ECR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Ethernet Control Register, offset: 0x24 </p>

</div>
</div>
<a id="ga6d3d35ae9e1bc397340a6023f07ec322" name="ga6d3d35ae9e1bc397340a6023f07ec322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d3d35ae9e1bc397340a6023f07ec322">&#9670;&nbsp;</a></span>ED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t ED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Extended Data Register, offset: 0xC </p>

</div>
</div>
<a id="gaaec2dafc0fa1bdd2c7bd75d2eb12dbef" name="gaaec2dafc0fa1bdd2c7bd75d2eb12dbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaec2dafc0fa1bdd2c7bd75d2eb12dbef">&#9670;&nbsp;</a></span>EDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t EDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 </p>

</div>
</div>
<a id="gaaec2dafc0fa1bdd2c7bd75d2eb12dbef" name="gaaec2dafc0fa1bdd2c7bd75d2eb12dbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaec2dafc0fa1bdd2c7bd75d2eb12dbef">&#9670;&nbsp;</a></span>EDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t EDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 </p>

</div>
</div>
<a id="ga12046d2ab6e0818c9c11b4e96d66a2e0" name="ga12046d2ab6e0818c9c11b4e96d66a2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12046d2ab6e0818c9c11b4e96d66a2e0">&#9670;&nbsp;</a></span>EEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Enable Error Interrupt Register, offset: 0x14 </p>

</div>
</div>
<a id="ga04e3f6ea5af8954c66abd2a6a8b267c8" name="ga04e3f6ea5af8954c66abd2a6a8b267c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e3f6ea5af8954c66abd2a6a8b267c8">&#9670;&nbsp;</a></span>EIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Mask Register, offset: 0x8 </p>

</div>
</div>
<a id="ga05ae409ff16cdfb67db7da884bc754fe" name="ga05ae409ff16cdfb67db7da884bc754fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05ae409ff16cdfb67db7da884bc754fe">&#9670;&nbsp;</a></span>EIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Event Register, offset: 0x4 </p>

</div>
</div>
<a id="gac83d80f191b6a45f290a8a08001c43fd" name="gac83d80f191b6a45f290a8a08001c43fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83d80f191b6a45f290a8a08001c43fd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENDPOINT[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad696ad5082cb8aef65756299d5eb897e" name="gad696ad5082cb8aef65756299d5eb897e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad696ad5082cb8aef65756299d5eb897e">&#9670;&nbsp;</a></span>ENDPT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ENDPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Endpoint Control register, array offset: 0xC0, array step: 0x4 </p>

</div>
</div>
<a id="gad696ad5082cb8aef65756299d5eb897e" name="gad696ad5082cb8aef65756299d5eb897e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad696ad5082cb8aef65756299d5eb897e">&#9670;&nbsp;</a></span>ENDPT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ENDPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Endpoint Control register, array offset: 0xC0, array step: 0x4 </p>

</div>
</div>
<a id="gab8002a02f2493e5718814fb1b0b0f4e8" name="gab8002a02f2493e5718814fb1b0b0f4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8002a02f2493e5718814fb1b0b0f4e8">&#9670;&nbsp;</a></span>ER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RNGA Entropy Register, offset: 0x8 </p>

</div>
</div>
<a id="ga2113e9581c43022c6c940eea384f49f7" name="ga2113e9581c43022c6c940eea384f49f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2113e9581c43022c6c940eea384f49f7">&#9670;&nbsp;</a></span>ERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Enable Request Register, offset: 0xC </p>

</div>
</div>
<a id="ga6f69896b68c911026a7b60170918a560" name="ga6f69896b68c911026a7b60170918a560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f69896b68c911026a7b60170918a560">&#9670;&nbsp;</a></span>ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Register, offset: 0x2C </p>

</div>
</div>
<a id="gab65f35c56895733ec3c11e246b4d99ec" name="gab65f35c56895733ec3c11e246b4d99ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab65f35c56895733ec3c11e246b4d99ec">&#9670;&nbsp;</a></span>ERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Interrupt Enable register, offset: 0x8C </p>

</div>
</div>
<a id="gaae749069a75330cb4543daa28772e327" name="gaae749069a75330cb4543daa28772e327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae749069a75330cb4543daa28772e327">&#9670;&nbsp;</a></span>ERRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Interrupt Status register, offset: 0x88 </p>

</div>
</div>
<a id="ga80b8bfa41d30c891884904851a949a12" name="ga80b8bfa41d30c891884904851a949a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b8bfa41d30c891884904851a949a12">&#9670;&nbsp;</a></span>ES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error Status Register, offset: 0x4 </p>

</div>
</div>
<a id="ga6b6c4a2f3760d4fb727c7c070d0555e4" name="ga6b6c4a2f3760d4fb727c7c070d0555e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b6c4a2f3760d4fb727c7c070d0555e4">&#9670;&nbsp;</a></span>ESR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error and Status 1 register, offset: 0x20 </p>

</div>
</div>
<a id="ga39e345241e4dcbd3d51d8aedfcdb03c8" name="ga39e345241e4dcbd3d51d8aedfcdb03c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39e345241e4dcbd3d51d8aedfcdb03c8">&#9670;&nbsp;</a></span>ESR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ESR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error and Status 2 register, offset: 0x38 </p>

</div>
</div>
<a id="gaa2febdf8acc41a1c2092f4448fcd4211" name="gaa2febdf8acc41a1c2092f4448fcd4211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2febdf8acc41a1c2092f4448fcd4211">&#9670;&nbsp;</a></span>ET7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ET7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Error Threshold Register, offset: 0x1E </p>

</div>
</div>
<a id="gaedae6a32773e8626b678e67a1f6b13d6" name="gaedae6a32773e8626b678e67a1f6b13d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedae6a32773e8626b678e67a1f6b13d6">&#9670;&nbsp;</a></span>ETBCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETBCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ETB Counter Control register, offset: 0x14 </p>

</div>
</div>
<a id="ga97b3c7397055c35f026f3004ad845275" name="ga97b3c7397055c35f026f3004ad845275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b3c7397055c35f026f3004ad845275">&#9670;&nbsp;</a></span>ETBCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETBCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ETB Counter Value register, offset: 0x1C </p>

</div>
</div>
<a id="gace579fc1ab2fca46ff5f20200744c4f1" name="gace579fc1ab2fca46ff5f20200744c4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace579fc1ab2fca46ff5f20200744c4f1">&#9670;&nbsp;</a></span>ETBRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETBRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ETB Reload register, offset: 0x18 </p>

</div>
</div>
<a id="ga9abcc76868e079ede7576489d123ac7c" name="ga9abcc76868e079ede7576489d123ac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9abcc76868e079ede7576489d123ac7c">&#9670;&nbsp;</a></span>EXTTRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTTRIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FTM External Trigger, offset: 0x6C </p>

</div>
</div>
<a id="ga59168eda4690de8b4b61d6b940d010a6" name="ga59168eda4690de8b4b61d6b940d010a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59168eda4690de8b4b61d6b940d010a6">&#9670;&nbsp;</a></span>F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Frequency Divider register, offset: 0x1 </p>

</div>
</div>
<a id="ga07810538c8d6aba73ee3dd0c573256c7" name="ga07810538c8d6aba73ee3dd0c573256c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07810538c8d6aba73ee3dd0c573256c7">&#9670;&nbsp;</a></span>F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Flag 1 register, offset: 0x5 </p>

</div>
</div>
<a id="ga8390d51184687794c312ac5148cc9e2b" name="ga8390d51184687794c312ac5148cc9e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8390d51184687794c312ac5148cc9e2b">&#9670;&nbsp;</a></span>F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Flag 2 register, offset: 0x6 </p>

</div>
</div>
<a id="ga9830952a98862ed103ad0cff61b77bb5" name="ga9830952a98862ed103ad0cff61b77bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9830952a98862ed103ad0cff61b77bb5">&#9670;&nbsp;</a></span>F3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t F3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Flag 3 register, offset: 0x7 </p>

</div>
</div>
<a id="ga339e554f6ce0e1633a1e07f5ee9fd2ca" name="ga339e554f6ce0e1633a1e07f5ee9fd2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga339e554f6ce0e1633a1e07f5ee9fd2ca">&#9670;&nbsp;</a></span>FCCOB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0x7 </p>

</div>
</div>
<a id="ga3b45993d28df53171645290c45bdb55c" name="ga3b45993d28df53171645290c45bdb55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b45993d28df53171645290c45bdb55c">&#9670;&nbsp;</a></span>FCCOB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0x6 </p>

</div>
</div>
<a id="ga70dba78a9955734512a852eeea205781" name="ga70dba78a9955734512a852eeea205781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70dba78a9955734512a852eeea205781">&#9670;&nbsp;</a></span>FCCOB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0x5 </p>

</div>
</div>
<a id="ga9a966008c6b3e9777985b820a50c7634" name="ga9a966008c6b3e9777985b820a50c7634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a966008c6b3e9777985b820a50c7634">&#9670;&nbsp;</a></span>FCCOB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0x4 </p>

</div>
</div>
<a id="gadfd02f97965934a771d87e054c1fde3e" name="gadfd02f97965934a771d87e054c1fde3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd02f97965934a771d87e054c1fde3e">&#9670;&nbsp;</a></span>FCCOB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0xB </p>

</div>
</div>
<a id="ga94dea30a2694ee7f503572038ba68249" name="ga94dea30a2694ee7f503572038ba68249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94dea30a2694ee7f503572038ba68249">&#9670;&nbsp;</a></span>FCCOB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0xA </p>

</div>
</div>
<a id="ga7355e1e5bbdc6795f789840a8b281087" name="ga7355e1e5bbdc6795f789840a8b281087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7355e1e5bbdc6795f789840a8b281087">&#9670;&nbsp;</a></span>FCCOB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0x9 </p>

</div>
</div>
<a id="ga4fa927e3370c85b13ea9ad67312d3ec1" name="ga4fa927e3370c85b13ea9ad67312d3ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fa927e3370c85b13ea9ad67312d3ec1">&#9670;&nbsp;</a></span>FCCOB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0x8 </p>

</div>
</div>
<a id="ga02485b6c951602d1fc7bc5c4ffc13994" name="ga02485b6c951602d1fc7bc5c4ffc13994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02485b6c951602d1fc7bc5c4ffc13994">&#9670;&nbsp;</a></span>FCCOB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0xF </p>

</div>
</div>
<a id="gadfbc3fe490e0f3d6d67facdc8e0d3497" name="gadfbc3fe490e0f3d6d67facdc8e0d3497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfbc3fe490e0f3d6d67facdc8e0d3497">&#9670;&nbsp;</a></span>FCCOB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0xE </p>

</div>
</div>
<a id="ga1b1815ddd62683aeabdeac281ff2b4e9" name="ga1b1815ddd62683aeabdeac281ff2b4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1815ddd62683aeabdeac281ff2b4e9">&#9670;&nbsp;</a></span>FCCOBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0xD </p>

</div>
</div>
<a id="ga547577f975c70d66760366cc120462b0" name="ga547577f975c70d66760366cc120462b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga547577f975c70d66760366cc120462b0">&#9670;&nbsp;</a></span>FCCOBB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOBB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Common Command Object Registers, offset: 0xC </p>

</div>
</div>
<a id="ga1b5282422d8bb162cd742775e5f9864f" name="ga1b5282422d8bb162cd742775e5f9864f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b5282422d8bb162cd742775e5f9864f">&#9670;&nbsp;</a></span>FCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Configuration Register 1, offset: 0x104C </p>

</div>
</div>
<a id="ga48581edecb6a9421e0e159dca5bf8c8c" name="ga48581edecb6a9421e0e159dca5bf8c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48581edecb6a9421e0e159dca5bf8c8c">&#9670;&nbsp;</a></span>FCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Configuration Register 2, offset: 0x1050 </p>

</div>
</div>
<a id="ga06f204f3d6e31fa8b5c3af07bc098278" name="ga06f204f3d6e31fa8b5c3af07bc098278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f204f3d6e31fa8b5c3af07bc098278">&#9670;&nbsp;</a></span>FCNFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCNFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Configuration Register, offset: 0x1 </p>

</div>
</div>
<a id="ga0e61864bd2fa7d2a00f4b6fd9bfe83f2" name="ga0e61864bd2fa7d2a00f4b6fd9bfe83f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e61864bd2fa7d2a00f4b6fd9bfe83f2">&#9670;&nbsp;</a></span>FDPROT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FDPROT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Data Flash Protection Register, offset: 0x17 </p>

</div>
</div>
<a id="gab8c86749c6e17e098c55c08aa58fb1c1" name="gab8c86749c6e17e098c55c08aa58fb1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8c86749c6e17e098c55c08aa58fb1c1">&#9670;&nbsp;</a></span>FDPROT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FDPROT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Non-volatile D-Flash Protection Register, offset: 0xF </p>

</div>
</div>
<a id="gae38802fa1bc51a2b95592c00674eeabb" name="gae38802fa1bc51a2b95592c00674eeabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38802fa1bc51a2b95592c00674eeabb">&#9670;&nbsp;</a></span>FEPROT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FEPROT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >EEPROM Protection Register, offset: 0x16 </p>

</div>
</div>
<a id="gab0f3424deecc64d5eb53e21c4b98290a" name="gab0f3424deecc64d5eb53e21c4b98290a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0f3424deecc64d5eb53e21c4b98290a">&#9670;&nbsp;</a></span>FEPROT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FEPROT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Non-volatile EERAM Protection Register, offset: 0xE </p>

</div>
</div>
<a id="ga879095f3afc53d94fbf0c7e2cbc16f49" name="ga879095f3afc53d94fbf0c7e2cbc16f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879095f3afc53d94fbf0c7e2cbc16f49">&#9670;&nbsp;</a></span>FEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t FEVT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Force Event register, offset: 0x50 </p>

</div>
</div>
<a id="gafbd6f1eb8283eca63c4ea3c3d657f149" name="gafbd6f1eb8283eca63c4ea3c3d657f149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd6f1eb8283eca63c4ea3c3d657f149">&#9670;&nbsp;</a></span>FILT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FILT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Pin Filter 1 register, offset: 0x8 </p>

</div>
</div>
<a id="ga5704aaa9940312ccd60ee44f31932094" name="ga5704aaa9940312ccd60ee44f31932094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5704aaa9940312ccd60ee44f31932094">&#9670;&nbsp;</a></span>FILT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FILT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Pin Filter 2 register, offset: 0x9 </p>

</div>
</div>
<a id="ga4db3bd27e96389911d0d4b7f88f56f67" name="ga4db3bd27e96389911d0d4b7f88f56f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db3bd27e96389911d0d4b7f88f56f67">&#9670;&nbsp;</a></span>FILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Input Capture Filter Control, offset: 0x78 </p>

</div>
</div>
<a id="ga1150d16f9855062058c3b12511dcd188" name="ga1150d16f9855062058c3b12511dcd188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1150d16f9855062058c3b12511dcd188">&#9670;&nbsp;</a></span>FLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FLT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Programmable Input Glitch Filter register, offset: 0x6 </p>

</div>
</div>
<a id="ga0a9cb2e0e324f36b63ede8e74c240c61" name="ga0a9cb2e0e324f36b63ede8e74c240c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a9cb2e0e324f36b63ede8e74c240c61">&#9670;&nbsp;</a></span>FLTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Fault Control, offset: 0x7C </p>

</div>
</div>
<a id="ga296edfeed698fa1795ab0a2d74f1aebc" name="ga296edfeed698fa1795ab0a2d74f1aebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga296edfeed698fa1795ab0a2d74f1aebc">&#9670;&nbsp;</a></span>FLTPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTPOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FTM Fault Input Polarity, offset: 0x88 </p>

</div>
</div>
<a id="ga445f6787ba69b18d2b1b932d05251650" name="ga445f6787ba69b18d2b1b932d05251650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga445f6787ba69b18d2b1b932d05251650">&#9670;&nbsp;</a></span>FMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Fault Mode Status, offset: 0x74 </p>

</div>
</div>
<a id="ga4a588e9f6d971bfa0ec727d08935c72e" name="ga4a588e9f6d971bfa0ec727d08935c72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a588e9f6d971bfa0ec727d08935c72e">&#9670;&nbsp;</a></span>FOPT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FOPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Option Register, offset: 0x3 </p>

</div>
</div>
<a id="ga4a588e9f6d971bfa0ec727d08935c72e" name="ga4a588e9f6d971bfa0ec727d08935c72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a588e9f6d971bfa0ec727d08935c72e">&#9670;&nbsp;</a></span>FOPT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FOPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Non-volatile Flash Option Register, offset: 0xD </p>

</div>
</div>
<a id="ga366faa2333304f3085d824a6b21d6f43" name="ga366faa2333304f3085d824a6b21d6f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga366faa2333304f3085d824a6b21d6f43">&#9670;&nbsp;</a></span>FPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMP Filter Period Register, offset: 0x2 </p>

</div>
</div>
<a id="ga85880705c28fcc199112e1ed40773677" name="ga85880705c28fcc199112e1ed40773677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85880705c28fcc199112e1ed40773677">&#9670;&nbsp;</a></span>FPROT0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Program Flash Protection Registers, offset: 0x13 </p>

</div>
</div>
<a id="ga060054d1f5f54bb8a55d0eeb7cd8ae29" name="ga060054d1f5f54bb8a55d0eeb7cd8ae29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga060054d1f5f54bb8a55d0eeb7cd8ae29">&#9670;&nbsp;</a></span>FPROT0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Non-volatile P-Flash Protection 0 - High Register, offset: 0xB </p>

</div>
</div>
<a id="ga76768ab2e99c7ff366200d94db19eeea" name="ga76768ab2e99c7ff366200d94db19eeea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76768ab2e99c7ff366200d94db19eeea">&#9670;&nbsp;</a></span>FPROT1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Program Flash Protection Registers, offset: 0x12 </p>

</div>
</div>
<a id="gae00ef9e85bce41b17b8c85e226bfeadb" name="gae00ef9e85bce41b17b8c85e226bfeadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00ef9e85bce41b17b8c85e226bfeadb">&#9670;&nbsp;</a></span>FPROT1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA </p>

</div>
</div>
<a id="ga9c86520f3dd610ad464ad0a595a761a9" name="ga9c86520f3dd610ad464ad0a595a761a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c86520f3dd610ad464ad0a595a761a9">&#9670;&nbsp;</a></span>FPROT2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Program Flash Protection Registers, offset: 0x11 </p>

</div>
</div>
<a id="gae87543688ebb5c30285916eaa270c014" name="gae87543688ebb5c30285916eaa270c014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae87543688ebb5c30285916eaa270c014">&#9670;&nbsp;</a></span>FPROT2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FPROT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 </p>

</div>
</div>
<a id="gacb3c733a52a45ab759f6a6d76d59b86c" name="gacb3c733a52a45ab759f6a6d76d59b86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb3c733a52a45ab759f6a6d76d59b86c">&#9670;&nbsp;</a></span>FPROT3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Program Flash Protection Registers, offset: 0x10 </p>

</div>
</div>
<a id="gae95f76fe298558644b1a5c8acc1cdf3a" name="gae95f76fe298558644b1a5c8acc1cdf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95f76fe298558644b1a5c8acc1cdf3a">&#9670;&nbsp;</a></span>FPROT3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FPROT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 </p>

</div>
</div>
<a id="gaad768bb6ae15f475e43811151dc885a0" name="gaad768bb6ae15f475e43811151dc885a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad768bb6ae15f475e43811151dc885a0">&#9670;&nbsp;</a></span>FRMNUMH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUMH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frame Number register High, offset: 0xA4 </p>

</div>
</div>
<a id="gabf88cf17801830b6a5bc9c58717253ec" name="gabf88cf17801830b6a5bc9c58717253ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf88cf17801830b6a5bc9c58717253ec">&#9670;&nbsp;</a></span>FRMNUML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frame Number register Low, offset: 0xA0 </p>

</div>
</div>
<a id="ga9c289cf99054de8442c0847062613f18" name="ga9c289cf99054de8442c0847062613f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c289cf99054de8442c0847062613f18">&#9670;&nbsp;</a></span>FSEC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Security Register, offset: 0x2 </p>

</div>
</div>
<a id="ga9c289cf99054de8442c0847062613f18" name="ga9c289cf99054de8442c0847062613f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c289cf99054de8442c0847062613f18">&#9670;&nbsp;</a></span>FSEC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Non-volatile Flash Security Register, offset: 0xC </p>

</div>
</div>
<a id="gaef000e29f3b219eb64c053000c22fe97" name="gaef000e29f3b219eb64c053000c22fe97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef000e29f3b219eb64c053000c22fe97">&#9670;&nbsp;</a></span>FSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Status Register, offset: 0x0 </p>

</div>
</div>
<a id="gaec76f970dad1a88f16fba2ebd320b4d2" name="gaec76f970dad1a88f16fba2ebd320b4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec76f970dad1a88f16fba2ebd320b4d2">&#9670;&nbsp;</a></span>FTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frame Truncation Length, offset: 0x1B0 </p>

</div>
</div>
<a id="gaf21ae8e3ccc958f313b49eb80dbfa9f6" name="gaf21ae8e3ccc958f313b49eb80dbfa9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf21ae8e3ccc958f313b49eb80dbfa9f6">&#9670;&nbsp;</a></span>GALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Descriptor Group Lower Address Register, offset: 0x124 </p>

</div>
</div>
<a id="gaa6bdfb62c8d14eb874b1fe261ac65977" name="gaa6bdfb62c8d14eb874b1fe261ac65977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6bdfb62c8d14eb874b1fe261ac65977">&#9670;&nbsp;</a></span>GAUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Descriptor Group Upper Address Register, offset: 0x120 </p>

</div>
</div>
<a id="gabc885669f9579a0514a37a62fc070ec7" name="gabc885669f9579a0514a37a62fc070ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc885669f9579a0514a37a62fc070ec7">&#9670;&nbsp;</a></span>GPCHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t GPCHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Global Pin Control High Register, offset: 0x84 </p>

</div>
</div>
<a id="ga7ca65d71461aa5e76eb2266ab7ccd0cf" name="ga7ca65d71461aa5e76eb2266ab7ccd0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca65d71461aa5e76eb2266ab7ccd0cf">&#9670;&nbsp;</a></span>GPCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t GPCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Global Pin Control Low Register, offset: 0x80 </p>

</div>
</div>
<a id="gaaefb2690f2047875284c294b569ade0e" name="gaaefb2690f2047875284c294b569ade0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefb2690f2047875284c294b569ade0e">&#9670;&nbsp;</a></span>GPOLY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPOLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC Polynomial register, offset: 0x4 </p>

</div>
</div>
<a id="gaaefb2690f2047875284c294b569ade0e" name="gaaefb2690f2047875284c294b569ade0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefb2690f2047875284c294b569ade0e">&#9670;&nbsp;</a></span>GPOLY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPOLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC Polynomial register, offset: 0x4 </p>

</div>
</div>
<a id="ga0800e837c3dfdeb9ac37ecb5c711c108" name="ga0800e837c3dfdeb9ac37ecb5c711c108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0800e837c3dfdeb9ac37ecb5c711c108">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  GPOLY_ACCESS16BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0800e837c3dfdeb9ac37ecb5c711c108" name="ga0800e837c3dfdeb9ac37ecb5c711c108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0800e837c3dfdeb9ac37ecb5c711c108">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  GPOLY_ACCESS16BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga409b201615eef91ceb83779b928b5db9" name="ga409b201615eef91ceb83779b928b5db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga409b201615eef91ceb83779b928b5db9">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  GPOLY_ACCESS8BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga409b201615eef91ceb83779b928b5db9" name="ga409b201615eef91ceb83779b928b5db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga409b201615eef91ceb83779b928b5db9">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  GPOLY_ACCESS8BIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga635b66f3e8a368aabdd651fe725bfa36" name="ga635b66f3e8a368aabdd651fe725bfa36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga635b66f3e8a368aabdd651fe725bfa36">&#9670;&nbsp;</a></span>GPOLYH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYH register., offset: 0x6 </p>

</div>
</div>
<a id="ga635b66f3e8a368aabdd651fe725bfa36" name="ga635b66f3e8a368aabdd651fe725bfa36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga635b66f3e8a368aabdd651fe725bfa36">&#9670;&nbsp;</a></span>GPOLYH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYH register., offset: 0x6 </p>

</div>
</div>
<a id="gaa29e5636bf295e2ca5dcbf6e93a41f0c" name="gaa29e5636bf295e2ca5dcbf6e93a41f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29e5636bf295e2ca5dcbf6e93a41f0c">&#9670;&nbsp;</a></span>GPOLYHL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYHL register., offset: 0x6 </p>

</div>
</div>
<a id="gaa29e5636bf295e2ca5dcbf6e93a41f0c" name="gaa29e5636bf295e2ca5dcbf6e93a41f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29e5636bf295e2ca5dcbf6e93a41f0c">&#9670;&nbsp;</a></span>GPOLYHL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYHL register., offset: 0x6 </p>

</div>
</div>
<a id="ga841ae4123bbe7480b32801f08c191d19" name="ga841ae4123bbe7480b32801f08c191d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga841ae4123bbe7480b32801f08c191d19">&#9670;&nbsp;</a></span>GPOLYHU <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYHU register., offset: 0x7 </p>

</div>
</div>
<a id="ga841ae4123bbe7480b32801f08c191d19" name="ga841ae4123bbe7480b32801f08c191d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga841ae4123bbe7480b32801f08c191d19">&#9670;&nbsp;</a></span>GPOLYHU <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYHU register., offset: 0x7 </p>

</div>
</div>
<a id="ga3db53ca358ccb8e3dfeb62c2f71a8448" name="ga3db53ca358ccb8e3dfeb62c2f71a8448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db53ca358ccb8e3dfeb62c2f71a8448">&#9670;&nbsp;</a></span>GPOLYL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYL register., offset: 0x4 </p>

</div>
</div>
<a id="ga3db53ca358ccb8e3dfeb62c2f71a8448" name="ga3db53ca358ccb8e3dfeb62c2f71a8448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db53ca358ccb8e3dfeb62c2f71a8448">&#9670;&nbsp;</a></span>GPOLYL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYL register., offset: 0x4 </p>

</div>
</div>
<a id="gab4c8b1ce10cf280d14eeadbf4d28faea" name="gab4c8b1ce10cf280d14eeadbf4d28faea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4c8b1ce10cf280d14eeadbf4d28faea">&#9670;&nbsp;</a></span>GPOLYLL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYLL register., offset: 0x4 </p>

</div>
</div>
<a id="gab4c8b1ce10cf280d14eeadbf4d28faea" name="gab4c8b1ce10cf280d14eeadbf4d28faea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4c8b1ce10cf280d14eeadbf4d28faea">&#9670;&nbsp;</a></span>GPOLYLL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYLL register., offset: 0x4 </p>

</div>
</div>
<a id="gaa738174a3b5ce005524e42dd0670f72b" name="gaa738174a3b5ce005524e42dd0670f72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa738174a3b5ce005524e42dd0670f72b">&#9670;&nbsp;</a></span>GPOLYLU <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYLU register., offset: 0x5 </p>

</div>
</div>
<a id="gaa738174a3b5ce005524e42dd0670f72b" name="gaa738174a3b5ce005524e42dd0670f72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa738174a3b5ce005524e42dd0670f72b">&#9670;&nbsp;</a></span>GPOLYLU <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC_GPOLYLU register., offset: 0x5 </p>

</div>
</div>
<a id="ga6fb8df4ccedb41b45d7103c792355b8b" name="ga6fb8df4ccedb41b45d7103c792355b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb8df4ccedb41b45d7103c792355b8b">&#9670;&nbsp;</a></span>HOSTVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HOSTVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Host Controller Version, offset: 0xFC </p>

</div>
</div>
<a id="gac2dd2bc08cfd3cd38caf70219e38cd8a" name="gac2dd2bc08cfd3cd38caf70219e38cd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2dd2bc08cfd3cd38caf70219e38cd8a">&#9670;&nbsp;</a></span>HRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Hardware Request Status Register, offset: 0x34 </p>

</div>
</div>
<a id="ga73dfc37156a450d49ec75627cbdcd499" name="ga73dfc37156a450d49ec75627cbdcd499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73dfc37156a450d49ec75627cbdcd499">&#9670;&nbsp;</a></span>HTCAPBLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HTCAPBLT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Host Controller Capabilities, offset: 0x40 </p>

</div>
</div>
<a id="ga1f0623f114c4654296929c9759760511" name="ga1f0623f114c4654296929c9759760511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0623f114c4654296929c9759760511">&#9670;&nbsp;</a></span>IALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Descriptor Individual Lower Address Register, offset: 0x11C </p>

</div>
</div>
<a id="gac3a57e20852b5364afdaedf394055711" name="gac3a57e20852b5364afdaedf394055711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3a57e20852b5364afdaedf394055711">&#9670;&nbsp;</a></span>IAUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Descriptor Individual Upper Address Register, offset: 0x118 </p>

</div>
</div>
<a id="ga88105bb6b46e81bf45146d2a365bc255" name="ga88105bb6b46e81bf45146d2a365bc255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88105bb6b46e81bf45146d2a365bc255">&#9670;&nbsp;</a></span>ID <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 </p>

</div>
</div>
<a id="ga88105bb6b46e81bf45146d2a365bc255" name="ga88105bb6b46e81bf45146d2a365bc255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88105bb6b46e81bf45146d2a365bc255">&#9670;&nbsp;</a></span>ID <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 </p>

</div>
</div>
<a id="gaa175a27eddae37d758847685effe7ab0" name="gaa175a27eddae37d758847685effe7ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa175a27eddae37d758847685effe7ab0">&#9670;&nbsp;</a></span>IDCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t IDCOMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral ID Complement register, offset: 0x4 </p>

</div>
</div>
<a id="ga84172a8f32e3e8ab454c186f973d63be" name="ga84172a8f32e3e8ab454c186f973d63be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84172a8f32e3e8ab454c186f973d63be">&#9670;&nbsp;</a></span>IDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Delay register, offset: 0xC </p>

</div>
</div>
<a id="gae76758451e5a49d5a7ecc5107aa6aaec" name="gae76758451e5a49d5a7ecc5107aa6aaec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae76758451e5a49d5a7ecc5107aa6aaec">&#9670;&nbsp;</a></span>IE7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IE7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Interrupt Enable Register, offset: 0x19 </p>

</div>
</div>
<a id="ga71ae8081654678261e58e6bf065d7b05" name="ga71ae8081654678261e58e6bf065d7b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71ae8081654678261e58e6bf065d7b05">&#9670;&nbsp;</a></span>IEEE_R_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Received with Alignment Error Statistic Register, offset: 0x2D4 </p>

</div>
</div>
<a id="gadbe0a01a11c33ff52bb25b0a0a90b935" name="gadbe0a01a11c33ff52bb25b0a0a90b935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe0a01a11c33ff52bb25b0a0a90b935">&#9670;&nbsp;</a></span>IEEE_R_CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_CRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Received with CRC Error Statistic Register, offset: 0x2D0 </p>

</div>
</div>
<a id="gabd7570267e8053469bc67fb7d88b7273" name="gabd7570267e8053469bc67fb7d88b7273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd7570267e8053469bc67fb7d88b7273">&#9670;&nbsp;</a></span>IEEE_R_DROP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames not Counted Correctly Statistic Register, offset: 0x2C8 </p>

</div>
</div>
<a id="gaf5a432f715ccd177fe4ee898b429153b" name="gaf5a432f715ccd177fe4ee898b429153b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5a432f715ccd177fe4ee898b429153b">&#9670;&nbsp;</a></span>IEEE_R_FDXFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_FDXFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flow Control Pause Frames Received Statistic Register, offset: 0x2DC </p>

</div>
</div>
<a id="gabc5c979ecc331b9ffceb8994a8d5779e" name="gabc5c979ecc331b9ffceb8994a8d5779e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc5c979ecc331b9ffceb8994a8d5779e">&#9670;&nbsp;</a></span>IEEE_R_FRAME_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_FRAME_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Received OK Statistic Register, offset: 0x2CC </p>

</div>
</div>
<a id="ga688d2eaab3727da02627623b2e391188" name="ga688d2eaab3727da02627623b2e391188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga688d2eaab3727da02627623b2e391188">&#9670;&nbsp;</a></span>IEEE_R_MACERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_MACERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 </p>

</div>
</div>
<a id="ga2bcf57cf8ad339722cc9766b66262e98" name="ga2bcf57cf8ad339722cc9766b66262e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bcf57cf8ad339722cc9766b66262e98">&#9670;&nbsp;</a></span>IEEE_R_OCTETS_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 </p>

</div>
</div>
<a id="ga07b7009646b0f9892f126314f4ba028b" name="ga07b7009646b0f9892f126314f4ba028b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07b7009646b0f9892f126314f4ba028b">&#9670;&nbsp;</a></span>IEEE_T_1COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_1COL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Transmitted with Single Collision Statistic Register, offset: 0x250 </p>

</div>
</div>
<a id="gaf1c5422fe921b0b0198a1d28c5de8dda" name="gaf1c5422fe921b0b0198a1d28c5de8dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1c5422fe921b0b0198a1d28c5de8dda">&#9670;&nbsp;</a></span>IEEE_T_CSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_CSERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 </p>

</div>
</div>
<a id="ga650526b1a0351d7f5d2c42fe946fd3f2" name="ga650526b1a0351d7f5d2c42fe946fd3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga650526b1a0351d7f5d2c42fe946fd3f2">&#9670;&nbsp;</a></span>IEEE_T_DEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_DEF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 </p>

</div>
</div>
<a id="ga71897a36736e41a93fb634711097978e" name="ga71897a36736e41a93fb634711097978e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71897a36736e41a93fb634711097978e">&#9670;&nbsp;</a></span>IEEE_T_EXCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_EXCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 </p>

</div>
</div>
<a id="ga98b119533baaba320cd092c35a3c80d5" name="ga98b119533baaba320cd092c35a3c80d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b119533baaba320cd092c35a3c80d5">&#9670;&nbsp;</a></span>IEEE_T_FDXFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_FDXFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 </p>

</div>
</div>
<a id="ga42bb724ae44d259b06839016ef3db803" name="ga42bb724ae44d259b06839016ef3db803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42bb724ae44d259b06839016ef3db803">&#9670;&nbsp;</a></span>IEEE_T_FRAME_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_FRAME_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Transmitted OK Statistic Register, offset: 0x24C </p>

</div>
</div>
<a id="gac32365ce3b782aa9ebb4f9de2fa28ffd" name="gac32365ce3b782aa9ebb4f9de2fa28ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac32365ce3b782aa9ebb4f9de2fa28ffd">&#9670;&nbsp;</a></span>IEEE_T_LCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_LCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Transmitted with Late Collision Statistic Register, offset: 0x25C </p>

</div>
</div>
<a id="gae15aca0c18a3014721e0e8a77fd3a70b" name="gae15aca0c18a3014721e0e8a77fd3a70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae15aca0c18a3014721e0e8a77fd3a70b">&#9670;&nbsp;</a></span>IEEE_T_MACERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_MACERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 </p>

</div>
</div>
<a id="ga5a6436fcacd4c51bc96d717b7dd6cdd7" name="ga5a6436fcacd4c51bc96d717b7dd6cdd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a6436fcacd4c51bc96d717b7dd6cdd7">&#9670;&nbsp;</a></span>IEEE_T_MCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_MCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 </p>

</div>
</div>
<a id="gaed75ad63ba078d681a7c0af134a55e36" name="gaed75ad63ba078d681a7c0af134a55e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed75ad63ba078d681a7c0af134a55e36">&#9670;&nbsp;</a></span>IEEE_T_OCTETS_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 </p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Interrupt Enable Register, offset: 0x1C </p>

</div>
</div>
<a id="gaa45c5366e27007e4ceedba56462d190c" name="gaa45c5366e27007e4ceedba56462d190c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa45c5366e27007e4ceedba56462d190c">&#9670;&nbsp;</a></span>IFLAG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFLAG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Flags 1 register, offset: 0x30 </p>

</div>
</div>
<a id="ga0071f98a0dbef8205320a7b4b1dd9031" name="ga0071f98a0dbef8205320a7b4b1dd9031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0071f98a0dbef8205320a7b4b1dd9031">&#9670;&nbsp;</a></span>IMASK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMASK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Masks 1 register, offset: 0x28 </p>

</div>
</div>
<a id="gafab15a0b540bc4e09cc8b0dcabe8791f" name="gafab15a0b540bc4e09cc8b0dcabe8791f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab15a0b540bc4e09cc8b0dcabe8791f">&#9670;&nbsp;</a></span>INT <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Request Register, offset: 0x24 </p>

</div>
</div>
<a id="gafab15a0b540bc4e09cc8b0dcabe8791f" name="gafab15a0b540bc4e09cc8b0dcabe8791f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab15a0b540bc4e09cc8b0dcabe8791f">&#9670;&nbsp;</a></span>INT <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Interval n register, array offset: 0x154, array step: 0x8 </p>

</div>
</div>
<a id="gafab15a0b540bc4e09cc8b0dcabe8791f" name="gafab15a0b540bc4e09cc8b0dcabe8791f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab15a0b540bc4e09cc8b0dcabe8791f">&#9670;&nbsp;</a></span>INT <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Interval n register, array offset: 0x154, array step: 0x8 </p>

</div>
</div>
<a id="ga1d2660ebf6d20840dfeb986ccf7af4f3" name="ga1d2660ebf6d20840dfeb986ccf7af4f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d2660ebf6d20840dfeb986ccf7af4f3">&#9670;&nbsp;</a></span>INTC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INTC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Interval Trigger n Control register, array offset: 0x150, array step: 0x8 </p>

</div>
</div>
<a id="ga1d2660ebf6d20840dfeb986ccf7af4f3" name="ga1d2660ebf6d20840dfeb986ccf7af4f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d2660ebf6d20840dfeb986ccf7af4f3">&#9670;&nbsp;</a></span>INTC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INTC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Interval Trigger n Control register, array offset: 0x150, array step: 0x8 </p>

</div>
</div>
<a id="ga2c270099e9174761280fdd00e12f9487" name="ga2c270099e9174761280fdd00e12f9487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c270099e9174761280fdd00e12f9487">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Enable register, offset: 0x84 </p>

</div>
</div>
<a id="ga9602fe994bffb88ab285bdd81caadca3" name="ga9602fe994bffb88ab285bdd81caadca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9602fe994bffb88ab285bdd81caadca3">&#9670;&nbsp;</a></span>INVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FTM Inverting Control, offset: 0x90 </p>

</div>
</div>
<a id="gaa413417ccc390c4bb044c5d58a120d2f" name="gaa413417ccc390c4bb044c5d58a120d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa413417ccc390c4bb044c5d58a120d2f">&#9670;&nbsp;</a></span>IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Infrared Register, offset: 0xE </p>

</div>
</div>
<a id="ga7c4a15d213d6f5016a29746a3a660485" name="ga7c4a15d213d6f5016a29746a3a660485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4a15d213d6f5016a29746a3a660485">&#9670;&nbsp;</a></span>IRQSIGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSIGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Signal Enable register, offset: 0x38 </p>

</div>
</div>
<a id="gab2a2eb6abddb0830e64595289d121ebf" name="gab2a2eb6abddb0830e64595289d121ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2a2eb6abddb0830e64595289d121ebf">&#9670;&nbsp;</a></span>IRQSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Status register, offset: 0x30 </p>

</div>
</div>
<a id="ga6fe708359ce072299bd38cee3be1c913" name="ga6fe708359ce072299bd38cee3be1c913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe708359ce072299bd38cee3be1c913">&#9670;&nbsp;</a></span>IRQSTATEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSTATEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Status Enable register, offset: 0x34 </p>

</div>
</div>
<a id="ga53d4127ba86dcb65e9c60a5900fb5376" name="ga53d4127ba86dcb65e9c60a5900fb5376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d4127ba86dcb65e9c60a5900fb5376">&#9670;&nbsp;</a></span>IS7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IS7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Interrupt Status Register, offset: 0x1A </p>

</div>
</div>
<a id="ga0e8f6d2b4768813502c16962a6c75e44" name="ga0e8f6d2b4768813502c16962a6c75e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e8f6d2b4768813502c16962a6c75e44">&#9670;&nbsp;</a></span>ISCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Status Register, offset: 0x10 </p>

</div>
</div>
<a id="ga810f6911c38333115775f924be784050" name="ga810f6911c38333115775f924be784050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga810f6911c38333115775f924be784050">&#9670;&nbsp;</a></span>ISFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Status Flag Register, offset: 0xA0 </p>

</div>
</div>
<a id="gab7cffdbb22df189f2a80d3b52a61a68b" name="gab7cffdbb22df189f2a80d3b52a61a68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7cffdbb22df189f2a80d3b52a61a68b">&#9670;&nbsp;</a></span>ISTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ISTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Status register, offset: 0x80 </p>

</div>
</div>
<a id="ga893c71c21b4b55e6a7c84accb517e149" name="ga893c71c21b4b55e6a7c84accb517e149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga893c71c21b4b55e6a7c84accb517e149">&#9670;&nbsp;</a></span>LDR_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LDR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 </p>

</div>
</div>
<a id="gacea2f4c55625e6357485c7b17095084b" name="gacea2f4c55625e6357485c7b17095084b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea2f4c55625e6357485c7b17095084b">&#9670;&nbsp;</a></span>LDR_CAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LDR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Accumulator register - Load Register command, offset: 0x844 </p>

</div>
</div>
<a id="ga52fad60ce449396fd0dda3f7865dd542" name="ga52fad60ce449396fd0dda3f7865dd542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52fad60ce449396fd0dda3f7865dd542">&#9670;&nbsp;</a></span>LDR_CASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LDR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register - Load Register command, offset: 0x840 </p>

</div>
</div>
<a id="ga7066d020800ce5572217b4dd7be33245" name="ga7066d020800ce5572217b4dd7be33245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7066d020800ce5572217b4dd7be33245">&#9670;&nbsp;</a></span>LDVAL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LDVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Load Value Register, array offset: 0x100, array step: 0x10 </p>

</div>
</div>
<a id="ga7066d020800ce5572217b4dd7be33245" name="ga7066d020800ce5572217b4dd7be33245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7066d020800ce5572217b4dd7be33245">&#9670;&nbsp;</a></span>LDVAL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LDVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Load Value Register, array offset: 0x100, array step: 0x10 </p>

</div>
</div>
<a id="ga7006c26539198fbc8729e0386bffdd40" name="ga7006c26539198fbc8729e0386bffdd40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7006c26539198fbc8729e0386bffdd40">&#9670;&nbsp;</a></span>LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Lock Register, offset: 0x18 </p>

</div>
</div>
<a id="ga183606de7c919c44520d5625860eaebd" name="ga183606de7c919c44520d5625860eaebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183606de7c919c44520d5625860eaebd">&#9670;&nbsp;</a></span>LVDSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Low Voltage Detect Status And Control 1 register, offset: 0x0 </p>

</div>
</div>
<a id="ga22e5df8ec02f6f9fb1aae7aab10f7ac6" name="ga22e5df8ec02f6f9fb1aae7aab10f7ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e5df8ec02f6f9fb1aae7aab10f7ac6">&#9670;&nbsp;</a></span>LVDSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Low Voltage Detect Status And Control 2 register, offset: 0x1 </p>

</div>
</div>
<a id="ga87caead6e07d105afdea1716b3f1f152" name="ga87caead6e07d105afdea1716b3f1f152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87caead6e07d105afdea1716b3f1f152">&#9670;&nbsp;</a></span>MA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Match Address Registers 1, offset: 0x8 </p>

</div>
</div>
<a id="ga09350a7ee6276cea8738dc77ad2049e3" name="ga09350a7ee6276cea8738dc77ad2049e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09350a7ee6276cea8738dc77ad2049e3">&#9670;&nbsp;</a></span>MA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Match Address Registers 2, offset: 0x9 </p>

</div>
</div>
<a id="ga407be563596fc665508ae27472081670" name="ga407be563596fc665508ae27472081670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407be563596fc665508ae27472081670">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MB[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27af4e9f888f0b7b1e8da7e002d98798" name="ga27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Module Configuration Register, offset: 0x0 </p>

</div>
</div>
<a id="ga27af4e9f888f0b7b1e8da7e002d98798" name="ga27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI MCLK Control Register, offset: 0x100 </p>

</div>
</div>
<a id="ga27af4e9f888f0b7b1e8da7e002d98798" name="ga27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PIT Module Control Register, offset: 0x0 </p>

</div>
</div>
<a id="ga27af4e9f888f0b7b1e8da7e002d98798" name="ga27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Module Configuration Register, offset: 0x0 </p>

</div>
</div>
<a id="gae43f5aa9a8b7b52312047fe51eb0a8c2" name="gae43f5aa9a8b7b52312047fe51eb0a8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae43f5aa9a8b7b52312047fe51eb0a8c2">&#9670;&nbsp;</a></span>MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI MCLK Divide Register, offset: 0x104 </p>

</div>
</div>
<a id="gaaafdc4eddd9d9e84f3175cf74e29f1b0" name="gaaafdc4eddd9d9e84f3175cf74e29f1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaafdc4eddd9d9e84f3175cf74e29f1b0">&#9670;&nbsp;</a></span>ME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Module Enable register, offset: 0x4 </p>

</div>
</div>
<a id="ga986be295f88a5b585ac89b5ae6a75f57" name="ga986be295f88a5b585ac89b5ae6a75f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986be295f88a5b585ac89b5ae6a75f57">&#9670;&nbsp;</a></span>MG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Minus-Side Gain Register, offset: 0x30 </p>

</div>
</div>
<a id="ga95040200b47ad000d4d10a0a3cc26328" name="ga95040200b47ad000d4d10a0a3cc26328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95040200b47ad000d4d10a0a3cc26328">&#9670;&nbsp;</a></span>MGPCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Master General Purpose Control Register, offset: 0x800 </p>

</div>
</div>
<a id="ga27bab6401c5712f0f544475a30c7f228" name="ga27bab6401c5712f0f544475a30c7f228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27bab6401c5712f0f544475a30c7f228">&#9670;&nbsp;</a></span>MGPCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Master General Purpose Control Register, offset: 0x900 </p>

</div>
</div>
<a id="ga7565ef72e26c5097db4bea3ec5fa9e14" name="ga7565ef72e26c5097db4bea3ec5fa9e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7565ef72e26c5097db4bea3ec5fa9e14">&#9670;&nbsp;</a></span>MGPCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Master General Purpose Control Register, offset: 0xA00 </p>

</div>
</div>
<a id="gaf1901496c3e52eee108a21efaa7a4e17" name="gaf1901496c3e52eee108a21efaa7a4e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1901496c3e52eee108a21efaa7a4e17">&#9670;&nbsp;</a></span>MGPCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Master General Purpose Control Register, offset: 0xB00 </p>

</div>
</div>
<a id="ga30337708f5ac98f037caf0dbc449801b" name="ga30337708f5ac98f037caf0dbc449801b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30337708f5ac98f037caf0dbc449801b">&#9670;&nbsp;</a></span>MGPCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Master General Purpose Control Register, offset: 0xC00 </p>

</div>
</div>
<a id="gade0f01dbebdaf29c21c507b7acf1ae33" name="gade0f01dbebdaf29c21c507b7acf1ae33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade0f01dbebdaf29c21c507b7acf1ae33">&#9670;&nbsp;</a></span>MGPCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Master General Purpose Control Register, offset: 0xD00 </p>

</div>
</div>
<a id="ga3b46ac79c15a26f46a1f80c2e8eac38a" name="ga3b46ac79c15a26f46a1f80c2e8eac38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b46ac79c15a26f46a1f80c2e8eac38a">&#9670;&nbsp;</a></span>MIBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MIB Control Register, offset: 0x64 </p>

</div>
</div>
<a id="gaf8e7ecba38e254125b45008783ff62c3" name="gaf8e7ecba38e254125b45008783ff62c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8e7ecba38e254125b45008783ff62c3">&#9670;&nbsp;</a></span>MMCBOOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCBOOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MMC Boot register, offset: 0xC4 </p>

</div>
</div>
<a id="ga5732262f75ac691f797822c003bc284f" name="ga5732262f75ac691f797822c003bc284f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5732262f75ac691f797822c003bc284f">&#9670;&nbsp;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MII Management Frame Register, offset: 0x40 </p>

</div>
</div>
<a id="gaa35a6713b1e2aafa0749f986730795cb" name="gaa35a6713b1e2aafa0749f986730795cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35a6713b1e2aafa0749f986730795cb">&#9670;&nbsp;</a></span>MOD <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Modulo, offset: 0x8 </p>

</div>
</div>
<a id="gaa35a6713b1e2aafa0749f986730795cb" name="gaa35a6713b1e2aafa0749f986730795cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35a6713b1e2aafa0749f986730795cb">&#9670;&nbsp;</a></span>MOD <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Modulus register, offset: 0x4 </p>

</div>
</div>
<a id="ga85444f56cd69d2ea9b5f4bfd5a65bd51" name="ga85444f56cd69d2ea9b5f4bfd5a65bd51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85444f56cd69d2ea9b5f4bfd5a65bd51">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Features Mode Selection, offset: 0x54 </p>

</div>
</div>
<a id="gaa62c7c6909f49371ea23e96495683177" name="gaa62c7c6909f49371ea23e96495683177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa62c7c6909f49371ea23e96495683177">&#9670;&nbsp;</a></span>MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MODEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Modem Register, offset: 0xD </p>

</div>
</div>
<a id="ga896a4a1f7862550beba46cd8e2e2317b" name="ga896a4a1f7862550beba46cd8e2e2317b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga896a4a1f7862550beba46cd8e2e2317b">&#9670;&nbsp;</a></span>MPRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Master Privilege Register A, offset: 0x0 </p>

</div>
</div>
<a id="gaab9056b0fa2520560ed862f6bbde62d5" name="gaab9056b0fa2520560ed862f6bbde62d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab9056b0fa2520560ed862f6bbde62d5">&#9670;&nbsp;</a></span>MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t MR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Mode Register, offset: 0x7 </p>

</div>
</div>
<a id="gafd532fd00205c7220b5297911dec03b6" name="gafd532fd00205c7220b5297911dec03b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd532fd00205c7220b5297911dec03b6">&#9670;&nbsp;</a></span>MRBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Maximum Receive Buffer Size Register, offset: 0x188 </p>

</div>
</div>
<a id="ga63059b18d3d1ea9d10b88744c30e6f20" name="ga63059b18d3d1ea9d10b88744c30e6f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63059b18d3d1ea9d10b88744c30e6f20">&#9670;&nbsp;</a></span>MSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Modulator Status and Control Register, offset: 0x5 </p>

</div>
</div>
<a id="gaea79ef1ea1be4f26ae5bb69f275809fe" name="gaea79ef1ea1be4f26ae5bb69f275809fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea79ef1ea1be4f26ae5bb69f275809fe">&#9670;&nbsp;</a></span>MSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MII Speed Control Register, offset: 0x44 </p>

</div>
</div>
<a id="gaaa661e87917570b0139052849a7a1dae" name="gaaa661e87917570b0139052849a7a1dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa661e87917570b0139052849a7a1dae">&#9670;&nbsp;</a></span>MUXCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MUXCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MUX Control Register, offset: 0x5 </p>

</div>
</div>
<a id="ga8f4cffafefaf231b801283ca5d654125" name="ga8f4cffafefaf231b801283ca5d654125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f4cffafefaf231b801283ca5d654125">&#9670;&nbsp;</a></span>NBYTES_MLNO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ga8f4cffafefaf231b801283ca5d654125" name="ga8f4cffafefaf231b801283ca5d654125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f4cffafefaf231b801283ca5d654125">&#9670;&nbsp;</a></span>NBYTES_MLNO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ga4ca15ca859d32b7405fec0e035863764" name="ga4ca15ca859d32b7405fec0e035863764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca15ca859d32b7405fec0e035863764">&#9670;&nbsp;</a></span>NBYTES_MLOFFNO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ga4ca15ca859d32b7405fec0e035863764" name="ga4ca15ca859d32b7405fec0e035863764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca15ca859d32b7405fec0e035863764">&#9670;&nbsp;</a></span>NBYTES_MLOFFNO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="gaff877f0653947773777885cf96ca8098" name="gaff877f0653947773777885cf96ca8098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff877f0653947773777885cf96ca8098">&#9670;&nbsp;</a></span>NBYTES_MLOFFYES <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="gaff877f0653947773777885cf96ca8098" name="gaff877f0653947773777885cf96ca8098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff877f0653947773777885cf96ca8098">&#9670;&nbsp;</a></span>NBYTES_MLOFFYES <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ga25809d192dc2d1e4b676d5b6c935973f" name="ga25809d192dc2d1e4b676d5b6c935973f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25809d192dc2d1e4b676d5b6c935973f">&#9670;&nbsp;</a></span>OBSERVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t OBSERVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USB OTG Observe register, offset: 0x104 </p>

</div>
</div>
<a id="ga84eb9eb3539cff16c79647ab05ac460a" name="ga84eb9eb3539cff16c79647ab05ac460a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84eb9eb3539cff16c79647ab05ac460a">&#9670;&nbsp;</a></span>OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Output Control Register, offset: 0x4 </p>

</div>
</div>
<a id="ga9c229965c5de3a76f0f694f7f008bd27" name="ga9c229965c5de3a76f0f694f7f008bd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c229965c5de3a76f0f694f7f008bd27">&#9670;&nbsp;</a></span>OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Offset Correction Register, offset: 0x28 </p>

</div>
</div>
<a id="gab12bbb11036d78ad8b1c3dedcf98e5e5" name="gab12bbb11036d78ad8b1c3dedcf98e5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12bbb11036d78ad8b1c3dedcf98e5e5">&#9670;&nbsp;</a></span>OPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Opcode/Pause Duration Register, offset: 0xEC </p>

</div>
</div>
<a id="ga14a5329da9f87f50c64cc56e21bdd562" name="ga14a5329da9f87f50c64cc56e21bdd562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14a5329da9f87f50c64cc56e21bdd562">&#9670;&nbsp;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RNGA Output Register, offset: 0xC </p>

</div>
</div>
<a id="ga4553c1b11f27973e373f3d7e0b5b4e56" name="ga4553c1b11f27973e373f3d7e0b5b4e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4553c1b11f27973e373f3d7e0b5b4e56">&#9670;&nbsp;</a></span>OTGCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >OTG Control register, offset: 0x1C </p>

</div>
</div>
<a id="ga9163191d69b422a5a3e93580acff9900" name="ga9163191d69b422a5a3e93580acff9900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9163191d69b422a5a3e93580acff9900">&#9670;&nbsp;</a></span>OTGICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >OTG Interrupt Control register, offset: 0x14 </p>

</div>
</div>
<a id="ga6d1d7ec675ab125cf2ab80856b331ace" name="ga6d1d7ec675ab125cf2ab80856b331ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d1d7ec675ab125cf2ab80856b331ace">&#9670;&nbsp;</a></span>OTGISTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGISTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >OTG Interrupt Status register, offset: 0x10 </p>

</div>
</div>
<a id="gaa9a15a9e6a2d8a83f9c29421d339f23e" name="gaa9a15a9e6a2d8a83f9c29421d339f23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a15a9e6a2d8a83f9c29421d339f23e">&#9670;&nbsp;</a></span>OTGSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >OTG Status register, offset: 0x18 </p>

</div>
</div>
<a id="ga222fc778fbb047aedf124d5d58138b0f" name="ga222fc778fbb047aedf124d5d58138b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga222fc778fbb047aedf124d5d58138b0f">&#9670;&nbsp;</a></span>OUTINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTINIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Initial State For Channels Output, offset: 0x5C </p>

</div>
</div>
<a id="gaeb5c512e19542b384fd232b05d18ba64" name="gaeb5c512e19542b384fd232b05d18ba64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5c512e19542b384fd232b05d18ba64">&#9670;&nbsp;</a></span>OUTMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Output Mask, offset: 0x60 </p>

</div>
</div>
<a id="gae1b74145d956e4f06a59881f23aaa7a3" name="gae1b74145d956e4f06a59881f23aaa7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b74145d956e4f06a59881f23aaa7a3">&#9670;&nbsp;</a></span>PACRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x20 </p>

</div>
</div>
<a id="ga2c740e89a51c22d18560a674a92e4f1e" name="ga2c740e89a51c22d18560a674a92e4f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c740e89a51c22d18560a674a92e4f1e">&#9670;&nbsp;</a></span>PACRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x24 </p>

</div>
</div>
<a id="gaf32727b5e3b99080e4b185bed4835743" name="gaf32727b5e3b99080e4b185bed4835743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf32727b5e3b99080e4b185bed4835743">&#9670;&nbsp;</a></span>PACRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x28 </p>

</div>
</div>
<a id="ga230a8f141b20cdb4e7f0f2ac13661be1" name="ga230a8f141b20cdb4e7f0f2ac13661be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga230a8f141b20cdb4e7f0f2ac13661be1">&#9670;&nbsp;</a></span>PACRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x2C </p>

</div>
</div>
<a id="ga35e81b01702e22944b8e8f2258f2aacd" name="ga35e81b01702e22944b8e8f2258f2aacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35e81b01702e22944b8e8f2258f2aacd">&#9670;&nbsp;</a></span>PACRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x40 </p>

</div>
</div>
<a id="ga38dc2ff796c83d514ae1391433b32588" name="ga38dc2ff796c83d514ae1391433b32588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38dc2ff796c83d514ae1391433b32588">&#9670;&nbsp;</a></span>PACRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x44 </p>

</div>
</div>
<a id="ga9c85664a10990daaa8847dadc54328e1" name="ga9c85664a10990daaa8847dadc54328e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c85664a10990daaa8847dadc54328e1">&#9670;&nbsp;</a></span>PACRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x48 </p>

</div>
</div>
<a id="gad8bf363a362293354ef7a817bfe12c31" name="gad8bf363a362293354ef7a817bfe12c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8bf363a362293354ef7a817bfe12c31">&#9670;&nbsp;</a></span>PACRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x4C </p>

</div>
</div>
<a id="ga779efcab301c5794b68c0e944333aaa0" name="ga779efcab301c5794b68c0e944333aaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga779efcab301c5794b68c0e944333aaa0">&#9670;&nbsp;</a></span>PACRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x50 </p>

</div>
</div>
<a id="gabf3acdc13e6a9a11571b02268fc654ce" name="gabf3acdc13e6a9a11571b02268fc654ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf3acdc13e6a9a11571b02268fc654ce">&#9670;&nbsp;</a></span>PACRJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x54 </p>

</div>
</div>
<a id="ga2bb3a7433a2660b6f14f8e71eadd5cce" name="ga2bb3a7433a2660b6f14f8e71eadd5cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb3a7433a2660b6f14f8e71eadd5cce">&#9670;&nbsp;</a></span>PACRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x58 </p>

</div>
</div>
<a id="gadb41dc5d16380be9e11e3205bd7da1a7" name="gadb41dc5d16380be9e11e3205bd7da1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb41dc5d16380be9e11e3205bd7da1a7">&#9670;&nbsp;</a></span>PACRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x5C </p>

</div>
</div>
<a id="gadf5e18b2976aaa78636616eab3dec674" name="gadf5e18b2976aaa78636616eab3dec674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf5e18b2976aaa78636616eab3dec674">&#9670;&nbsp;</a></span>PACRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x60 </p>

</div>
</div>
<a id="ga161b9fba03bbe07ba7f7a8d50da97a51" name="ga161b9fba03bbe07ba7f7a8d50da97a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161b9fba03bbe07ba7f7a8d50da97a51">&#9670;&nbsp;</a></span>PACRN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x64 </p>

</div>
</div>
<a id="gabd939951c6073a0ecb5d56aed0b1f942" name="gabd939951c6073a0ecb5d56aed0b1f942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd939951c6073a0ecb5d56aed0b1f942">&#9670;&nbsp;</a></span>PACRO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x68 </p>

</div>
</div>
<a id="ga3b51b9ee44617dedea460d1a531db9fe" name="ga3b51b9ee44617dedea460d1a531db9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b51b9ee44617dedea460d1a531db9fe">&#9670;&nbsp;</a></span>PACRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x6C </p>

</div>
</div>
<a id="ga8f7f8d13e89ff056716554def249398b" name="ga8f7f8d13e89ff056716554def249398b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7f8d13e89ff056716554def249398b">&#9670;&nbsp;</a></span>PACRU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Access Control Register, offset: 0x80 </p>

</div>
</div>
<a id="ga687759e3d144a33dbc210784b178e9d4" name="ga687759e3d144a33dbc210784b178e9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga687759e3d144a33dbc210784b178e9d4">&#9670;&nbsp;</a></span>PALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Physical Address Lower Register, offset: 0xE4 </p>

</div>
</div>
<a id="ga473f8facf1825f54104e6983ce52bfe5" name="ga473f8facf1825f54104e6983ce52bfe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga473f8facf1825f54104e6983ce52bfe5">&#9670;&nbsp;</a></span>PAUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Physical Address Upper Register, offset: 0xE8 </p>

</div>
</div>
<a id="gac53cb29f8a090565bec5e94b6b808572" name="gac53cb29f8a090565bec5e94b6b808572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac53cb29f8a090565bec5e94b6b808572">&#9670;&nbsp;</a></span>PCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Port Clear Output Register, offset: 0x8 </p>

</div>
</div>
<a id="ga25bc9eea888d201d852deb4819850bb2" name="ga25bc9eea888d201d852deb4819850bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25bc9eea888d201d852deb4819850bb2">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Pin Control Register n, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="ga441a96d3febd01d841b24561b4d036a3" name="ga441a96d3febd01d841b24561b4d036a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441a96d3febd01d841b24561b4d036a3">&#9670;&nbsp;</a></span>PDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Port Data Direction Register, offset: 0x14 </p>

</div>
</div>
<a id="ga1013b95ac09a1205ba0528ad32ad1edc" name="ga1013b95ac09a1205ba0528ad32ad1edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1013b95ac09a1205ba0528ad32ad1edc">&#9670;&nbsp;</a></span>PDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PDIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Port Data Input Register, offset: 0x10 </p>

</div>
</div>
<a id="gaef77a53fb6962f329978c788b3c1e637" name="gaef77a53fb6962f329978c788b3c1e637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef77a53fb6962f329978c788b3c1e637">&#9670;&nbsp;</a></span>PDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Port Data Output Register, offset: 0x0 </p>

</div>
</div>
<a id="gaa97f1aae59ce6efd1a22b9ca279058f0" name="gaa97f1aae59ce6efd1a22b9ca279058f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa97f1aae59ce6efd1a22b9ca279058f0">&#9670;&nbsp;</a></span>PE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Pin Enable 1 register, offset: 0x0 </p>

</div>
</div>
<a id="ga995e13620d64851a128d6d2e03b6713e" name="ga995e13620d64851a128d6d2e03b6713e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga995e13620d64851a128d6d2e03b6713e">&#9670;&nbsp;</a></span>PE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Pin Enable 2 register, offset: 0x1 </p>

</div>
</div>
<a id="gae66b179d39862bb7d0f8ba9b4c2c58a8" name="gae66b179d39862bb7d0f8ba9b4c2c58a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae66b179d39862bb7d0f8ba9b4c2c58a8">&#9670;&nbsp;</a></span>PE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Pin Enable 3 register, offset: 0x2 </p>

</div>
</div>
<a id="ga7c081e6d23713bc4eec0ab17965a8dff" name="ga7c081e6d23713bc4eec0ab17965a8dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c081e6d23713bc4eec0ab17965a8dff">&#9670;&nbsp;</a></span>PE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Pin Enable 4 register, offset: 0x3 </p>

</div>
</div>
<a id="ga077edc39b83ba91d23059f34a17d48fb" name="ga077edc39b83ba91d23059f34a17d48fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077edc39b83ba91d23059f34a17d48fb">&#9670;&nbsp;</a></span>PERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t PERID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral ID register, offset: 0x0 </p>

</div>
</div>
<a id="ga78f7ac1c9cc55542d3350387c83c5f37" name="ga78f7ac1c9cc55542d3350387c83c5f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78f7ac1c9cc55542d3350387c83c5f37">&#9670;&nbsp;</a></span>PFAPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFAPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Access Protection Register, offset: 0x0 </p>

</div>
</div>
<a id="ga49876565828348d94752e398239ca0b3" name="ga49876565828348d94752e398239ca0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49876565828348d94752e398239ca0b3">&#9670;&nbsp;</a></span>PFB0CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB0CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Bank 0 Control Register, offset: 0x4 </p>

</div>
</div>
<a id="ga71e702d9f9449e9be78f586aa1f86974" name="ga71e702d9f9449e9be78f586aa1f86974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71e702d9f9449e9be78f586aa1f86974">&#9670;&nbsp;</a></span>PFB1CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB1CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Flash Bank 1 Control Register, offset: 0x8 </p>

</div>
</div>
<a id="ga580cd25116c33ee9703cc34f8523ca8b" name="ga580cd25116c33ee9703cc34f8523ca8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga580cd25116c33ee9703cc34f8523ca8b">&#9670;&nbsp;</a></span>PFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART FIFO Parameters, offset: 0x10 </p>

</div>
</div>
<a id="gac25efaaa034049fd39719cfe5b8ef3a0" name="gac25efaaa034049fd39719cfe5b8ef3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25efaaa034049fd39719cfe5b8ef3a0">&#9670;&nbsp;</a></span>PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Plus-Side Gain Register, offset: 0x2C </p>

</div>
</div>
<a id="ga83109858f979abb8e707b989d88d54bf" name="ga83109858f979abb8e707b989d88d54bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83109858f979abb8e707b989d88d54bf">&#9670;&nbsp;</a></span>PID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Process ID register, offset: 0x30 </p>

</div>
</div>
<a id="ga951da47dda3dfe3452e96e494178fad4" name="ga951da47dda3dfe3452e96e494178fad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga951da47dda3dfe3452e96e494178fad4">&#9670;&nbsp;</a></span>PLAMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t PLAMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Crossbar Switch (AXBS) Master Configuration, offset: 0xA </p>

</div>
</div>
<a id="ga59d6723930c0cbfd56a7451ec569b598" name="ga59d6723930c0cbfd56a7451ec569b598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59d6723930c0cbfd56a7451ec569b598">&#9670;&nbsp;</a></span>PLASC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t PLASC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 </p>

</div>
</div>
<a id="ga96fa5644eba54c5bf0a4c5c16ad4f6f7" name="ga96fa5644eba54c5bf0a4c5c16ad4f6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">&#9670;&nbsp;</a></span>PMCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Power Mode Control register, offset: 0x1 </p>

</div>
</div>
<a id="gab80b0e0bb4c1aa3e20de93cee5828603" name="gab80b0e0bb4c1aa3e20de93cee5828603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab80b0e0bb4c1aa3e20de93cee5828603">&#9670;&nbsp;</a></span>PMPROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMPROT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Power Mode Protection register, offset: 0x0 </p>

</div>
</div>
<a id="gad38d8d9691e23bb395d7b9030040693a" name="gad38d8d9691e23bb395d7b9030040693a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38d8d9691e23bb395d7b9030040693a">&#9670;&nbsp;</a></span>PMSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t PMSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Power Mode Status register, offset: 0x3 </p>

</div>
</div>
<a id="gae44cca13adf17daf17265abea2edb710" name="gae44cca13adf17daf17265abea2edb710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44cca13adf17daf17265abea2edb710">&#9670;&nbsp;</a></span>PODLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PODLY[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Pulse-Out n Delay register, array offset: 0x194, array step: 0x4 </p>

</div>
</div>
<a id="gafd7953396f7b3622bc91168b9cfd6aae" name="gafd7953396f7b3622bc91168b9cfd6aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7953396f7b3622bc91168b9cfd6aae">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Pulse-Out n Enable register, offset: 0x190 </p>

</div>
</div>
<a id="ga9037a11797290aef4ac48048c07e2e89" name="ga9037a11797290aef4ac48048c07e2e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9037a11797290aef4ac48048c07e2e89">&#9670;&nbsp;</a></span>POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channels Polarity, offset: 0x70 </p>

</div>
</div>
<a id="ga7adaf881f37145caba5861609765d994" name="ga7adaf881f37145caba5861609765d994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7adaf881f37145caba5861609765d994">&#9670;&nbsp;</a></span>POPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t POPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >POP RX FIFO Register, offset: 0x38 </p>

</div>
</div>
<a id="gae086b2bc67d37e48e34f64d9bc6ba5a2" name="gae086b2bc67d37e48e34f64d9bc6ba5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae086b2bc67d37e48e34f64d9bc6ba5a2">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMT Primary Prescaler Register, offset: 0xA </p>

</div>
</div>
<a id="gac91805542c28a212cea60963b3983981" name="gac91805542c28a212cea60963b3983981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91805542c28a212cea60963b3983981">&#9670;&nbsp;</a></span>PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PRESC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Prescaler register, offset: 0x16 </p>

</div>
</div>
<a id="gad66c30417fba3cdaa46be7ae1ac08ff2" name="gad66c30417fba3cdaa46be7ae1ac08ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66c30417fba3cdaa46be7ae1ac08ff2">&#9670;&nbsp;</a></span>PROCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PROCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Protocol Control register, offset: 0x28 </p>

</div>
</div>
<a id="ga8d30f22766bc0456616fa4f22e3620e1" name="ga8d30f22766bc0456616fa4f22e3620e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d30f22766bc0456616fa4f22e3620e1">&#9670;&nbsp;</a></span>PRS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Priority Registers Slave, array offset: 0x0, array step: 0x100 </p>

</div>
</div>
<a id="ga8d30f22766bc0456616fa4f22e3620e1" name="ga8d30f22766bc0456616fa4f22e3620e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d30f22766bc0456616fa4f22e3620e1">&#9670;&nbsp;</a></span>PRS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Priority Registers Slave, array offset: 0x0, array step: 0x100 </p>

</div>
</div>
<a id="gaa3de0ff8130a446f28bc8bceca15501c" name="gaa3de0ff8130a446f28bc8bceca15501c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3de0ff8130a446f28bc8bceca15501c">&#9670;&nbsp;</a></span>PRSSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PRSSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Present State register, offset: 0x24 </p>

</div>
</div>
<a id="ga3aa2323e3b596f8c9f191acb2ad7f75d" name="ga3aa2323e3b596f8c9f191acb2ad7f75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa2323e3b596f8c9f191acb2ad7f75d">&#9670;&nbsp;</a></span>PSOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PSOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Port Set Output Register, offset: 0x4 </p>

</div>
</div>
<a id="ga909d70d4d88dd6731a07b76a21c8214b" name="ga909d70d4d88dd6731a07b76a21c8214b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga909d70d4d88dd6731a07b76a21c8214b">&#9670;&nbsp;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Low Power Timer Prescale Register, offset: 0x4 </p>

</div>
</div>
<a id="ga1c26bce9144a9606d3f8a60dc750b063" name="ga1c26bce9144a9606d3f8a60dc750b063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c26bce9144a9606d3f8a60dc750b063">&#9670;&nbsp;</a></span>PTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Port Toggle Output Register, offset: 0xC </p>

</div>
</div>
<a id="gad84d20ccbf12eca9317af4e4511033a8" name="gad84d20ccbf12eca9317af4e4511033a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84d20ccbf12eca9317af4e4511033a8">&#9670;&nbsp;</a></span>PUSHR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PUSH TX FIFO Register In Master Mode, offset: 0x34 </p>

</div>
</div>
<a id="gad84d20ccbf12eca9317af4e4511033a8" name="gad84d20ccbf12eca9317af4e4511033a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84d20ccbf12eca9317af4e4511033a8">&#9670;&nbsp;</a></span>PUSHR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PUSH TX FIFO Register In Master Mode, offset: 0x34 </p>

</div>
</div>
<a id="ga8588010724781cfb5aa384b100ca9d7e" name="ga8588010724781cfb5aa384b100ca9d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8588010724781cfb5aa384b100ca9d7e">&#9670;&nbsp;</a></span>PUSHR_SLAVE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PUSH TX FIFO Register In Slave Mode, offset: 0x34 </p>

</div>
</div>
<a id="ga8588010724781cfb5aa384b100ca9d7e" name="ga8588010724781cfb5aa384b100ca9d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8588010724781cfb5aa384b100ca9d7e">&#9670;&nbsp;</a></span>PUSHR_SLAVE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PUSH TX FIFO Register In Slave Mode, offset: 0x34 </p>

</div>
</div>
<a id="ga2181335ca6c317af7217403fd597bb2d" name="ga2181335ca6c317af7217403fd597bb2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2181335ca6c317af7217403fd597bb2d">&#9670;&nbsp;</a></span>PWMLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWMLOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FTM PWM Load, offset: 0x98 </p>

</div>
</div>
<a id="ga9416ddd62b5d7ccea41cb9bb4cd7b29f" name="ga9416ddd62b5d7ccea41cb9bb4cd7b29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9416ddd62b5d7ccea41cb9bb4cd7b29f">&#9670;&nbsp;</a></span>QDCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QDCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Quadrature Decoder Control And Status, offset: 0x80 </p>

</div>
</div>
<a id="ga2d5ff162ed91ca88f1f5ce93926a28a8" name="ga2d5ff162ed91ca88f1f5ce93926a28a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d5ff162ed91ca88f1f5ce93926a28a8">&#9670;&nbsp;</a></span>R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t R[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Data Result Register, array offset: 0x10, array step: 0x4 </p>

</div>
</div>
<a id="gae9dab8ef1aad113e4a4f83a1dc78e357" name="gae9dab8ef1aad113e4a4f83a1dc78e357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dab8ef1aad113e4a4f83a1dc78e357">&#9670;&nbsp;</a></span>RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Range Address register, offset: 0x7 </p>

</div>
</div>
<a id="ga600feb14b73fe63772d050bfb7517ee0" name="ga600feb14b73fe63772d050bfb7517ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600feb14b73fe63772d050bfb7517ee0">&#9670;&nbsp;</a></span>RACC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RACC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive Accelerator Function Configuration, offset: 0x1C4 </p>

</div>
</div>
<a id="ga83523d7434c7bef3ac1894cb81a9f4b5" name="ga83523d7434c7bef3ac1894cb81a9f4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83523d7434c7bef3ac1894cb81a9f4b5">&#9670;&nbsp;</a></span>RADR_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t RADR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 </p>

</div>
</div>
<a id="ga172165899909ca47b7d966c1e24b30a2" name="ga172165899909ca47b7d966c1e24b30a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172165899909ca47b7d966c1e24b30a2">&#9670;&nbsp;</a></span>RADR_CAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t RADR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Accumulator register - Reverse and Add to Register command, offset: 0x904 </p>

</div>
</div>
<a id="ga9042ac788b844d1e2675bf69dac6f8b6" name="ga9042ac788b844d1e2675bf69dac6f8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9042ac788b844d1e2675bf69dac6f8b6">&#9670;&nbsp;</a></span>RADR_CASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t RADR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register - Reverse and Add to Register command, offset: 0x900 </p>

</div>
</div>
<a id="ga0f6b49bfc3852683aa0aad71ac04a16e" name="ga0f6b49bfc3852683aa0aad71ac04a16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f6b49bfc3852683aa0aad71ac04a16e">&#9670;&nbsp;</a></span>RAEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Almost Empty Threshold, offset: 0x198 </p>

</div>
</div>
<a id="gacedabff5ab54259a941c628f14d49425" name="gacedabff5ab54259a941c628f14d49425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacedabff5ab54259a941c628f14d49425">&#9670;&nbsp;</a></span>RAFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Almost Full Threshold, offset: 0x19C </p>

</div>
</div>
<a id="gaa3bf8166b9c18e747652c1cb489a54ad" name="gaa3bf8166b9c18e747652c1cb489a54ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3bf8166b9c18e747652c1cb489a54ad">&#9670;&nbsp;</a></span>RAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Read Access Register, offset: 0x804 </p>

</div>
</div>
<a id="gae5670233e71dda04d5b3a4ccbfdd9cc1" name="gae5670233e71dda04d5b3a4ccbfdd9cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5670233e71dda04d5b3a4ccbfdd9cc1">&#9670;&nbsp;</a></span>RCFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t RCFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART FIFO Receive Count, offset: 0x16 </p>

</div>
</div>
<a id="gaa1b1b7107fcf35abe39d20f5dfc230ee" name="gaa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&nbsp;</a></span>RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive Control Register, offset: 0x84 </p>

</div>
</div>
<a id="ga578197fc638ed6de2a5d613f5990b271" name="ga578197fc638ed6de2a5d613f5990b271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga578197fc638ed6de2a5d613f5990b271">&#9670;&nbsp;</a></span>RCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive Configuration 1 Register, offset: 0x84 </p>

</div>
</div>
<a id="ga9560604d875c42e73b93cb4633d13485" name="ga9560604d875c42e73b93cb4633d13485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9560604d875c42e73b93cb4633d13485">&#9670;&nbsp;</a></span>RCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive Configuration 2 Register, offset: 0x88 </p>

</div>
</div>
<a id="gaf7349cdff6c10c51c1121cb773a4c66f" name="gaf7349cdff6c10c51c1121cb773a4c66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7349cdff6c10c51c1121cb773a4c66f">&#9670;&nbsp;</a></span>RCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive Configuration 3 Register, offset: 0x8C </p>

</div>
</div>
<a id="ga2759578aeb0559bb082711fb098cab86" name="ga2759578aeb0559bb082711fb098cab86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2759578aeb0559bb082711fb098cab86">&#9670;&nbsp;</a></span>RCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive Configuration 4 Register, offset: 0x90 </p>

</div>
</div>
<a id="gada7710d759d7acf10943abc061455f3d" name="gada7710d759d7acf10943abc061455f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada7710d759d7acf10943abc061455f3d">&#9670;&nbsp;</a></span>RCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive Configuration 5 Register, offset: 0x94 </p>

</div>
</div>
<a id="ga4bd87e1ea284e1d076f3578a2baaf46f" name="ga4bd87e1ea284e1d076f3578a2baaf46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd87e1ea284e1d076f3578a2baaf46f">&#9670;&nbsp;</a></span>RCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive Control Register, offset: 0x80 </p>

</div>
</div>
<a id="ga599e1eea91be0c79d3cae22017eaab71" name="ga599e1eea91be0c79d3cae22017eaab71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599e1eea91be0c79d3cae22017eaab71">&#9670;&nbsp;</a></span>RDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive Descriptor Active Register, offset: 0x10 </p>

</div>
</div>
<a id="gaa97af36158211310136147fda0520b5e" name="gaa97af36158211310136147fda0520b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa97af36158211310136147fda0520b5e">&#9670;&nbsp;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RDR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive Data Register, array offset: 0xA0, array step: 0x4 </p>

</div>
</div>
<a id="ga7eda4bf49994b05a251b0912e8da1dab" name="ga7eda4bf49994b05a251b0912e8da1dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eda4bf49994b05a251b0912e8da1dab">&#9670;&nbsp;</a></span>RDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive Descriptor Ring Start Register, offset: 0x180 </p>

</div>
</div>
<a id="gad6e11b03f76f4f5c7f7af63c6adf72ef" name="gad6e11b03f76f4f5c7f7af63c6adf72ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e11b03f76f4f5c7f7af63c6adf72ef">&#9670;&nbsp;</a></span>REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t REFRESH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Refresh register, offset: 0xC </p>

</div>
</div>
<a id="gad1d411f494430b8bfb7e89e78efd49be" name="gad1d411f494430b8bfb7e89e78efd49be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1d411f494430b8bfb7e89e78efd49be">&#9670;&nbsp;</a></span>REG <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Register file register, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="gad1d411f494430b8bfb7e89e78efd49be" name="gad1d411f494430b8bfb7e89e78efd49be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1d411f494430b8bfb7e89e78efd49be">&#9670;&nbsp;</a></span>REG <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VBAT register file register, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="gac2fc2acedfe2248d41dfbaaccd2a582e" name="gac2fc2acedfe2248d41dfbaaccd2a582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2fc2acedfe2248d41dfbaaccd2a582e">&#9670;&nbsp;</a></span>REGSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t REGSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Regulator Status And Control register, offset: 0x2 </p>

</div>
</div>
<a id="gaf18bafaac3b2ce682652a0ce35d863c5" name="gaf18bafaac3b2ce682652a0ce35d863c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18bafaac3b2ce682652a0ce35d863c5">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[1/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga144e7a888c9f93089fd78220bc77af8b" name="ga144e7a888c9f93089fd78220bc77af8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144e7a888c9f93089fd78220bc77af8b">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[2/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf18bafaac3b2ce682652a0ce35d863c5" name="gaf18bafaac3b2ce682652a0ce35d863c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18bafaac3b2ce682652a0ce35d863c5">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[3/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4be6979b69000068ac5203085d425825" name="ga4be6979b69000068ac5203085d425825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be6979b69000068ac5203085d425825">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[4/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4be6979b69000068ac5203085d425825" name="ga4be6979b69000068ac5203085d425825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be6979b69000068ac5203085d425825">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[5/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5222eec51632c0f88eb2a3d0ec01bf2" name="gaf5222eec51632c0f88eb2a3d0ec01bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5222eec51632c0f88eb2a3d0ec01bf2">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[6/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[2016]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga466296441eef561a0b5b1146e008a92c" name="ga466296441eef561a0b5b1146e008a92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga466296441eef561a0b5b1146e008a92c">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[7/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[2048]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4371fac6e68ff762b0c76c55ade6b91" name="gaf4371fac6e68ff762b0c76c55ade6b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4371fac6e68ff762b0c76c55ade6b91">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[8/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[244]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33a1c574e559dc57bb2fc28166bf6341" name="ga33a1c574e559dc57bb2fc28166bf6341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a1c574e559dc57bb2fc28166bf6341">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[9/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33a1c574e559dc57bb2fc28166bf6341" name="ga33a1c574e559dc57bb2fc28166bf6341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a1c574e559dc57bb2fc28166bf6341">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[10/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac9256575be36cd190e28da6992eb9b3" name="gaac9256575be36cd190e28da6992eb9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac9256575be36cd190e28da6992eb9b3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[11/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33a1c574e559dc57bb2fc28166bf6341" name="ga33a1c574e559dc57bb2fc28166bf6341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a1c574e559dc57bb2fc28166bf6341">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[12/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8a05a5b3da78aef59223205ee54c22b5" name="ga8a05a5b3da78aef59223205ee54c22b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a05a5b3da78aef59223205ee54c22b5">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[13/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[252]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc36545658b11a98b00c51de3a3c5d42" name="gabc36545658b11a98b00c51de3a3c5d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc36545658b11a98b00c51de3a3c5d42">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[14/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d386ff4b328960f430b4c63f61423fa" name="ga1d386ff4b328960f430b4c63f61423fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d386ff4b328960f430b4c63f61423fa">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[15/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d386ff4b328960f430b4c63f61423fa" name="ga1d386ff4b328960f430b4c63f61423fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d386ff4b328960f430b4c63f61423fa">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[16/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d02c9345b2d39c945c905d46077a0ec" name="ga6d02c9345b2d39c945c905d46077a0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d02c9345b2d39c945c905d46077a0ec">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[17/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d02c9345b2d39c945c905d46077a0ec" name="ga6d02c9345b2d39c945c905d46077a0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d02c9345b2d39c945c905d46077a0ec">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[18/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d02c9345b2d39c945c905d46077a0ec" name="ga6d02c9345b2d39c945c905d46077a0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d02c9345b2d39c945c905d46077a0ec">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[19/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d02c9345b2d39c945c905d46077a0ec" name="ga6d02c9345b2d39c945c905d46077a0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d02c9345b2d39c945c905d46077a0ec">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[20/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae7904b8fe3af1def40d58c2ca8123e44" name="gae7904b8fe3af1def40d58c2ca8123e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7904b8fe3af1def40d58c2ca8123e44">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[21/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4092]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3" name="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[22/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3" name="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[23/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3" name="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[24/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3" name="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[25/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3" name="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[26/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71277aaa40be4473ac2521981f273bd3" name="ga71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[27/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5b3e978eb3ceb8a2aadaeeab28db00b" name="gab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[28/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5b3e978eb3ceb8a2aadaeeab28db00b" name="gab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[29/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5b3e978eb3ceb8a2aadaeeab28db00b" name="gab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0 <span class="overload">[30/30]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30320ad485493928a2f7198e40227043" name="ga30320ad485493928a2f7198e40227043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30320ad485493928a2f7198e40227043">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[1/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[100]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga751eb9bad252d2a0d98a9d0f0c8ae7d4" name="ga751eb9bad252d2a0d98a9d0f0c8ae7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751eb9bad252d2a0d98a9d0f0c8ae7d4">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[2/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga751eb9bad252d2a0d98a9d0f0c8ae7d4" name="ga751eb9bad252d2a0d98a9d0f0c8ae7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751eb9bad252d2a0d98a9d0f0c8ae7d4">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[3/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b49646d4f332d1141142fea1e0bd93a" name="ga2b49646d4f332d1141142fea1e0bd93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b49646d4f332d1141142fea1e0bd93a">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[4/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[192]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83b2d6f5756a9b0aa609216190380d5f" name="ga83b2d6f5756a9b0aa609216190380d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b2d6f5756a9b0aa609216190380d5f">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[5/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83b2d6f5756a9b0aa609216190380d5f" name="ga83b2d6f5756a9b0aa609216190380d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b2d6f5756a9b0aa609216190380d5f">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[6/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83b2d6f5756a9b0aa609216190380d5f" name="ga83b2d6f5756a9b0aa609216190380d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b2d6f5756a9b0aa609216190380d5f">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[7/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c4bd80405f38ccb35aaefc0f779684a" name="ga7c4bd80405f38ccb35aaefc0f779684a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4bd80405f38ccb35aaefc0f779684a">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[8/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5d62f7537cb7fff3930a3b62418fce4" name="gaf5d62f7537cb7fff3930a3b62418fce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5d62f7537cb7fff3930a3b62418fce4">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[9/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[236]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc2dc38106b6ab2d3320e9269cd05504" name="gabc2dc38106b6ab2d3320e9269cd05504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2dc38106b6ab2d3320e9269cd05504">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[10/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53762b5329df1577d65fb443ec732a11" name="ga53762b5329df1577d65fb443ec732a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53762b5329df1577d65fb443ec732a11">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[11/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53762b5329df1577d65fb443ec732a11" name="ga53762b5329df1577d65fb443ec732a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53762b5329df1577d65fb443ec732a11">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[12/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga110c7cdc6ff066e67353a119359731f2" name="ga110c7cdc6ff066e67353a119359731f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110c7cdc6ff066e67353a119359731f2">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[13/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8920d7bfe319ce3f5af958ad4c8f2cca" name="ga8920d7bfe319ce3f5af958ad4c8f2cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8920d7bfe319ce3f5af958ad4c8f2cca">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[14/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad8a834e9c0be4b8a1f57679868c10f2d" name="gad8a834e9c0be4b8a1f57679868c10f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8a834e9c0be4b8a1f57679868c10f2d">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[15/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[48]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885" name="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[16/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885" name="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[17/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885" name="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[18/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga422ac2beba1cc5c797380d1c5832b885" name="ga422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[19/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed973faccea151edaf3bdaa2664da441" name="gaed973faccea151edaf3bdaa2664da441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed973faccea151edaf3bdaa2664da441">&#9670;&nbsp;</a></span>RESERVED_1 <span class="overload">[20/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[968]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0db623c4034ae906a2590d0ad4b9dcc9" name="ga0db623c4034ae906a2590d0ad4b9dcc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db623c4034ae906a2590d0ad4b9dcc9">&#9670;&nbsp;</a></span>RESERVED_10 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_10[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2f7b081f7b017963765b3b77e7211da" name="gac2f7b081f7b017963765b3b77e7211da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f7b081f7b017963765b3b77e7211da">&#9670;&nbsp;</a></span>RESERVED_10 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_10[56]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade5b57b27f61c17492288127d23b8586" name="gade5b57b27f61c17492288127d23b8586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5b57b27f61c17492288127d23b8586">&#9670;&nbsp;</a></span>RESERVED_11 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_11[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c8ba5d1f4665648e9d202bb51a8a712" name="ga0c8ba5d1f4665648e9d202bb51a8a712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c8ba5d1f4665648e9d202bb51a8a712">&#9670;&nbsp;</a></span>RESERVED_11 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_11[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25415f08b1c72e5eb7e9df0accbc647e" name="ga25415f08b1c72e5eb7e9df0accbc647e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25415f08b1c72e5eb7e9df0accbc647e">&#9670;&nbsp;</a></span>RESERVED_12 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_12[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8bcfbb17f5c9418441c1998b58fe61bf" name="ga8bcfbb17f5c9418441c1998b58fe61bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bcfbb17f5c9418441c1998b58fe61bf">&#9670;&nbsp;</a></span>RESERVED_12 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_12[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga92854cf727a032a192888fd92932deec" name="ga92854cf727a032a192888fd92932deec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92854cf727a032a192888fd92932deec">&#9670;&nbsp;</a></span>RESERVED_13 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_13[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4d674d6ab98823edf86eeec41445834" name="gaf4d674d6ab98823edf86eeec41445834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d674d6ab98823edf86eeec41445834">&#9670;&nbsp;</a></span>RESERVED_13 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_13[60]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacad0f574453da7955f80d4a5dbf4663e" name="gacad0f574453da7955f80d4a5dbf4663e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad0f574453da7955f80d4a5dbf4663e">&#9670;&nbsp;</a></span>RESERVED_14 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_14[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0943ae88ae0698acdb00a67d1893aef5" name="ga0943ae88ae0698acdb00a67d1893aef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0943ae88ae0698acdb00a67d1893aef5">&#9670;&nbsp;</a></span>RESERVED_14 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_14[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga115b799187006fc5de8eb06f8d42b9bb" name="ga115b799187006fc5de8eb06f8d42b9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga115b799187006fc5de8eb06f8d42b9bb">&#9670;&nbsp;</a></span>RESERVED_15 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_15[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga85af68e1546357d066381983ecd827d0" name="ga85af68e1546357d066381983ecd827d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85af68e1546357d066381983ecd827d0">&#9670;&nbsp;</a></span>RESERVED_15 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_15[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97f8c9ba8db74b4d14e28350623b3297" name="ga97f8c9ba8db74b4d14e28350623b3297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f8c9ba8db74b4d14e28350623b3297">&#9670;&nbsp;</a></span>RESERVED_16 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_16[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b1433abf0bec8b6193215357e46a446" name="ga4b1433abf0bec8b6193215357e46a446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1433abf0bec8b6193215357e46a446">&#9670;&nbsp;</a></span>RESERVED_16 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_16[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga14ad2e574cba9d9c7e8cbaa4e5a078b6" name="ga14ad2e574cba9d9c7e8cbaa4e5a078b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ad2e574cba9d9c7e8cbaa4e5a078b6">&#9670;&nbsp;</a></span>RESERVED_17 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_17[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8956946025a75febd1810e01fe51f80e" name="ga8956946025a75febd1810e01fe51f80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8956946025a75febd1810e01fe51f80e">&#9670;&nbsp;</a></span>RESERVED_17 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_17[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga756a30817dd0820a87e6e6577eb0fc4a" name="ga756a30817dd0820a87e6e6577eb0fc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756a30817dd0820a87e6e6577eb0fc4a">&#9670;&nbsp;</a></span>RESERVED_18 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_18[284]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae5ed9af52b1a25b9ee9a4938a2b2ca3a" name="gae5ed9af52b1a25b9ee9a4938a2b2ca3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ed9af52b1a25b9ee9a4938a2b2ca3a">&#9670;&nbsp;</a></span>RESERVED_18 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_18[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabda59b9594c175e7b2b7ba3b2298b599" name="gabda59b9594c175e7b2b7ba3b2298b599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabda59b9594c175e7b2b7ba3b2298b599">&#9670;&nbsp;</a></span>RESERVED_19 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_19[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d9039fdfc2de61c8840616585d6f8c1" name="ga6d9039fdfc2de61c8840616585d6f8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d9039fdfc2de61c8840616585d6f8c1">&#9670;&nbsp;</a></span>RESERVED_19 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_19[488]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e60525cb6cf392df908d0e076003558" name="ga2e60525cb6cf392df908d0e076003558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e60525cb6cf392df908d0e076003558">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[1/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga290262cc4edb96ebeefaae3da3cda0d7" name="ga290262cc4edb96ebeefaae3da3cda0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290262cc4edb96ebeefaae3da3cda0d7">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[2/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac602b4f02cf3d5e8d341cd9f7afc343e" name="gac602b4f02cf3d5e8d341cd9f7afc343e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac602b4f02cf3d5e8d341cd9f7afc343e">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[3/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9d0b1e93a23f2a1a4399b7dc8ca3f00" name="gaa9d0b1e93a23f2a1a4399b7dc8ca3f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9d0b1e93a23f2a1a4399b7dc8ca3f00">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[4/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f91643603313549f066d2f445fbe58b" name="ga6f91643603313549f066d2f445fbe58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f91643603313549f066d2f445fbe58b">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[5/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[252]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76a9ec2331c09e8e213dfb169fbac870" name="ga76a9ec2331c09e8e213dfb169fbac870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76a9ec2331c09e8e213dfb169fbac870">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[6/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad7de7b234e4846024bdeb9198f89edba" name="gad7de7b234e4846024bdeb9198f89edba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7de7b234e4846024bdeb9198f89edba">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[7/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[48]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc19a07675d1806592b3ed4a92f91e1c" name="gacc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[8/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc19a07675d1806592b3ed4a92f91e1c" name="gacc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[9/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc19a07675d1806592b3ed4a92f91e1c" name="gacc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[10/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e23711e9e444e5d829041e531103d74" name="ga1e23711e9e444e5d829041e531103d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e23711e9e444e5d829041e531103d74">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[11/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[52]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91ced9af85b6245589cbf0d6688d5ad8" name="ga91ced9af85b6245589cbf0d6688d5ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91ced9af85b6245589cbf0d6688d5ad8">&#9670;&nbsp;</a></span>RESERVED_2 <span class="overload">[12/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[832]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga263b76687b296e92811dda9e8051c708" name="ga263b76687b296e92811dda9e8051c708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga263b76687b296e92811dda9e8051c708">&#9670;&nbsp;</a></span>RESERVED_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_20[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b77a54e00f92e751d8361dbfa0af382" name="ga4b77a54e00f92e751d8361dbfa0af382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b77a54e00f92e751d8361dbfa0af382">&#9670;&nbsp;</a></span>RESERVED_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_21[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga16bcb91413a3db4481d7d500e8e6f82b" name="ga16bcb91413a3db4481d7d500e8e6f82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16bcb91413a3db4481d7d500e8e6f82b">&#9670;&nbsp;</a></span>RESERVED_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_22[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga88d2f4b5276717d52836ada8b48997cf" name="ga88d2f4b5276717d52836ada8b48997cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d2f4b5276717d52836ada8b48997cf">&#9670;&nbsp;</a></span>RESERVED_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_23[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d696ac9cc19fd1715dfaa4d8b0871ae" name="ga3d696ac9cc19fd1715dfaa4d8b0871ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d696ac9cc19fd1715dfaa4d8b0871ae">&#9670;&nbsp;</a></span>RESERVED_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_24[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaad6d5cb712dabba62eea5adf66b4f58e" name="gaad6d5cb712dabba62eea5adf66b4f58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6d5cb712dabba62eea5adf66b4f58e">&#9670;&nbsp;</a></span>RESERVED_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_25[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga156410ff21a5fb0c8378dd1778a91cc9" name="ga156410ff21a5fb0c8378dd1778a91cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga156410ff21a5fb0c8378dd1778a91cc9">&#9670;&nbsp;</a></span>RESERVED_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_26[43]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a68d7345f63f9bfd5d11ff07db64d88" name="ga0a68d7345f63f9bfd5d11ff07db64d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a68d7345f63f9bfd5d11ff07db64d88">&#9670;&nbsp;</a></span>RESERVED_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_27[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6678449777d6b957055fdfa2a8668db7" name="ga6678449777d6b957055fdfa2a8668db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6678449777d6b957055fdfa2a8668db7">&#9670;&nbsp;</a></span>RESERVED_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_28[23]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c5f07c0d51983920ebca05f9e650883" name="ga6c5f07c0d51983920ebca05f9e650883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c5f07c0d51983920ebca05f9e650883">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadafb614304cc42f044f8f558a5b9b340" name="gadafb614304cc42f044f8f558a5b9b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadafb614304cc42f044f8f558a5b9b340">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6f7bcb4c19541862a0ea955208a38f2" name="gae6f7bcb4c19541862a0ea955208a38f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6f7bcb4c19541862a0ea955208a38f2">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[252]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4a10ace4c244776c53d30a60206c08b" name="gaa4a10ace4c244776c53d30a60206c08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a10ace4c244776c53d30a60206c08b">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2a68f89086ca788e9123a2281decfe22" name="ga2a68f89086ca788e9123a2281decfe22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a68f89086ca788e9123a2281decfe22">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e4cf360c8569570721315e4ec5efee5" name="ga2e4cf360c8569570721315e4ec5efee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4cf360c8569570721315e4ec5efee5">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86684537b595133db57a7bcc73843d2a" name="ga86684537b595133db57a7bcc73843d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86684537b595133db57a7bcc73843d2a">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86684537b595133db57a7bcc73843d2a" name="ga86684537b595133db57a7bcc73843d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86684537b595133db57a7bcc73843d2a">&#9670;&nbsp;</a></span>RESERVED_3 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga269f43b5f47b1d3dadb76a9bb547eb2c" name="ga269f43b5f47b1d3dadb76a9bb547eb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269f43b5f47b1d3dadb76a9bb547eb2c">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[252]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga28abdcb21be439741a5d93fd91acff26" name="ga28abdcb21be439741a5d93fd91acff26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28abdcb21be439741a5d93fd91acff26">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22ca61cf43a11168ba32640820999621" name="ga22ca61cf43a11168ba32640820999621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ca61cf43a11168ba32640820999621">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3109898e317e51e909c069ce9e83d7be" name="ga3109898e317e51e909c069ce9e83d7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3109898e317e51e909c069ce9e83d7be">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[48]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ea8e8615e2c3fed17a661c8b53db8a9" name="ga6ea8e8615e2c3fed17a661c8b53db8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea8e8615e2c3fed17a661c8b53db8a9">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2739c72b0603dfc566d2ace64eb4aba" name="gae2739c72b0603dfc566d2ace64eb4aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2739c72b0603dfc566d2ace64eb4aba">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[84]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71033e44d51c3ca5bd7d938bf1685d47" name="ga71033e44d51c3ca5bd7d938bf1685d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71033e44d51c3ca5bd7d938bf1685d47">&#9670;&nbsp;</a></span>RESERVED_4 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e4f40ea0c686c93942d705bcbbdcc98" name="ga9e4f40ea0c686c93942d705bcbbdcc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e4f40ea0c686c93942d705bcbbdcc98">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[1792]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae08518891cb5153b83d67e6933cd96ff" name="gae08518891cb5153b83d67e6933cd96ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08518891cb5153b83d67e6933cd96ff">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[200]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9610bff148407bb0bb1979e0e7c9263a" name="ga9610bff148407bb0bb1979e0e7c9263a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9610bff148407bb0bb1979e0e7c9263a">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf405456524d9a896032b2d5360a1b7e" name="gaaf405456524d9a896032b2d5360a1b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf405456524d9a896032b2d5360a1b7e">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac434c3049fc8beb09dd04d55973be5a5" name="gac434c3049fc8beb09dd04d55973be5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac434c3049fc8beb09dd04d55973be5a5">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[252]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac994386404e26f26f6bd1d6a01d17825" name="gac994386404e26f26f6bd1d6a01d17825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac994386404e26f26f6bd1d6a01d17825">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e87bdf948b19c8681f1f83ee5a8c000" name="ga9e87bdf948b19c8681f1f83ee5a8c000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e87bdf948b19c8681f1f83ee5a8c000">&#9670;&nbsp;</a></span>RESERVED_5 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ba5060aa714d2b81fe98e158a77524e" name="ga7ba5060aa714d2b81fe98e158a77524e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ba5060aa714d2b81fe98e158a77524e">&#9670;&nbsp;</a></span>RESERVED_6 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8cafc46e436960561298a1760b00c183" name="ga8cafc46e436960561298a1760b00c183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cafc46e436960561298a1760b00c183">&#9670;&nbsp;</a></span>RESERVED_6 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[276]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga222a688bd3bb82670d021b03aef88679" name="ga222a688bd3bb82670d021b03aef88679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga222a688bd3bb82670d021b03aef88679">&#9670;&nbsp;</a></span>RESERVED_6 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[3824]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae0b71ab9559e72dc3679ec091756e67b" name="gae0b71ab9559e72dc3679ec091756e67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0b71ab9559e72dc3679ec091756e67b">&#9670;&nbsp;</a></span>RESERVED_6 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa254b15c18f852d005da907e52a50c25" name="gaa254b15c18f852d005da907e52a50c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa254b15c18f852d005da907e52a50c25">&#9670;&nbsp;</a></span>RESERVED_6 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[60]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a67a27505bd4086d8923203f3b0e865" name="ga7a67a27505bd4086d8923203f3b0e865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a67a27505bd4086d8923203f3b0e865">&#9670;&nbsp;</a></span>RESERVED_7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f61329171a8b4d554f60e46471ef6e7" name="ga8f61329171a8b4d554f60e46471ef6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f61329171a8b4d554f60e46471ef6e7">&#9670;&nbsp;</a></span>RESERVED_7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f61329171a8b4d554f60e46471ef6e7" name="ga8f61329171a8b4d554f60e46471ef6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f61329171a8b4d554f60e46471ef6e7">&#9670;&nbsp;</a></span>RESERVED_7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb2dfc39c8b07c9be26576a181da1af4" name="gaeb2dfc39c8b07c9be26576a181da1af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2dfc39c8b07c9be26576a181da1af4">&#9670;&nbsp;</a></span>RESERVED_7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[99]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5876421d4a610aa1ec8c55142a7d131f" name="ga5876421d4a610aa1ec8c55142a7d131f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5876421d4a610aa1ec8c55142a7d131f">&#9670;&nbsp;</a></span>RESERVED_8 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_8[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae966cab4db7c6918819d94b5d86b724c" name="gae966cab4db7c6918819d94b5d86b724c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae966cab4db7c6918819d94b5d86b724c">&#9670;&nbsp;</a></span>RESERVED_8 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_8[40]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf7aaeb486c85a458f5ce129f0d3efde9" name="gaf7aaeb486c85a458f5ce129f0d3efde9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7aaeb486c85a458f5ce129f0d3efde9">&#9670;&nbsp;</a></span>RESERVED_9 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_9[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae729f0fe5f746293938b5fe9cf4006fa" name="gae729f0fe5f746293938b5fe9cf4006fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae729f0fe5f746293938b5fe9cf4006fa">&#9670;&nbsp;</a></span>RESERVED_9 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_9[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9131f08aa5a24b8c9ef95d51f62810de" name="ga9131f08aa5a24b8c9ef95d51f62810de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9131f08aa5a24b8c9ef95d51f62810de">&#9670;&nbsp;</a></span>REV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t REV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Peripheral Revision register, offset: 0x8 </p>

</div>
</div>
<a id="ga210275a17eb72f5b784d3cbf55217661" name="ga210275a17eb72f5b784d3cbf55217661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210275a17eb72f5b784d3cbf55217661">&#9670;&nbsp;</a></span>RFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 </p>

</div>
</div>
<a id="ga361969cc7784783c8fabc39826ef8afb" name="ga361969cc7784783c8fabc39826ef8afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361969cc7784783c8fabc39826ef8afb">&#9670;&nbsp;</a></span>RGDAAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 </p>

</div>
</div>
<a id="ga6459c121962efde5c35d444d3dce19c7" name="ga6459c121962efde5c35d444d3dce19c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6459c121962efde5c35d444d3dce19c7">&#9670;&nbsp;</a></span>RMON_R_BC_PKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_BC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Broadcast Packets Statistic Register, offset: 0x288 </p>

</div>
</div>
<a id="ga98acbbbfee54ea1c4761ee5951e2d126" name="ga98acbbbfee54ea1c4761ee5951e2d126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98acbbbfee54ea1c4761ee5951e2d126">&#9670;&nbsp;</a></span>RMON_R_CRC_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_CRC_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 </p>

</div>
</div>
<a id="gaee35958691ebf65df297df51e831818e" name="gaee35958691ebf65df297df51e831818e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee35958691ebf65df297df51e831818e">&#9670;&nbsp;</a></span>RMON_R_FRAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_FRAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C </p>

</div>
</div>
<a id="gaab2ebadf7930c35c12988b9fe13d5717" name="gaab2ebadf7930c35c12988b9fe13d5717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab2ebadf7930c35c12988b9fe13d5717">&#9670;&nbsp;</a></span>RMON_R_JAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_JAB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 </p>

</div>
</div>
<a id="ga73f455f86576de6c6f8bc81fd55f1ccc" name="ga73f455f86576de6c6f8bc81fd55f1ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73f455f86576de6c6f8bc81fd55f1ccc">&#9670;&nbsp;</a></span>RMON_R_MC_PKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_MC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Multicast Packets Statistic Register, offset: 0x28C </p>

</div>
</div>
<a id="ga0bdaf564c0d4534a985a8dc0fd40febf" name="ga0bdaf564c0d4534a985a8dc0fd40febf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bdaf564c0d4534a985a8dc0fd40febf">&#9670;&nbsp;</a></span>RMON_R_OCTETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_OCTETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Octets Statistic Register, offset: 0x2C4 </p>

</div>
</div>
<a id="ga2c290a5355b4926b7474f6182a307ac5" name="ga2c290a5355b4926b7474f6182a307ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c290a5355b4926b7474f6182a307ac5">&#9670;&nbsp;</a></span>RMON_R_OVERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_OVERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 </p>

</div>
</div>
<a id="gaf34a91d827363118fe9b09dff356fc40" name="gaf34a91d827363118fe9b09dff356fc40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf34a91d827363118fe9b09dff356fc40">&#9670;&nbsp;</a></span>RMON_R_P1024TO2047</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P1024TO2047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC </p>

</div>
</div>
<a id="ga292f0125073f649729d64219c1d7dc52" name="ga292f0125073f649729d64219c1d7dc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292f0125073f649729d64219c1d7dc52">&#9670;&nbsp;</a></span>RMON_R_P128TO255</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P128TO255</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 </p>

</div>
</div>
<a id="ga58322abf0730d2787f99f25acb9560c6" name="ga58322abf0730d2787f99f25acb9560c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58322abf0730d2787f99f25acb9560c6">&#9670;&nbsp;</a></span>RMON_R_P256TO511</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P256TO511</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 </p>

</div>
</div>
<a id="gaf77be1e3f50ad88ef065ae705921e078" name="gaf77be1e3f50ad88ef065ae705921e078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf77be1e3f50ad88ef065ae705921e078">&#9670;&nbsp;</a></span>RMON_R_P512TO1023</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P512TO1023</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 </p>

</div>
</div>
<a id="ga7734364705f07e224edb096017ec3ec2" name="ga7734364705f07e224edb096017ec3ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7734364705f07e224edb096017ec3ec2">&#9670;&nbsp;</a></span>RMON_R_P64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx 64-Byte Packets Statistic Register, offset: 0x2A8 </p>

</div>
</div>
<a id="ga52905aa4385d66a0c9d843c7bef57da5" name="ga52905aa4385d66a0c9d843c7bef57da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52905aa4385d66a0c9d843c7bef57da5">&#9670;&nbsp;</a></span>RMON_R_P65TO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P65TO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC </p>

</div>
</div>
<a id="gaca835ef3ce11b8556e13ce28f2ddbb3a" name="gaca835ef3ce11b8556e13ce28f2ddbb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca835ef3ce11b8556e13ce28f2ddbb3a">&#9670;&nbsp;</a></span>RMON_R_P_GTE2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P_GTE2048</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 </p>

</div>
</div>
<a id="ga56f6d97274f93f49b3fe6ea36b02e936" name="ga56f6d97274f93f49b3fe6ea36b02e936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f6d97274f93f49b3fe6ea36b02e936">&#9670;&nbsp;</a></span>RMON_R_PACKETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_PACKETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Packet Count Statistic Register, offset: 0x284 </p>

</div>
</div>
<a id="gad97d01d705241a209ef718530e148ff8" name="gad97d01d705241a209ef718530e148ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97d01d705241a209ef718530e148ff8">&#9670;&nbsp;</a></span>RMON_R_UNDERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_UNDERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 </p>

</div>
</div>
<a id="ga2515be4fc15d5a32d6919fddb7f4715e" name="ga2515be4fc15d5a32d6919fddb7f4715e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2515be4fc15d5a32d6919fddb7f4715e">&#9670;&nbsp;</a></span>RMON_T_BC_PKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_BC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Broadcast Packets Statistic Register, offset: 0x208 </p>

</div>
</div>
<a id="gaeb3c90dd51644caef781d9bfe024cc34" name="gaeb3c90dd51644caef781d9bfe024cc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb3c90dd51644caef781d9bfe024cc34">&#9670;&nbsp;</a></span>RMON_T_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_COL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Collision Count Statistic Register, offset: 0x224 </p>

</div>
</div>
<a id="ga6c0a8e6e64ee686299b43b4f27a536ee" name="ga6c0a8e6e64ee686299b43b4f27a536ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c0a8e6e64ee686299b43b4f27a536ee">&#9670;&nbsp;</a></span>RMON_T_CRC_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_CRC_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 </p>

</div>
</div>
<a id="ga43ff03080792022c5185c36be6c1a3c5" name="ga43ff03080792022c5185c36be6c1a3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43ff03080792022c5185c36be6c1a3c5">&#9670;&nbsp;</a></span>RMON_T_FRAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_FRAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C </p>

</div>
</div>
<a id="gaf9bf25576c07f0aa60ecc4e22abd8221" name="gaf9bf25576c07f0aa60ecc4e22abd8221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9bf25576c07f0aa60ecc4e22abd8221">&#9670;&nbsp;</a></span>RMON_T_JAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_JAB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 </p>

</div>
</div>
<a id="ga0ad31fd558803b36545551f51cd5ad48" name="ga0ad31fd558803b36545551f51cd5ad48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ad31fd558803b36545551f51cd5ad48">&#9670;&nbsp;</a></span>RMON_T_MC_PKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_MC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Multicast Packets Statistic Register, offset: 0x20C </p>

</div>
</div>
<a id="gaa4c2d440cda7c77793260d588ac6c915" name="gaa4c2d440cda7c77793260d588ac6c915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c2d440cda7c77793260d588ac6c915">&#9670;&nbsp;</a></span>RMON_T_OCTETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_OCTETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Octets Statistic Register, offset: 0x244 </p>

</div>
</div>
<a id="gaed13287b0e5f9fa24d990f98215852db" name="gaed13287b0e5f9fa24d990f98215852db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed13287b0e5f9fa24d990f98215852db">&#9670;&nbsp;</a></span>RMON_T_OVERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_OVERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 </p>

</div>
</div>
<a id="ga0e2ad1f67bcf39cf401b641b78efb860" name="ga0e2ad1f67bcf39cf401b641b78efb860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2ad1f67bcf39cf401b641b78efb860">&#9670;&nbsp;</a></span>RMON_T_P1024TO2047</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P1024TO2047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C </p>

</div>
</div>
<a id="ga8935928022e4abf9f86401bf076bf8b5" name="ga8935928022e4abf9f86401bf076bf8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8935928022e4abf9f86401bf076bf8b5">&#9670;&nbsp;</a></span>RMON_T_P128TO255</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P128TO255</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 </p>

</div>
</div>
<a id="gaf019ca567266ea7a1319f463f5ded206" name="gaf019ca567266ea7a1319f463f5ded206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf019ca567266ea7a1319f463f5ded206">&#9670;&nbsp;</a></span>RMON_T_P256TO511</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P256TO511</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 </p>

</div>
</div>
<a id="ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a" name="ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a">&#9670;&nbsp;</a></span>RMON_T_P512TO1023</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P512TO1023</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 </p>

</div>
</div>
<a id="ga1d5232b06af7603d13d2f1ab3a045e3a" name="ga1d5232b06af7603d13d2f1ab3a045e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5232b06af7603d13d2f1ab3a045e3a">&#9670;&nbsp;</a></span>RMON_T_P64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx 64-Byte Packets Statistic Register, offset: 0x228 </p>

</div>
</div>
<a id="gac5c60306f0cbf3296aeb3a2144c64318" name="gac5c60306f0cbf3296aeb3a2144c64318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c60306f0cbf3296aeb3a2144c64318">&#9670;&nbsp;</a></span>RMON_T_P65TO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P65TO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C </p>

</div>
</div>
<a id="gae6d9a2af05e1aba8b3df363807fd4682" name="gae6d9a2af05e1aba8b3df363807fd4682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d9a2af05e1aba8b3df363807fd4682">&#9670;&nbsp;</a></span>RMON_T_P_GTE2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P_GTE2048</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 </p>

</div>
</div>
<a id="ga249efa2e09d4eaaca401fd5d0c9ea6db" name="ga249efa2e09d4eaaca401fd5d0c9ea6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga249efa2e09d4eaaca401fd5d0c9ea6db">&#9670;&nbsp;</a></span>RMON_T_PACKETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_PACKETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Packet Count Statistic Register, offset: 0x204 </p>

</div>
</div>
<a id="ga4917a98c71a46e6953efeee6058352c6" name="ga4917a98c71a46e6953efeee6058352c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4917a98c71a46e6953efeee6058352c6">&#9670;&nbsp;</a></span>RMON_T_UNDERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_UNDERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 </p>

</div>
</div>
<a id="gaed92ad6e80b4c577d8f78cb77ac11f4e" name="gaed92ad6e80b4c577d8f78cb77ac11f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed92ad6e80b4c577d8f78cb77ac11f4e">&#9670;&nbsp;</a></span>RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Receive Mask Register, offset: 0xE0 </p>

</div>
</div>
<a id="ga0b1280c88913b5fbf92826967aa708cd" name="ga0b1280c88913b5fbf92826967aa708cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b1280c88913b5fbf92826967aa708cd">&#9670;&nbsp;</a></span>ROTL_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ROTL_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 </p>

</div>
</div>
<a id="ga1c96461e2e5b1b4e9f1c730eb786ee0a" name="ga1c96461e2e5b1b4e9f1c730eb786ee0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c96461e2e5b1b4e9f1c730eb786ee0a">&#9670;&nbsp;</a></span>ROTL_CAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ROTL_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Accumulator register - Rotate Left command, offset: 0x9C4 </p>

</div>
</div>
<a id="gaf0d636f7e010fffbb43efa20db3bf3ea" name="gaf0d636f7e010fffbb43efa20db3bf3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0d636f7e010fffbb43efa20db3bf3ea">&#9670;&nbsp;</a></span>ROTL_CASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ROTL_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register - Rotate Left command, offset: 0x9C0 </p>

</div>
</div>
<a id="gadb3a6cb8a3c37e9a55ab12962d0983d1" name="gadb3a6cb8a3c37e9a55ab12962d0983d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb3a6cb8a3c37e9a55ab12962d0983d1">&#9670;&nbsp;</a></span>RPFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RPFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reset Pin Filter Control register, offset: 0x4 </p>

</div>
</div>
<a id="ga9423324babed28ac7e0a6990356c8cb1" name="ga9423324babed28ac7e0a6990356c8cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9423324babed28ac7e0a6990356c8cb1">&#9670;&nbsp;</a></span>RPFW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RPFW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reset Pin Filter Width register, offset: 0x5 </p>

</div>
</div>
<a id="ga19d1ada2a3173e7a98019a06f225ca1b" name="ga19d1ada2a3173e7a98019a06f225ca1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19d1ada2a3173e7a98019a06f225ca1b">&#9670;&nbsp;</a></span>RSEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Section Empty Threshold, offset: 0x194 </p>

</div>
</div>
<a id="gad10ae0d821edec8a6cf1bf982a307b91" name="gad10ae0d821edec8a6cf1bf982a307b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10ae0d821edec8a6cf1bf982a307b91">&#9670;&nbsp;</a></span>RSER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DMA/Interrupt Request Select and Enable Register, offset: 0x30 </p>

</div>
</div>
<a id="gafe03d0d221895523af2f04cb4d9bffde" name="gafe03d0d221895523af2f04cb4d9bffde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe03d0d221895523af2f04cb4d9bffde">&#9670;&nbsp;</a></span>RSFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Section Full Threshold, offset: 0x190 </p>

</div>
</div>
<a id="ga8670159f3a9ccefebd38368189765e17" name="ga8670159f3a9ccefebd38368189765e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8670159f3a9ccefebd38368189765e17">&#9670;&nbsp;</a></span>RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LLWU Reset Enable register, offset: 0xA </p>

</div>
</div>
<a id="ga095ee56174bca40b8f3b42792b2aa554" name="ga095ee56174bca40b8f3b42792b2aa554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga095ee56174bca40b8f3b42792b2aa554">&#9670;&nbsp;</a></span>RSTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RSTCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Reset Count register, offset: 0x14 </p>

</div>
</div>
<a id="ga2584067355457f0ec79d3bf90ac6dd50" name="ga2584067355457f0ec79d3bf90ac6dd50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2584067355457f0ec79d3bf90ac6dd50">&#9670;&nbsp;</a></span>RWFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RWFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART FIFO Receive Watermark, offset: 0x15 </p>

</div>
</div>
<a id="ga30926c424788b94e5d29ab98cb8bac1e" name="ga30926c424788b94e5d29ab98cb8bac1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30926c424788b94e5d29ab98cb8bac1e">&#9670;&nbsp;</a></span>RX14MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX14MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx 14 Mask register, offset: 0x14 </p>

</div>
</div>
<a id="gab3ebd58a3a24c6ca80f804ea56fd3d3b" name="gab3ebd58a3a24c6ca80f804ea56fd3d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ebd58a3a24c6ca80f804ea56fd3d3b">&#9670;&nbsp;</a></span>RX15MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX15MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx 15 Mask register, offset: 0x18 </p>

</div>
</div>
<a id="ga0dea8ce252243b9f7caaabeb24bd880a" name="ga0dea8ce252243b9f7caaabeb24bd880a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dea8ce252243b9f7caaabeb24bd880a">&#9670;&nbsp;</a></span>RXFGMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXFGMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx FIFO Global Mask register, offset: 0x48 </p>

</div>
</div>
<a id="ga068e84aeb58da0d6b60963aba62ca254" name="ga068e84aeb58da0d6b60963aba62ca254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga068e84aeb58da0d6b60963aba62ca254">&#9670;&nbsp;</a></span>RXFIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx FIFO Information Register, offset: 0x4C </p>

</div>
</div>
<a id="gac60db58d1ff9c9bae1ff1460dd6972ab" name="gac60db58d1ff9c9bae1ff1460dd6972ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60db58d1ff9c9bae1ff1460dd6972ab">&#9670;&nbsp;</a></span>RXFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Registers, offset: 0x7C </p>

</div>
</div>
<a id="gafdbe91d4e8ea80ec8bcc8c89551429e1" name="gafdbe91d4e8ea80ec8bcc8c89551429e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdbe91d4e8ea80ec8bcc8c89551429e1">&#9670;&nbsp;</a></span>RXFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Registers, offset: 0x80 </p>

</div>
</div>
<a id="gac4caeaac62400fb5d871f11574557a22" name="gac4caeaac62400fb5d871f11574557a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4caeaac62400fb5d871f11574557a22">&#9670;&nbsp;</a></span>RXFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Registers, offset: 0x84 </p>

</div>
</div>
<a id="gaa997d3f01aca2c5e21a526b29e466f27" name="gaa997d3f01aca2c5e21a526b29e466f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa997d3f01aca2c5e21a526b29e466f27">&#9670;&nbsp;</a></span>RXFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receive FIFO Registers, offset: 0x88 </p>

</div>
</div>
<a id="ga22ac97ce9a5bdf88fe8244dda097722b" name="ga22ac97ce9a5bdf88fe8244dda097722b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ac97ce9a5bdf88fe8244dda097722b">&#9670;&nbsp;</a></span>RXIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 </p>

</div>
</div>
<a id="ga5c2048bfa07070031acbee2dd7e64391" name="ga5c2048bfa07070031acbee2dd7e64391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2048bfa07070031acbee2dd7e64391">&#9670;&nbsp;</a></span>RXMGMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXMGMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Rx Mailboxes Global Mask Register, offset: 0x10 </p>

</div>
</div>
<a id="ga0542ffc7618a0893938748eef9c87474" name="ga0542ffc7618a0893938748eef9c87474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0542ffc7618a0893938748eef9c87474">&#9670;&nbsp;</a></span>S <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C Status register, offset: 0x3 </p>

</div>
</div>
<a id="ga0542ffc7618a0893938748eef9c87474" name="ga0542ffc7618a0893938748eef9c87474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0542ffc7618a0893938748eef9c87474">&#9670;&nbsp;</a></span>S <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Status Register, offset: 0x6 </p>

</div>
</div>
<a id="gababb54850c6689ddd1ac5723d7551f6a" name="gababb54850c6689ddd1ac5723d7551f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gababb54850c6689ddd1ac5723d7551f6a">&#9670;&nbsp;</a></span>S <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Status register, array offset: 0x14, array step: 0x28 </p>

</div>
</div>
<a id="gababb54850c6689ddd1ac5723d7551f6a" name="gababb54850c6689ddd1ac5723d7551f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gababb54850c6689ddd1ac5723d7551f6a">&#9670;&nbsp;</a></span>S <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Channel n Status register, array offset: 0x14, array step: 0x28 </p>

</div>
</div>
<a id="gac4e320927bd72445c49414603b05f792" name="gac4e320927bd72445c49414603b05f792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4e320927bd72445c49414603b05f792">&#9670;&nbsp;</a></span>S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t S1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Status Register 1, offset: 0x4 </p>

</div>
</div>
<a id="gaafdaf251d5cfeb18803536542a880459" name="gaafdaf251d5cfeb18803536542a880459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafdaf251d5cfeb18803536542a880459">&#9670;&nbsp;</a></span>S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART Status Register 2, offset: 0x5 </p>

</div>
</div>
<a id="ga821c25191533123bf8aca63e3dc2b79e" name="ga821c25191533123bf8aca63e3dc2b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821c25191533123bf8aca63e3dc2b79e">&#9670;&nbsp;</a></span>SADDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Source Address, array offset: 0x1000, array step: 0x20 </p>

</div>
</div>
<a id="ga821c25191533123bf8aca63e3dc2b79e" name="ga821c25191533123bf8aca63e3dc2b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821c25191533123bf8aca63e3dc2b79e">&#9670;&nbsp;</a></span>SADDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Source Address, array offset: 0x1000, array step: 0x20 </p>

</div>
</div>
<a id="ga71c139861c5c28b6a6e81b2b1c72946a" name="ga71c139861c5c28b6a6e81b2b1c72946a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c139861c5c28b6a6e81b2b1c72946a">&#9670;&nbsp;</a></span>SC <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status And Control, offset: 0x0 </p>

</div>
</div>
<a id="ga369ca7d5284929a823dab79b7d10d81f" name="ga369ca7d5284929a823dab79b7d10d81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369ca7d5284929a823dab79b7d10d81f">&#9670;&nbsp;</a></span>SC <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MCG Status and Control Register, offset: 0x8 </p>

</div>
</div>
<a id="ga71c139861c5c28b6a6e81b2b1c72946a" name="ga71c139861c5c28b6a6e81b2b1c72946a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c139861c5c28b6a6e81b2b1c72946a">&#9670;&nbsp;</a></span>SC <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status and Control register, offset: 0x0 </p>

</div>
</div>
<a id="ga369ca7d5284929a823dab79b7d10d81f" name="ga369ca7d5284929a823dab79b7d10d81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369ca7d5284929a823dab79b7d10d81f">&#9670;&nbsp;</a></span>SC <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VREF Status and Control Register, offset: 0x1 </p>

</div>
</div>
<a id="gac2f336dedf67a3b6dc792098c25f1197" name="gac2f336dedf67a3b6dc792098c25f1197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f336dedf67a3b6dc792098c25f1197">&#9670;&nbsp;</a></span>SC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="gab3540714d43d0b62818c72e8dc20d90a" name="gab3540714d43d0b62818c72e8dc20d90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3540714d43d0b62818c72e8dc20d90a">&#9670;&nbsp;</a></span>SC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status and Control Register 2, offset: 0x20 </p>

</div>
</div>
<a id="gac9553a6641fb9da34cb7a0b63c7b2d4e" name="gac9553a6641fb9da34cb7a0b63c7b2d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9553a6641fb9da34cb7a0b63c7b2d4e">&#9670;&nbsp;</a></span>SC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status and Control Register 3, offset: 0x24 </p>

</div>
</div>
<a id="ga56f3400a3098ef029b33068a871051da" name="ga56f3400a3098ef029b33068a871051da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f3400a3098ef029b33068a871051da">&#9670;&nbsp;</a></span>SCGC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Gating Control Register 1, offset: 0x1028 </p>

</div>
</div>
<a id="ga60de3b2b35648ee6eec819ffa3243fd7" name="ga60de3b2b35648ee6eec819ffa3243fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60de3b2b35648ee6eec819ffa3243fd7">&#9670;&nbsp;</a></span>SCGC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Gating Control Register 2, offset: 0x102C </p>

</div>
</div>
<a id="ga759ea74edf1679b433c736d994f3ac16" name="ga759ea74edf1679b433c736d994f3ac16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga759ea74edf1679b433c736d994f3ac16">&#9670;&nbsp;</a></span>SCGC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Gating Control Register 3, offset: 0x1030 </p>

</div>
</div>
<a id="ga342559d79209f064052a8a005bfd38a3" name="ga342559d79209f064052a8a005bfd38a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga342559d79209f064052a8a005bfd38a3">&#9670;&nbsp;</a></span>SCGC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Gating Control Register 4, offset: 0x1034 </p>

</div>
</div>
<a id="ga0c6b967745d0bb3e1bd280f7dd98db49" name="ga0c6b967745d0bb3e1bd280f7dd98db49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c6b967745d0bb3e1bd280f7dd98db49">&#9670;&nbsp;</a></span>SCGC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Gating Control Register 5, offset: 0x1038 </p>

</div>
</div>
<a id="ga8075f4fb5887b43eba04eb636853be29" name="ga8075f4fb5887b43eba04eb636853be29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8075f4fb5887b43eba04eb636853be29">&#9670;&nbsp;</a></span>SCGC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Gating Control Register 6, offset: 0x103C </p>

</div>
</div>
<a id="gafa6e40b1dfd085e74bffc345bd359205" name="gafa6e40b1dfd085e74bffc345bd359205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa6e40b1dfd085e74bffc345bd359205">&#9670;&nbsp;</a></span>SCGC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Clock Gating Control Register 7, offset: 0x1040 </p>

</div>
</div>
<a id="ga3fa18be8bc25b11eff5d36fbad087a91" name="ga3fa18be8bc25b11eff5d36fbad087a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa18be8bc25b11eff5d36fbad087a91">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CMP Status and Control Register, offset: 0x3 </p>

</div>
</div>
<a id="ga5baf01a3a36a117e2bebdd02d6d6876a" name="ga5baf01a3a36a117e2bebdd02d6d6876a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5baf01a3a36a117e2bebdd02d6d6876a">&#9670;&nbsp;</a></span>SDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Device Identification Register, offset: 0x1024 </p>

</div>
</div>
<a id="ga31235a08f568be7aa41963234a9d676c" name="ga31235a08f568be7aa41963234a9d676c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31235a08f568be7aa41963234a9d676c">&#9670;&nbsp;</a></span>SEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t SEEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Set Enable Error Interrupt Register, offset: 0x19 </p>

</div>
</div>
<a id="ga325eddaf96c9a3e8006e525499c2d5eb" name="ga325eddaf96c9a3e8006e525499c2d5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga325eddaf96c9a3e8006e525499c2d5eb">&#9670;&nbsp;</a></span>SERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t SERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Set Enable Request Register, offset: 0x1B </p>

</div>
</div>
<a id="ga47ffbf57d1749471af68be10a93828bf" name="ga47ffbf57d1749471af68be10a93828bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47ffbf57d1749471af68be10a93828bf">&#9670;&nbsp;</a></span>SERV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t SERV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Service Register, offset: 0x1 </p>

</div>
</div>
<a id="ga3f4925f03ef02bb94a72c4ad64da8d39" name="ga3f4925f03ef02bb94a72c4ad64da8d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f4925f03ef02bb94a72c4ad64da8d39">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SET[4][4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb03a7d2de0c18c66911428d9cb8f080" name="gaeb03a7d2de0c18c66911428d9cb8f080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb03a7d2de0c18c66911428d9cb8f080">&#9670;&nbsp;</a></span>SFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART FIFO Status Register, offset: 0x12 </p>

</div>
</div>
<a id="ga259cfcca8e9764142934b37873e0b2ea" name="ga259cfcca8e9764142934b37873e0b2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259cfcca8e9764142934b37873e0b2ea">&#9670;&nbsp;</a></span>SLAST <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 </p>

</div>
</div>
<a id="ga259cfcca8e9764142934b37873e0b2ea" name="ga259cfcca8e9764142934b37873e0b2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259cfcca8e9764142934b37873e0b2ea">&#9670;&nbsp;</a></span>SLAST <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 </p>

</div>
</div>
<a id="ga49d038f708567a8218c8fc391776faa9" name="ga49d038f708567a8218c8fc391776faa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49d038f708567a8218c8fc391776faa9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SLAVE[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae84d7b4597381d16c807ac8c0f77b12c" name="gae84d7b4597381d16c807ac8c0f77b12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae84d7b4597381d16c807ac8c0f77b12c">&#9670;&nbsp;</a></span>SLTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C SCL Low Timeout Register High, offset: 0xA </p>

</div>
</div>
<a id="gae154cfc39aa9ad234093c3a7a469a27d" name="gae154cfc39aa9ad234093c3a7a469a27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae154cfc39aa9ad234093c3a7a469a27d">&#9670;&nbsp;</a></span>SLTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C SCL Low Timeout Register Low, offset: 0xB </p>

</div>
</div>
<a id="ga7da5c460cfe30d313f3f057de44ae6b6" name="ga7da5c460cfe30d313f3f057de44ae6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da5c460cfe30d313f3f057de44ae6b6">&#9670;&nbsp;</a></span>SMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SMB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C SMBus Control and Status register, offset: 0x8 </p>

</div>
</div>
<a id="gab83ecd61515a229daa91f7ee98f377d7" name="gab83ecd61515a229daa91f7ee98f377d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83ecd61515a229daa91f7ee98f377d7">&#9670;&nbsp;</a></span>SOFF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 </p>

</div>
</div>
<a id="gab83ecd61515a229daa91f7ee98f377d7" name="gab83ecd61515a229daa91f7ee98f377d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83ecd61515a229daa91f7ee98f377d7">&#9670;&nbsp;</a></span>SOFF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 </p>

</div>
</div>
<a id="ga664d93365324a7dcc740fa58f095e7ab" name="ga664d93365324a7dcc740fa58f095e7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga664d93365324a7dcc740fa58f095e7ab">&#9670;&nbsp;</a></span>SOFTHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SOFTHLD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SOF Threshold register, offset: 0xAC </p>

</div>
</div>
<a id="ga2dd2ae7d066d4b4240fe56f72f0f7095" name="ga2dd2ae7d066d4b4240fe56f72f0f7095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dd2ae7d066d4b4240fe56f72f0f7095">&#9670;&nbsp;</a></span>SOPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Options Register 1, offset: 0x0 </p>

</div>
</div>
<a id="gae691410c960f357d63ab3b479cb59641" name="gae691410c960f357d63ab3b479cb59641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae691410c960f357d63ab3b479cb59641">&#9670;&nbsp;</a></span>SOPT1CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SOPT1 Configuration Register, offset: 0x4 </p>

</div>
</div>
<a id="ga3f8dc2ae265d799ec159ccd2c2fddabd" name="ga3f8dc2ae265d799ec159ccd2c2fddabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8dc2ae265d799ec159ccd2c2fddabd">&#9670;&nbsp;</a></span>SOPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Options Register 2, offset: 0x1004 </p>

</div>
</div>
<a id="ga5e152370dc7f083dff49c4e56e669435" name="ga5e152370dc7f083dff49c4e56e669435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e152370dc7f083dff49c4e56e669435">&#9670;&nbsp;</a></span>SOPT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Options Register 4, offset: 0x100C </p>

</div>
</div>
<a id="gad3423d05c1b61a09639d9ea8b5d3ea66" name="gad3423d05c1b61a09639d9ea8b5d3ea66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3423d05c1b61a09639d9ea8b5d3ea66">&#9670;&nbsp;</a></span>SOPT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Options Register 5, offset: 0x1010 </p>

</div>
</div>
<a id="ga9a5cff1a3ad3808a7b9478791a37915d" name="ga9a5cff1a3ad3808a7b9478791a37915d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5cff1a3ad3808a7b9478791a37915d">&#9670;&nbsp;</a></span>SOPT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Options Register 7, offset: 0x1018 </p>

</div>
</div>
<a id="gab09a59fc2dab98db3bb4b14506b1bea4" name="gab09a59fc2dab98db3bb4b14506b1bea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09a59fc2dab98db3bb4b14506b1bea4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SP[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5634132d0d636b9eac05627fe9e2b2f9" name="ga5634132d0d636b9eac05627fe9e2b2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5634132d0d636b9eac05627fe9e2b2f9">&#9670;&nbsp;</a></span>SR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DAC Status Register, offset: 0x20 </p>

</div>
</div>
<a id="gaa4e5f09c578d8d5c138b41a1e740df3f" name="gaa4e5f09c578d8d5c138b41a1e740df3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4e5f09c578d8d5c138b41a1e740df3f">&#9670;&nbsp;</a></span>SR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RNGA Status Register, offset: 0x4 </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Status Register, offset: 0x14 </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status Register, offset: 0x2C </p>

</div>
</div>
<a id="ga41d4e6ae9fb47445146929d15e97153f" name="ga41d4e6ae9fb47445146929d15e97153f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41d4e6ae9fb47445146929d15e97153f">&#9670;&nbsp;</a></span>SRS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t SRS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Reset Status Register 0, offset: 0x0 </p>

</div>
</div>
<a id="ga2164524ec77565baad264a25fbc65378" name="ga2164524ec77565baad264a25fbc65378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2164524ec77565baad264a25fbc65378">&#9670;&nbsp;</a></span>SRS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t SRS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Reset Status Register 1, offset: 0x1 </p>

</div>
</div>
<a id="ga20abbb37927be43e6e153072de17c02f" name="ga20abbb37927be43e6e153072de17c02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20abbb37927be43e6e153072de17c02f">&#9670;&nbsp;</a></span>SSRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t SSRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Set START Bit Register, offset: 0x1D </p>

</div>
</div>
<a id="ga14ef8aa2216b90fe692d18077ce4b343" name="ga14ef8aa2216b90fe692d18077ce4b343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ef8aa2216b90fe692d18077ce4b343">&#9670;&nbsp;</a></span>STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register, offset: 0x90 </p>

</div>
</div>
<a id="ga0b3f4c41f87ca52c3b6bca0bafa0df6b" name="ga0b3f4c41f87ca52c3b6bca0bafa0df6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b3f4c41f87ca52c3b6bca0bafa0df6b">&#9670;&nbsp;</a></span>STATUS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Capture And Compare Status, offset: 0x50 </p>

</div>
</div>
<a id="gaece2c880dc5ba01a2fc9326dc080dc26" name="gaece2c880dc5ba01a2fc9326dc080dc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece2c880dc5ba01a2fc9326dc080dc26">&#9670;&nbsp;</a></span>STATUS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register, offset: 0x8 </p>

</div>
</div>
<a id="gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd" name="gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd">&#9670;&nbsp;</a></span>STCTRLH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Status and Control Register High, offset: 0x0 </p>

</div>
</div>
<a id="gaab3e807406cde45883ef340be06568cb" name="gaab3e807406cde45883ef340be06568cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3e807406cde45883ef340be06568cb">&#9670;&nbsp;</a></span>STCTRLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Status and Control Register Low, offset: 0x2 </p>

</div>
</div>
<a id="ga6d48e521076ac72f94f3d2503305b08f" name="ga6d48e521076ac72f94f3d2503305b08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d48e521076ac72f94f3d2503305b08f">&#9670;&nbsp;</a></span>STR_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 </p>

</div>
</div>
<a id="gab3ad8bd9d03821985fc068bdb44cb79d" name="gab3ad8bd9d03821985fc068bdb44cb79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ad8bd9d03821985fc068bdb44cb79d">&#9670;&nbsp;</a></span>STR_CAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Accumulator register - Store Register command, offset: 0x884 </p>

</div>
</div>
<a id="gad22ce20e7ca15c2fdb392414d4a934a6" name="gad22ce20e7ca15c2fdb392414d4a934a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad22ce20e7ca15c2fdb392414d4a934a6">&#9670;&nbsp;</a></span>STR_CASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register - Store Register command, offset: 0x880 </p>

</div>
</div>
<a id="ga098b0b5a2b0f2bf3e7387898e05b7b04" name="ga098b0b5a2b0f2bf3e7387898e05b7b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga098b0b5a2b0f2bf3e7387898e05b7b04">&#9670;&nbsp;</a></span>SWOCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWOCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FTM Software Output Control, offset: 0x94 </p>

</div>
</div>
<a id="gaaf260293f48b1c4779012028d6751b17" name="gaaf260293f48b1c4779012028d6751b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf260293f48b1c4779012028d6751b17">&#9670;&nbsp;</a></span>SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Synchronization, offset: 0x58 </p>

</div>
</div>
<a id="ga86aac8f9f563e6968d407e77a6e7228c" name="ga86aac8f9f563e6968d407e77a6e7228c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86aac8f9f563e6968d407e77a6e7228c">&#9670;&nbsp;</a></span>SYNCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNCONF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Synchronization Configuration, offset: 0x8C </p>

</div>
</div>
<a id="gaaf4c7a736d3642f87d615b538e7696e2" name="gaaf4c7a736d3642f87d615b538e7696e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf4c7a736d3642f87d615b538e7696e2">&#9670;&nbsp;</a></span>SYSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >System Control register, offset: 0x2C </p>

</div>
</div>
<a id="gab097ec03994319ea1c1828f658f1ccd5" name="gab097ec03994319ea1c1828f658f1ccd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab097ec03994319ea1c1828f658f1ccd5">&#9670;&nbsp;</a></span>TACC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TACC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit Accelerator Function Configuration, offset: 0x1C0 </p>

</div>
</div>
<a id="gad2e6e0c9711ff56392ec464df937ca60" name="gad2e6e0c9711ff56392ec464df937ca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e6e0c9711ff56392ec464df937ca60">&#9670;&nbsp;</a></span>TAEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit FIFO Almost Empty Threshold, offset: 0x1A4 </p>

</div>
</div>
<a id="gabd65e2dd155f2feef477f2cfa4944417" name="gabd65e2dd155f2feef477f2cfa4944417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd65e2dd155f2feef477f2cfa4944417">&#9670;&nbsp;</a></span>TAFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit FIFO Almost Full Threshold, offset: 0x1A8 </p>

</div>
</div>
<a id="gafbef7be4132f76a31f1a0e0311c2fc92" name="gafbef7be4132f76a31f1a0e0311c2fc92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbef7be4132f76a31f1a0e0311c2fc92">&#9670;&nbsp;</a></span>TAGVDW0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW0S[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Cache Tag Storage, array offset: 0x100, array step: 0x4 </p>

</div>
</div>
<a id="ga283e3e05f6df99bb519c742e82b9780d" name="ga283e3e05f6df99bb519c742e82b9780d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga283e3e05f6df99bb519c742e82b9780d">&#9670;&nbsp;</a></span>TAGVDW1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW1S[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Cache Tag Storage, array offset: 0x110, array step: 0x4 </p>

</div>
</div>
<a id="gac6ab468a5fa5f4676e320650f42acb51" name="gac6ab468a5fa5f4676e320650f42acb51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6ab468a5fa5f4676e320650f42acb51">&#9670;&nbsp;</a></span>TAGVDW2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW2S[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Cache Tag Storage, array offset: 0x120, array step: 0x4 </p>

</div>
</div>
<a id="ga35dd309b49b2d2e1092a1ada9beece08" name="ga35dd309b49b2d2e1092a1ada9beece08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35dd309b49b2d2e1092a1ada9beece08">&#9670;&nbsp;</a></span>TAGVDW3S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW3S[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Cache Tag Storage, array offset: 0x130, array step: 0x4 </p>

</div>
</div>
<a id="ga98069e908f0dbdf30857c4c33e5680b8" name="ga98069e908f0dbdf30857c4c33e5680b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98069e908f0dbdf30857c4c33e5680b8">&#9670;&nbsp;</a></span>TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Time Alarm Register, offset: 0x8 </p>

</div>
</div>
<a id="gacbf8e0ec377fe890176a18307fd35a21" name="gacbf8e0ec377fe890176a18307fd35a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbf8e0ec377fe890176a18307fd35a21">&#9670;&nbsp;</a></span>TCCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 </p>

</div>
</div>
<a id="gacbf8e0ec377fe890176a18307fd35a21" name="gacbf8e0ec377fe890176a18307fd35a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbf8e0ec377fe890176a18307fd35a21">&#9670;&nbsp;</a></span>TCCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 </p>

</div>
</div>
<a id="gaf15b2633e9ccf94d6a2d61bb3291d8bd" name="gaf15b2633e9ccf94d6a2d61bb3291d8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf15b2633e9ccf94d6a2d61bb3291d8bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TCD[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9a7e6b6b0b62fc431bc6d647c7fa3ccf" name="ga9a7e6b6b0b62fc431bc6d647c7fa3ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a7e6b6b0b62fc431bc6d647c7fa3ccf">&#9670;&nbsp;</a></span>TCFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t TCFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART FIFO Transmit Count, offset: 0x14 </p>

</div>
</div>
<a id="gae9dd9282fab299d0cd6e119564688e53" name="gae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit Control Register, offset: 0xC4 </p>

</div>
</div>
<a id="gae9dd9282fab299d0cd6e119564688e53" name="gae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Time Compensation Register, offset: 0xC </p>

</div>
</div>
<a id="gae9dd9282fab299d0cd6e119564688e53" name="gae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer Count Register, offset: 0x8 </p>

</div>
</div>
<a id="gac45e21023c3fd22f6a7217adf594e1cf" name="gac45e21023c3fd22f6a7217adf594e1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac45e21023c3fd22f6a7217adf594e1cf">&#9670;&nbsp;</a></span>TCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit Configuration 1 Register, offset: 0x4 </p>

</div>
</div>
<a id="ga6f5b1e92ab914ccb0f1b97526680f96c" name="ga6f5b1e92ab914ccb0f1b97526680f96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f5b1e92ab914ccb0f1b97526680f96c">&#9670;&nbsp;</a></span>TCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit Configuration 2 Register, offset: 0x8 </p>

</div>
</div>
<a id="gacb3874d5b17f1a69cda183bfb5c19f01" name="gacb3874d5b17f1a69cda183bfb5c19f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb3874d5b17f1a69cda183bfb5c19f01">&#9670;&nbsp;</a></span>TCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit Configuration 3 Register, offset: 0xC </p>

</div>
</div>
<a id="gab18c2c7b12ad4a466b93d1a13f7ccda6" name="gab18c2c7b12ad4a466b93d1a13f7ccda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab18c2c7b12ad4a466b93d1a13f7ccda6">&#9670;&nbsp;</a></span>TCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit Configuration 4 Register, offset: 0x10 </p>

</div>
</div>
<a id="ga643051e6a1c91721805df0d32f89527c" name="ga643051e6a1c91721805df0d32f89527c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga643051e6a1c91721805df0d32f89527c">&#9670;&nbsp;</a></span>TCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit Configuration 5 Register, offset: 0x14 </p>

</div>
</div>
<a id="gae25f25d231ebd0797ab668fafc159cb1" name="gae25f25d231ebd0797ab668fafc159cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae25f25d231ebd0797ab668fafc159cb1">&#9670;&nbsp;</a></span>TCSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Control Status Register, array offset: 0x608, array step: 0x8 </p>

</div>
</div>
<a id="gae25f25d231ebd0797ab668fafc159cb1" name="gae25f25d231ebd0797ab668fafc159cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae25f25d231ebd0797ab668fafc159cb1">&#9670;&nbsp;</a></span>TCSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Control Status Register, array offset: 0x608, array step: 0x8 </p>

</div>
</div>
<a id="gae25f25d231ebd0797ab668fafc159cb1" name="gae25f25d231ebd0797ab668fafc159cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae25f25d231ebd0797ab668fafc159cb1">&#9670;&nbsp;</a></span>TCSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit Control Register, offset: 0x0 </p>

</div>
</div>
<a id="gad205d7250cea8af8b177be3e861193d8" name="gad205d7250cea8af8b177be3e861193d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad205d7250cea8af8b177be3e861193d8">&#9670;&nbsp;</a></span>TCTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Control Register, array offset: 0x108, array step: 0x10 </p>

</div>
</div>
<a id="gad205d7250cea8af8b177be3e861193d8" name="gad205d7250cea8af8b177be3e861193d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad205d7250cea8af8b177be3e861193d8">&#9670;&nbsp;</a></span>TCTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Control Register, array offset: 0x108, array step: 0x10 </p>

</div>
</div>
<a id="gadf43b4fab7d23c0ec0460a909c0f7c17" name="gadf43b4fab7d23c0ec0460a909c0f7c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf43b4fab7d23c0ec0460a909c0f7c17">&#9670;&nbsp;</a></span>TDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit Descriptor Active Register, offset: 0x14 </p>

</div>
</div>
<a id="ga6fe1dda34b3cea236dfdd02efe92a380" name="ga6fe1dda34b3cea236dfdd02efe92a380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe1dda34b3cea236dfdd02efe92a380">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t TDR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit Data Register, array offset: 0x20, array step: 0x4 </p>

</div>
</div>
<a id="gaec31d2f10b3f9355318e8cc1fbdf2256" name="gaec31d2f10b3f9355318e8cc1fbdf2256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec31d2f10b3f9355318e8cc1fbdf2256">&#9670;&nbsp;</a></span>TDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit Buffer Descriptor Ring Start Register, offset: 0x184 </p>

</div>
</div>
<a id="ga38fdb1e5ac5dd95a6f67e651ded71276" name="ga38fdb1e5ac5dd95a6f67e651ded71276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38fdb1e5ac5dd95a6f67e651ded71276">&#9670;&nbsp;</a></span>TFLG <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFLG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Flag Register, array offset: 0x10C, array step: 0x10 </p>

</div>
</div>
<a id="ga38fdb1e5ac5dd95a6f67e651ded71276" name="ga38fdb1e5ac5dd95a6f67e651ded71276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38fdb1e5ac5dd95a6f67e651ded71276">&#9670;&nbsp;</a></span>TFLG <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFLG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Flag Register, array offset: 0x10C, array step: 0x10 </p>

</div>
</div>
<a id="gac783a4997e25dad22398e06c1508e439" name="gac783a4997e25dad22398e06c1508e439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac783a4997e25dad22398e06c1508e439">&#9670;&nbsp;</a></span>TFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 </p>

</div>
</div>
<a id="ga6f998d9c7881c536321d01486f45e762" name="ga6f998d9c7881c536321d01486f45e762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f998d9c7881c536321d01486f45e762">&#9670;&nbsp;</a></span>TFWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit FIFO Watermark Register, offset: 0x144 </p>

</div>
</div>
<a id="gaa0c8a7c3033edc4f7bf62a7ebd8e1b06" name="gaa0c8a7c3033edc4f7bf62a7ebd8e1b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c8a7c3033edc4f7bf62a7ebd8e1b06">&#9670;&nbsp;</a></span>TGSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TGSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer Global Status Register, offset: 0x604 </p>

</div>
</div>
<a id="gae7b8b29e4cdd642fd36ac94c68c33357" name="gae7b8b29e4cdd642fd36ac94c68c33357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7b8b29e4cdd642fd36ac94c68c33357">&#9670;&nbsp;</a></span>TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Free Running Timer, offset: 0x8 </p>

</div>
</div>
<a id="ga53736efbc01ccdca17ec2bb80e6541a6" name="ga53736efbc01ccdca17ec2bb80e6541a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53736efbc01ccdca17ec2bb80e6541a6">&#9670;&nbsp;</a></span>TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMER0 register, offset: 0x10 </p>

</div>
</div>
<a id="ga488da43683bd603819fd5f6676aef010" name="ga488da43683bd603819fd5f6676aef010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga488da43683bd603819fd5f6676aef010">&#9670;&nbsp;</a></span>TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMER1 register, offset: 0x14 </p>

</div>
</div>
<a id="ga83314016b4061d012e5bdbef334cf9f1" name="ga83314016b4061d012e5bdbef334cf9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83314016b4061d012e5bdbef334cf9f1">&#9670;&nbsp;</a></span>TIMER2_BC11 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER2_BC11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMER2_BC11 register, offset: 0x18 </p>

</div>
</div>
<a id="ga83314016b4061d012e5bdbef334cf9f1" name="ga83314016b4061d012e5bdbef334cf9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83314016b4061d012e5bdbef334cf9f1">&#9670;&nbsp;</a></span>TIMER2_BC11 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER2_BC11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMER2_BC11 register, offset: 0x18 </p>

</div>
</div>
<a id="gab057146a69560e422a2d325bb2c0a677" name="gab057146a69560e422a2d325bb2c0a677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab057146a69560e422a2d325bb2c0a677">&#9670;&nbsp;</a></span>TIMER2_BC12 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER2_BC12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMER2_BC12 register, offset: 0x18 </p>

</div>
</div>
<a id="gab057146a69560e422a2d325bb2c0a677" name="gab057146a69560e422a2d325bb2c0a677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab057146a69560e422a2d325bb2c0a677">&#9670;&nbsp;</a></span>TIMER2_BC12 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER2_BC12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMER2_BC12 register, offset: 0x18 </p>

</div>
</div>
<a id="gad3911df332cf29c7f90c10fd5bc50945" name="gad3911df332cf29c7f90c10fd5bc50945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3911df332cf29c7f90c10fd5bc50945">&#9670;&nbsp;</a></span>TIPG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIPG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit Inter-Packet Gap, offset: 0x1AC </p>

</div>
</div>
<a id="ga7215388cabf525598a5fc937eb20ed31" name="ga7215388cabf525598a5fc937eb20ed31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7215388cabf525598a5fc937eb20ed31">&#9670;&nbsp;</a></span>TL7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TL7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Transmit Length Register, offset: 0x1F </p>

</div>
</div>
<a id="ga3e887c5c285e65bbc87c0a23c531aba6" name="ga3e887c5c285e65bbc87c0a23c531aba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e887c5c285e65bbc87c0a23c531aba6">&#9670;&nbsp;</a></span>TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SAI Transmit Mask Register, offset: 0x60 </p>

</div>
</div>
<a id="ga020e8a3bc802277ebdea61f18a256c65" name="ga020e8a3bc802277ebdea61f18a256c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga020e8a3bc802277ebdea61f18a256c65">&#9670;&nbsp;</a></span>TMROUTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Timer Output Register High, offset: 0x10 </p>

</div>
</div>
<a id="gad5ebd770efd696047aa4ac98538a798d" name="gad5ebd770efd696047aa4ac98538a798d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5ebd770efd696047aa4ac98538a798d">&#9670;&nbsp;</a></span>TMROUTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Timer Output Register Low, offset: 0x12 </p>

</div>
</div>
<a id="ga7b7092c149691d46d224f9986a9ad2ba" name="ga7b7092c149691d46d224f9986a9ad2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b7092c149691d46d224f9986a9ad2ba">&#9670;&nbsp;</a></span>TOKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TOKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Token register, offset: 0xA8 </p>

</div>
</div>
<a id="ga23960179757a36ca719156a5c90c8675" name="ga23960179757a36ca719156a5c90c8675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23960179757a36ca719156a5c90c8675">&#9670;&nbsp;</a></span>TOVALH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Time-out Value Register High, offset: 0x4 </p>

</div>
</div>
<a id="ga9ccb8f22716c09c39bb0cfd02aba69f4" name="ga9ccb8f22716c09c39bb0cfd02aba69f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ccb8f22716c09c39bb0cfd02aba69f4">&#9670;&nbsp;</a></span>TOVALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Time-out Value Register Low, offset: 0x6 </p>

</div>
</div>
<a id="ga72bb9b7d61fe3262cd2a6070a7bd5b69" name="ga72bb9b7d61fe3262cd2a6070a7bd5b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72bb9b7d61fe3262cd2a6070a7bd5b69">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Time Prescaler Register, offset: 0x4 </p>

</div>
</div>
<a id="gacdaf356ffe42125ef3a82e4439a2e3c9" name="gacdaf356ffe42125ef3a82e4439a2e3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdaf356ffe42125ef3a82e4439a2e3c9">&#9670;&nbsp;</a></span>TRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TRM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VREF Trim Register, offset: 0x0 </p>

</div>
</div>
<a id="ga02c3a9264952dcae9b7a318840127a91" name="ga02c3a9264952dcae9b7a318840127a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02c3a9264952dcae9b7a318840127a91">&#9670;&nbsp;</a></span>TSEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit FIFO Section Empty Threshold, offset: 0x1A0 </p>

</div>
</div>
<a id="ga87e3001757a0cd493785f1f3337dd0e8" name="ga87e3001757a0cd493785f1f3337dd0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e3001757a0cd493785f1f3337dd0e8">&#9670;&nbsp;</a></span>TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Time Seconds Register, offset: 0x0 </p>

</div>
</div>
<a id="ga6ae4511f2de721dec3862bab06d93ea6" name="ga6ae4511f2de721dec3862bab06d93ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae4511f2de721dec3862bab06d93ea6">&#9670;&nbsp;</a></span>TWFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TWFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART FIFO Transmit Watermark, offset: 0x13 </p>

</div>
</div>
<a id="ga32896f14fd2897523a91974664932241" name="ga32896f14fd2897523a91974664932241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32896f14fd2897523a91974664932241">&#9670;&nbsp;</a></span>TXFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit FIFO Registers, offset: 0x3C </p>

</div>
</div>
<a id="ga27755ff1a835bbd95f58ecdba1f2795b" name="ga27755ff1a835bbd95f58ecdba1f2795b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27755ff1a835bbd95f58ecdba1f2795b">&#9670;&nbsp;</a></span>TXFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit FIFO Registers, offset: 0x40 </p>

</div>
</div>
<a id="ga331a5555b34b49975fd14f52d0989790" name="ga331a5555b34b49975fd14f52d0989790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331a5555b34b49975fd14f52d0989790">&#9670;&nbsp;</a></span>TXFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit FIFO Registers, offset: 0x44 </p>

</div>
</div>
<a id="gabb7709e9633e66598f149c96d12e2640" name="gabb7709e9633e66598f149c96d12e2640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb7709e9633e66598f149c96d12e2640">&#9670;&nbsp;</a></span>TXFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit FIFO Registers, offset: 0x48 </p>

</div>
</div>
<a id="gae6ab5d5097134742b3f025d951a482aa" name="gae6ab5d5097134742b3f025d951a482aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ab5d5097134742b3f025d951a482aa">&#9670;&nbsp;</a></span>UIDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UIDH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Unique Identification Register High, offset: 0x1054 </p>

</div>
</div>
<a id="gaac796478e9fdd908d4bccc7b754de080" name="gaac796478e9fdd908d4bccc7b754de080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac796478e9fdd908d4bccc7b754de080">&#9670;&nbsp;</a></span>UIDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UIDL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Unique Identification Register Low, offset: 0x1060 </p>

</div>
</div>
<a id="ga6526be9b8cd1160be6ff367641220e96" name="ga6526be9b8cd1160be6ff367641220e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6526be9b8cd1160be6ff367641220e96">&#9670;&nbsp;</a></span>UIDMH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UIDMH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Unique Identification Register Mid-High, offset: 0x1058 </p>

</div>
</div>
<a id="ga9d04f09d406768348505eb747ade1e23" name="ga9d04f09d406768348505eb747ade1e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d04f09d406768348505eb747ade1e23">&#9670;&nbsp;</a></span>UIDML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UIDML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Unique Identification Register Mid Low, offset: 0x105C </p>

</div>
</div>
<a id="gae5d5ccb6817e2e1e51eac125b01856de" name="gae5d5ccb6817e2e1e51eac125b01856de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d5ccb6817e2e1e51eac125b01856de">&#9670;&nbsp;</a></span>UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t UNLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Unlock register, offset: 0xE </p>

</div>
</div>
<a id="ga2fc819f4661814727300843a6c591223" name="ga2fc819f4661814727300843a6c591223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc819f4661814727300843a6c591223">&#9670;&nbsp;</a></span>USBCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USB Control register, offset: 0x100 </p>

</div>
</div>
<a id="gac817eb85b2155f60ef10f06dcb3b3adc" name="gac817eb85b2155f60ef10f06dcb3b3adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac817eb85b2155f60ef10f06dcb3b3adc">&#9670;&nbsp;</a></span>USBFRMADJUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBFRMADJUST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Frame Adjust Register, offset: 0x114 </p>

</div>
</div>
<a id="gac89afa76ff77065c1cf493a11c82b831" name="gac89afa76ff77065c1cf493a11c82b831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac89afa76ff77065c1cf493a11c82b831">&#9670;&nbsp;</a></span>USBTRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBTRC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USB Transceiver Control register 0, offset: 0x10C </p>

</div>
</div>
<a id="ga87a1f785e501e18ed2c06222b361741f" name="ga87a1f785e501e18ed2c06222b361741f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87a1f785e501e18ed2c06222b361741f">&#9670;&nbsp;</a></span>VENDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VENDOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Vendor Specific register, offset: 0xC0 </p>

</div>
</div>
<a id="ga813a3036c963ab3498eca297988777f8" name="ga813a3036c963ab3498eca297988777f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813a3036c963ab3498eca297988777f8">&#9670;&nbsp;</a></span>VLLSCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t VLLSCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VLLS Control register, offset: 0x2 </p>

</div>
</div>
<a id="ga112ea3e423f8edcd02965122fea0433b" name="ga112ea3e423f8edcd02965122fea0433b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga112ea3e423f8edcd02965122fea0433b">&#9670;&nbsp;</a></span>WAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Write Access Register, offset: 0x800 </p>

</div>
</div>
<a id="ga83913e1e59cc5b6a9f2906fab663be39" name="ga83913e1e59cc5b6a9f2906fab663be39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83913e1e59cc5b6a9f2906fab663be39">&#9670;&nbsp;</a></span>WF7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WF7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Wait FD Register, offset: 0x1D </p>

</div>
</div>
<a id="gaa1bde3a7b29baa67659b12f0a4a494ac" name="gaa1bde3a7b29baa67659b12f0a4a494ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1bde3a7b29baa67659b12f0a4a494ac">&#9670;&nbsp;</a></span>WINH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Window Register High, offset: 0x8 </p>

</div>
</div>
<a id="gaced61c61e5299b565e8b257e59562d85" name="gaced61c61e5299b565e8b257e59562d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced61c61e5299b565e8b257e59562d85">&#9670;&nbsp;</a></span>WINL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Window Register Low, offset: 0xA </p>

</div>
</div>
<a id="gaf376a0eb86aeb220c638a59b38a372bc" name="gaf376a0eb86aeb220c638a59b38a372bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf376a0eb86aeb220c638a59b38a372bc">&#9670;&nbsp;</a></span>WML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watermark Level Register, offset: 0x44 </p>

</div>
</div>
<a id="gac7724a1254eff9850cc2c043fa2d0534" name="gac7724a1254eff9850cc2c043fa2d0534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7724a1254eff9850cc2c043fa2d0534">&#9670;&nbsp;</a></span>WN7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WN7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Wait N Register, offset: 0x1C </p>

</div>
</div>
<a id="gaa052a52bc368d47899920f359ba10ce6" name="gaa052a52bc368d47899920f359ba10ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa052a52bc368d47899920f359ba10ce6">&#9670;&nbsp;</a></span>WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD[12][4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset: 0x400, array step: index*0x10, index2*0x4 </p>

</div>
</div>
<a id="ga821a0a45a9a29769080940eebb8550d9" name="ga821a0a45a9a29769080940eebb8550d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821a0a45a9a29769080940eebb8550d9">&#9670;&nbsp;</a></span>WORD0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 </p>

</div>
</div>
<a id="ga821a0a45a9a29769080940eebb8550d9" name="ga821a0a45a9a29769080940eebb8550d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821a0a45a9a29769080940eebb8550d9">&#9670;&nbsp;</a></span>WORD0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 </p>

</div>
</div>
<a id="ga9092b2359729c2cbd906dfff0471d867" name="ga9092b2359729c2cbd906dfff0471d867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9092b2359729c2cbd906dfff0471d867">&#9670;&nbsp;</a></span>WORD1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 </p>

</div>
</div>
<a id="ga9092b2359729c2cbd906dfff0471d867" name="ga9092b2359729c2cbd906dfff0471d867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9092b2359729c2cbd906dfff0471d867">&#9670;&nbsp;</a></span>WORD1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 </p>

</div>
</div>
<a id="ga289ac6ac0e4e72a6573a8c55097fa5c6" name="ga289ac6ac0e4e72a6573a8c55097fa5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga289ac6ac0e4e72a6573a8c55097fa5c6">&#9670;&nbsp;</a></span>WP7816T0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Wait Parameter Register, offset: 0x1B </p>

</div>
</div>
<a id="ga289ac6ac0e4e72a6573a8c55097fa5c6" name="ga289ac6ac0e4e72a6573a8c55097fa5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga289ac6ac0e4e72a6573a8c55097fa5c6">&#9670;&nbsp;</a></span>WP7816T0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Wait Parameter Register, offset: 0x1B </p>

</div>
</div>
<a id="gaf679a01a3deb11118ddb0034211a17b4" name="gaf679a01a3deb11118ddb0034211a17b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf679a01a3deb11118ddb0034211a17b4">&#9670;&nbsp;</a></span>WP7816T1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Wait Parameter Register, offset: 0x1B </p>

</div>
</div>
<a id="gaf679a01a3deb11118ddb0034211a17b4" name="gaf679a01a3deb11118ddb0034211a17b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf679a01a3deb11118ddb0034211a17b4">&#9670;&nbsp;</a></span>WP7816T1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART 7816 Wait Parameter Register, offset: 0x1B </p>

</div>
</div>
<a id="ga3015ac9f1cbb9fe880d346521783f479" name="ga3015ac9f1cbb9fe880d346521783f479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3015ac9f1cbb9fe880d346521783f479">&#9670;&nbsp;</a></span>XFERTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XFERTYP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer Type register, offset: 0xC </p>

</div>
</div>
<a id="ga21c1872000245448705abaf0aa93a310" name="ga21c1872000245448705abaf0aa93a310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21c1872000245448705abaf0aa93a310">&#9670;&nbsp;</a></span>XOR_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XOR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 </p>

</div>
</div>
<a id="ga09f591ebc786dc021e32e4a25fc57cf2" name="ga09f591ebc786dc021e32e4a25fc57cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09f591ebc786dc021e32e4a25fc57cf2">&#9670;&nbsp;</a></span>XOR_CAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XOR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Accumulator register - Exclusive Or command, offset: 0x984 </p>

</div>
</div>
<a id="ga58630299543ab6cbaee0e57351cabb8e" name="ga58630299543ab6cbaee0e57351cabb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58630299543ab6cbaee0e57351cabb8e">&#9670;&nbsp;</a></span>XOR_CASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XOR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Status register - Exclusive Or command, offset: 0x980 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
