#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 08 17:37:01 2017
# Process ID: 1124
# Current directory: W:/ece532/hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2484 W:\ece532\hdmi\hdmi.xpr
# Log file: W:/ece532/hdmi/vivado.log
# Journal file: W:/ece532/hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ece532/hdmi/hdmi.xpr
INFO: [Project 1-313] Project file moved from 'W:/NexysVideo-master_2015.3/Projects/hdmi/proj' since last save.
WARNING: [Project 1-312] File not found as 'W:/ece532/src/constraints/NexysVideo_Master.xdc'; using path 'W:/NexysVideo-master_2015.3/Projects/hdmi/src/constraints/NexysVideo_Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'W:/ece532/src/constraints/NexysVideo_Master.xdc'; using path 'W:/NexysVideo-master_2015.3/Projects/hdmi/src/constraints/NexysVideo_Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'W:/ece532/src/constraints/NexysVideo_Master.xdc'; using path 'W:/NexysVideo-master_2015.3/Projects/hdmi/src/constraints/NexysVideo_Master.xdc' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'W:/ece532/repo'; using path 'W:/NexysVideo-master_2015.3/Projects/hdmi/repo' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/NexysVideo-master_2015.3/Projects/hdmi/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_auto_us_0
hdmi_axi_vdma_0_0
hdmi_axi_gpio_video_0
hdmi_microblaze_0_axi_intc_0
hdmi_xbar_0
hdmi_axi_timer_0_0
hdmi_axi_uartlite_0_0
hdmi_mdm_1_0
hdmi_microblaze_0_0
hdmi_xbar_1
hdmi_dlmb_bram_if_cntlr_0
hdmi_dlmb_v10_0
hdmi_s01_regslice_0
hdmi_v_tc_0_0
hdmi_ilmb_bram_if_cntlr_0
hdmi_ilmb_v10_0
hdmi_lmb_bram_0
hdmi_mig_7series_0_0
hdmi_auto_rs_w_1
hdmi_rst_mig_7series_0_100M_0
hdmi_rst_mig_7series_0_pxl_0
hdmi_v_axi4s_vid_out_0_0
hdmi_s00_regslice_0
hdmi_v_tc_1_0
hdmi_v_vid_in_axi4s_0_0
hdmi_s02_regslice_0
hdmi_s03_regslice_0
hdmi_m00_regslice_0
hdmi_auto_ds_0
hdmi_auto_rs_w_0
hdmi_auto_us_1
hdmi_auto_rs_w_2

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1079.891 ; gain = 384.762
update_compile_order -fileset sources_1
open_bd_design {W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.5 - dvi2rgb_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:9.5 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mig_7series:2.4 - mig_7series_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_pxl
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Successfully read diagram <hdmi> from BD file <W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd>
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {hdmi_v_vid_in_axi4s_0_0 hdmi_axi_mem_intercon_0 hdmi_mig_7series_0_0 hdmi_ilmb_v10_0 hdmi_v_axi4s_vid_out_0_0 hdmi_dlmb_bram_if_cntlr_0 hdmi_mdm_1_0 hdmi_microblaze_0_axi_periph_0 hdmi_axi_timer_0_0 hdmi_microblaze_0_0 hdmi_axi_gpio_video_0 hdmi_microblaze_0_axi_intc_0 hdmi_axi_vdma_0_0 hdmi_dlmb_v10_0 hdmi_ilmb_bram_if_cntlr_0 hdmi_rst_mig_7series_0_pxl_0 hdmi_v_tc_1_0 hdmi_v_tc_0_0 hdmi_rst_mig_7series_0_100M_0 hdmi_axi_uartlite_0_0 hdmi_lmb_bram_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {hdmi_v_vid_in_axi4s_0_0 hdmi_axi_mem_intercon_0 hdmi_mig_7series_0_0 hdmi_ilmb_v10_0 hdmi_v_axi4s_vid_out_0_0 hdmi_dlmb_bram_if_cntlr_0 hdmi_mdm_1_0 hdmi_microblaze_0_axi_periph_0 hdmi_axi_timer_0_0 hdmi_microblaze_0_0 hdmi_axi_gpio_video_0 hdmi_microblaze_0_axi_intc_0 hdmi_axi_vdma_0_0 hdmi_dlmb_v10_0 hdmi_ilmb_bram_if_cntlr_0 hdmi_rst_mig_7series_0_pxl_0 hdmi_v_tc_1_0 hdmi_v_tc_0_0 hdmi_rst_mig_7series_0_100M_0 hdmi_axi_uartlite_0_0 hdmi_lmb_bram_0}] -log ip_upgrade.log
Upgrading 'W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd'
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_gpio_video_0 (AXI GPIO 2.0) from revision 8 to revision 11
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 7 to revision 10
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_timer_0_0 (AXI Timer 2.0) from revision 8 to revision 11
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 10 to revision 13
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_vdma_0_0 (AXI Video Direct Memory Access 6.2) from revision 5 to revision 8
INFO: [IP_Flow 19-3422] Upgraded hdmi_dlmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded hdmi_dlmb_v10_0 (Local Memory Bus (LMB) 1.0 3.0) from revision 7 to revision 8
INFO: [IP_Flow 19-3422] Upgraded hdmi_ilmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded hdmi_ilmb_v10_0 (Local Memory Bus (LMB) 1.0 3.0) from revision 7 to revision 8
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [IP_Flow 19-3422] Upgraded hdmi_lmb_bram_0 (Block Memory Generator 8.3) from revision 0 to revision 3
INFO: [IP_Flow 19-3422] Upgraded hdmi_mdm_1_0 (MicroBlaze Debug Module (MDM) 3.2) from revision 4 to revision 6
INFO: [IP_Flow 19-1972] Upgraded hdmi_microblaze_0_0 from MicroBlaze 9.5 to MicroBlaze 9.6
INFO: [IP_Flow 19-3422] Upgraded hdmi_microblaze_0_axi_intc_0 (AXI Interrupt Controller 4.1) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded hdmi_microblaze_0_axi_periph_0 (AXI Interconnect 2.1) from revision 7 to revision 10
INFO: [IP_Flow 19-1972] Upgraded hdmi_mig_7series_0_0 from Memory Interface Generator (MIG 7 Series) 2.4 to Memory Interface Generator (MIG 7 Series) 4.0
INFO: [IP_Flow 19-3422] Upgraded hdmi_rst_mig_7series_0_100M_0 (Processor System Reset 5.0) from revision 8 to revision 9
INFO: [IP_Flow 19-3422] Upgraded hdmi_rst_mig_7series_0_pxl_0 (Processor System Reset 5.0) from revision 8 to revision 9
INFO: [IP_Flow 19-3422] Upgraded hdmi_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 0 to revision 3
INFO: [IP_Flow 19-3422] Upgraded hdmi_v_tc_0_0 (Video Timing Controller 6.1) from revision 6 to revision 8
INFO: [IP_Flow 19-3422] Upgraded hdmi_v_tc_1_0 (Video Timing Controller 6.1) from revision 6 to revision 8
INFO: [IP_Flow 19-3422] Upgraded hdmi_v_vid_in_axi4s_0_0 (Video In to AXI4-Stream 4.0) from revision 0 to revision 3
Wrote  : <W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'W:/ece532/hdmi/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 1436.797 ; gain = 345.656
generate_target all [get_files  W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd]
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_vdma:6.2-155] /axi_vdma_0 
                    To get the better performance, ensure AXI Memory Map clock frequency is greater than equal to AXI Streaming clock frequency.
VHDL Output written to : W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdl/hdmi.vhd
VHDL Output written to : W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdl/hdmi_wrapper.vhd
Wrote  : <W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_pxl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/s02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/s03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_rs_w .
Exporting to file W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hw_handoff/hdmi.hwh
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
Generated Block Design Tcl file W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hw_handoff/hdmi_bd.tcl
Generated Hardware Definition File W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdl/hdmi.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1550.930 ; gain = 114.133
export_ip_user_files -of_objects [get_files W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd] -no_script -force -quiet
export_simulation -of_objects [get_files W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd] -directory W:/ece532/hdmi/hdmi.ip_user_files/sim_scripts -ip_user_files_dir W:/ece532/hdmi/hdmi.ip_user_files -ipstatic_source_dir W:/ece532/hdmi/hdmi.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(32). Command ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_vdma:6.2-155] /axi_vdma_0 
                    To get the better performance, ensure AXI Memory Map clock frequency is greater than equal to AXI Streaming clock frequency.
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.387 ; gain = 0.000
set_property  ip_repo_paths  {w:/NexysVideo-master_2015.3/Projects/hdmi/repo W:/ece532/img_processing_ip/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/NexysVideo-master_2015.3/Projects/hdmi/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ece532/img_processing_ip/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv user:user:led_detect:1.0 led_detect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_vdma_1
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {6} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
endgroup
save_bd_design
Wrote  : <W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 08 17:46:45 2017...
