{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765384911569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 13:41:50 2025 " "Processing started: Wed Dec 10 13:41:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=\"*.sv *.v\" project " "Command: quartus_map --read_settings_files=on --source=\"*.sv *.v\" project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765384911569 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765384911946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "*.sv *.v " "Can't analyze file -- file *.sv *.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1765384911993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765384912063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765384912063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765384912063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765384912063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765384912063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765384912063 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 1 1 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765384912064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1765384912064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765384912067 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vaddr top.sv(11) " "Verilog HDL warning at top.sv(11): object vaddr used but never assigned" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1765384912068 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vdata top.sv(11) " "Verilog HDL warning at top.sv(11): object vdata used but never assigned" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1765384912068 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vbyte top.sv(13) " "Verilog HDL or VHDL warning at top.sv(13): object \"vbyte\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765384912069 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isRAM top.sv(29) " "Verilog HDL or VHDL warning at top.sv(29): object \"isRAM\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765384912069 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(42) " "Verilog HDL assignment warning at top.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765384912070 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(44) " "Verilog HDL assignment warning at top.sv(44): truncated value with size 32 to match size of target (24)" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765384912071 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "power_on_reset.sv 1 1 " "Using design file power_on_reset.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_reset " "Found entity 1: power_on_reset" {  } { { "power_on_reset.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/power_on_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765384912094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1765384912094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_reset power_on_reset:por " "Elaborating entity \"power_on_reset\" for hierarchy \"power_on_reset:por\"" {  } { { "top.sv" "por" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765384912094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 power_on_reset.sv(8) " "Verilog HDL assignment warning at power_on_reset.sv(8): truncated value with size 5 to match size of target (4)" {  } { { "power_on_reset.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/power_on_reset.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765384912094 "|top|power_on_reset:por"}
{ "Warning" "WSGN_SEARCH_FILE" "dec7seg.sv 1 1 " "Using design file dec7seg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/dec7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765384912109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1765384912109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:hex0 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:hex0\"" {  } { { "top.sv" "hex0" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765384912110 ""}
{ "Warning" "WSGN_SEARCH_FILE" "riscvmulti.sv 1 1 " "Using design file riscvmulti.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 riscvmulti " "Found entity 1: riscvmulti" {  } { { "riscvmulti.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/riscvmulti.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765384912129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1765384912129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvmulti riscvmulti:cpu " "Elaborating entity \"riscvmulti\" for hierarchy \"riscvmulti:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765384912129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt riscvmulti.sv(90) " "Verilog HDL or VHDL warning at riscvmulti.sv(90): object \"shamt\" assigned a value but never read" {  } { { "riscvmulti.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/riscvmulti.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765384912129 "|top|riscvmulti:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 riscvmulti.sv(107) " "Verilog HDL assignment warning at riscvmulti.sv(107): truncated value with size 33 to match size of target (32)" {  } { { "riscvmulti.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/riscvmulti.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765384912129 "|top|riscvmulti:cpu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "riscvmulti.sv(238) " "Verilog HDL warning at riscvmulti.sv(238): ignoring unsupported system task" {  } { { "riscvmulti.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/riscvmulti.sv" 238 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1765384912129 "|top|riscvmulti:cpu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "riscvmulti.sv(241) " "Verilog HDL warning at riscvmulti.sv(241): ignoring unsupported system task" {  } { { "riscvmulti.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/riscvmulti.sv" 241 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1765384912129 "|top|riscvmulti:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "mem.sv 1 1 " "Using design file mem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/mem.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765384912145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1765384912145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:ram " "Elaborating entity \"mem\" for hierarchy \"mem:ram\"" {  } { { "top.sv" "ram" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765384912145 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "85 0 255 mem.sv(62) " "Verilog HDL warning at mem.sv(62): number of words (85) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "mem.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/mem.sv" 62 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1765384912195 "|top|mem:ram"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RAM mem.sv(62) " "Verilog HDL warning at mem.sv(62): initial value for variable RAM should be constant" {  } { { "mem.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/mem.sv" 62 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1765384912195 "|top|mem:ram"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "riscvmulti:cpu\|RegisterBank " "RAM logic \"riscvmulti:cpu\|RegisterBank\" is uninferred due to asynchronous read logic" {  } { { "riscvmulti.sv" "RegisterBank" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/riscvmulti.sv" 83 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1765384913721 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1765384913721 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1765384925022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1765384932029 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1765384935851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/844915/projeto_final_aoc/labs/projeto_final/project.map.smsg " "Generated suppressed messages file C:/Users/844915/projeto_final_aoc/labs/projeto_final/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1765384936169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1765384936734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384936734 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.sv" "" { Text "C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765384937525 "|top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1765384937525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14547 " "Implemented 14547 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1765384937554 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1765384937554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14484 " "Implemented 14484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1765384937554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1765384937554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765384937602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 13:42:17 2025 " "Processing ended: Wed Dec 10 13:42:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765384937602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765384937602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765384937602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765384937602 ""}
