config CounterVerilog;
  design work.Counter;
  default liblist work;
endconfig
config CounterTV1Verilog;
  design work.Counter_TV1;
  default liblist work;
endconfig
