// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mcalcB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        nIterationCounter,
        Peta_tabx_V_0,
        Lam_tabx_V_0,
        Peta_tabx_V_1,
        Lam_tabx_V_1,
        Peta_tabx_V_2,
        Lam_tabx_V_2,
        Eta_ans_V_0,
        Eta_ans_V_0_ap_vld,
        Eta_ans_V_1,
        Eta_ans_V_1_ap_vld,
        Eta_ans_V_2,
        Eta_ans_V_2_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_7E = 9'b1111110;
parameter    ap_const_lv9_3E = 9'b111110;
parameter    ap_const_lv9_1E = 9'b11110;
parameter    ap_const_lv9_E = 9'b1110;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv7_1F = 7'b11111;
parameter    ap_const_lv7_3F = 7'b111111;
parameter    ap_const_lv7_7 = 7'b111;
parameter    ap_const_lv7_F = 7'b1111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] nIterationCounter;
input  [7:0] Peta_tabx_V_0;
input  [7:0] Lam_tabx_V_0;
input  [7:0] Peta_tabx_V_1;
input  [7:0] Lam_tabx_V_1;
input  [7:0] Peta_tabx_V_2;
input  [7:0] Lam_tabx_V_2;
output  [7:0] Eta_ans_V_0;
output   Eta_ans_V_0_ap_vld;
output  [7:0] Eta_ans_V_1;
output   Eta_ans_V_1_ap_vld;
output  [7:0] Eta_ans_V_2;
output   Eta_ans_V_2_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Eta_ans_V_0_ap_vld;
reg Eta_ans_V_1_ap_vld;
reg Eta_ans_V_2_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] tmp_821_fu_108_p3;
reg   [0:0] tmp_821_reg_750;
wire   [0:0] tmp_533_fu_130_p2;
reg   [0:0] tmp_533_reg_756;
wire   [0:0] tmp_534_fu_136_p2;
reg   [0:0] tmp_534_reg_762;
wire   [0:0] tmp_535_fu_142_p2;
reg   [0:0] tmp_535_reg_768;
wire   [0:0] tmp_536_fu_148_p2;
reg   [0:0] tmp_536_reg_774;
wire   [0:0] tmp_537_fu_154_p2;
reg   [0:0] tmp_537_reg_780;
wire   [0:0] tmp_538_fu_160_p2;
reg   [0:0] tmp_538_reg_785;
wire   [0:0] tmp_822_fu_196_p3;
reg   [0:0] tmp_822_reg_790;
wire   [0:0] tmp_1069_1_fu_218_p2;
reg   [0:0] tmp_1069_1_reg_796;
wire   [0:0] tmp_1070_1_fu_224_p2;
reg   [0:0] tmp_1070_1_reg_802;
wire   [0:0] tmp_1071_1_fu_230_p2;
reg   [0:0] tmp_1071_1_reg_808;
wire   [0:0] tmp_1072_1_fu_236_p2;
reg   [0:0] tmp_1072_1_reg_814;
wire   [0:0] tmp_1073_1_fu_242_p2;
reg   [0:0] tmp_1073_1_reg_820;
wire   [0:0] tmp_1074_1_fu_248_p2;
reg   [0:0] tmp_1074_1_reg_825;
wire   [0:0] tmp_823_fu_284_p3;
reg   [0:0] tmp_823_reg_830;
wire   [0:0] tmp_1069_2_fu_306_p2;
reg   [0:0] tmp_1069_2_reg_836;
wire   [0:0] tmp_1070_2_fu_312_p2;
reg   [0:0] tmp_1070_2_reg_842;
wire   [0:0] tmp_1071_2_fu_318_p2;
reg   [0:0] tmp_1071_2_reg_848;
wire   [0:0] tmp_1072_2_fu_324_p2;
reg   [0:0] tmp_1072_2_reg_854;
wire   [0:0] tmp_1073_2_fu_330_p2;
reg   [0:0] tmp_1073_2_reg_860;
wire   [0:0] tmp_1074_2_fu_336_p2;
reg   [0:0] tmp_1074_2_reg_865;
wire   [0:0] tmp_fu_72_p2;
wire   [7:0] p_s_fu_82_p3;
wire  signed [8:0] p_cast_fu_90_p1;
wire  signed [8:0] rhs_V_16_fu_98_p1;
wire   [8:0] vArg_V_fu_102_p2;
wire   [8:0] vArg_V_20_fu_116_p2;
wire   [8:0] p_4_fu_122_p3;
wire   [7:0] p_121_1_fu_170_p3;
wire  signed [8:0] p_121_1_cast_fu_178_p1;
wire  signed [8:0] rhs_V_16_1_fu_186_p1;
wire   [8:0] vArg_V_1_fu_190_p2;
wire   [8:0] vArg_V_20_1_fu_204_p2;
wire   [8:0] p_122_1_fu_210_p3;
wire   [7:0] p_121_2_fu_258_p3;
wire  signed [8:0] p_121_2_cast_fu_266_p1;
wire  signed [8:0] rhs_V_16_2_fu_274_p1;
wire   [8:0] vArg_V_2_fu_278_p2;
wire   [8:0] vArg_V_20_2_fu_292_p2;
wire   [8:0] p_122_2_fu_298_p3;
wire   [2:0] storemerge_cast_cast_fu_342_p3;
wire   [2:0] sel_tmp_fu_349_p3;
wire   [0:0] sel_tmp1_fu_360_p2;
wire   [0:0] sel_tmp6_fu_370_p2;
wire   [0:0] sel_tmp7_fu_375_p2;
wire   [0:0] sel_tmp2_fu_365_p2;
wire   [0:0] tmp_539_fu_388_p2;
wire   [6:0] sel_tmp3_cast_fu_380_p3;
wire  signed [6:0] sel_tmp_cast_fu_356_p1;
wire   [0:0] sel_tmp13_fu_402_p2;
wire   [0:0] sel_tmp22_fu_412_p2;
wire   [0:0] sel_tmp23_fu_417_p2;
wire   [0:0] sel_tmp14_fu_407_p2;
wire   [0:0] tmp_540_fu_430_p2;
wire   [6:0] sel_tmp15_cast_fu_422_p3;
wire   [6:0] sel_tmp8_fu_394_p3;
wire   [2:0] storemerge_1_cast_ca_fu_444_p3;
wire   [2:0] sel_tmp26_fu_451_p3;
wire   [0:0] sel_tmp27_fu_462_p2;
wire   [0:0] sel_tmp32_fu_472_p2;
wire   [0:0] sel_tmp33_fu_477_p2;
wire   [0:0] sel_tmp28_fu_467_p2;
wire   [0:0] tmp_541_fu_490_p2;
wire   [6:0] sel_tmp29_cast_fu_482_p3;
wire  signed [6:0] sel_tmp26_cast_fu_458_p1;
wire   [0:0] sel_tmp39_fu_504_p2;
wire   [0:0] sel_tmp48_fu_514_p2;
wire   [0:0] sel_tmp49_fu_519_p2;
wire   [0:0] sel_tmp40_fu_509_p2;
wire   [0:0] tmp_542_fu_532_p2;
wire   [6:0] sel_tmp41_cast_fu_524_p3;
wire   [6:0] sel_tmp34_fu_496_p3;
wire   [2:0] storemerge_2_cast_ca_fu_546_p3;
wire   [2:0] sel_tmp52_fu_553_p3;
wire   [0:0] sel_tmp53_fu_564_p2;
wire   [0:0] sel_tmp58_fu_574_p2;
wire   [0:0] sel_tmp59_fu_579_p2;
wire   [0:0] sel_tmp54_fu_569_p2;
wire   [0:0] tmp_543_fu_592_p2;
wire   [6:0] sel_tmp55_cast_fu_584_p3;
wire  signed [6:0] sel_tmp52_cast_fu_560_p1;
wire   [0:0] sel_tmp65_fu_606_p2;
wire   [0:0] sel_tmp74_fu_616_p2;
wire   [0:0] sel_tmp75_fu_621_p2;
wire   [0:0] sel_tmp66_fu_611_p2;
wire   [0:0] tmp_544_fu_634_p2;
wire   [6:0] sel_tmp67_cast_fu_626_p3;
wire   [6:0] sel_tmp60_fu_598_p3;
wire   [6:0] rhs_V_fu_640_p3;
wire   [6:0] lhs_V_fu_538_p3;
wire   [6:0] r_V_fu_660_p2;
wire   [7:0] r_V_cast_fu_666_p1;
wire   [0:0] tmp_s_fu_648_p2;
wire   [7:0] mf1_fu_670_p2;
wire   [6:0] lhs_V_1_fu_436_p3;
wire   [6:0] r_V_1_fu_690_p2;
wire   [7:0] r_V_1_cast_fu_696_p1;
wire   [0:0] tmp_545_fu_652_p2;
wire   [7:0] mf8_fu_700_p2;
wire   [6:0] r_V_2_fu_720_p2;
wire   [7:0] r_V_2_cast_fu_726_p1;
wire   [0:0] tmp_546_fu_656_p2;
wire   [7:0] mf_fu_730_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_pipeline_idle_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'b1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        tmp_1069_1_reg_796 <= tmp_1069_1_fu_218_p2;
        tmp_1069_2_reg_836 <= tmp_1069_2_fu_306_p2;
        tmp_1070_1_reg_802 <= tmp_1070_1_fu_224_p2;
        tmp_1070_2_reg_842 <= tmp_1070_2_fu_312_p2;
        tmp_1071_1_reg_808 <= tmp_1071_1_fu_230_p2;
        tmp_1071_2_reg_848 <= tmp_1071_2_fu_318_p2;
        tmp_1072_1_reg_814 <= tmp_1072_1_fu_236_p2;
        tmp_1072_2_reg_854 <= tmp_1072_2_fu_324_p2;
        tmp_1073_1_reg_820 <= tmp_1073_1_fu_242_p2;
        tmp_1073_2_reg_860 <= tmp_1073_2_fu_330_p2;
        tmp_1074_1_reg_825 <= tmp_1074_1_fu_248_p2;
        tmp_1074_2_reg_865 <= tmp_1074_2_fu_336_p2;
        tmp_533_reg_756 <= tmp_533_fu_130_p2;
        tmp_534_reg_762 <= tmp_534_fu_136_p2;
        tmp_535_reg_768 <= tmp_535_fu_142_p2;
        tmp_536_reg_774 <= tmp_536_fu_148_p2;
        tmp_537_reg_780 <= tmp_537_fu_154_p2;
        tmp_538_reg_785 <= tmp_538_fu_160_p2;
        tmp_821_reg_750 <= vArg_V_fu_102_p2[ap_const_lv32_8];
        tmp_822_reg_790 <= vArg_V_1_fu_190_p2[ap_const_lv32_8];
        tmp_823_reg_830 <= vArg_V_2_fu_278_p2[ap_const_lv32_8];
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Eta_ans_V_0_ap_vld = 1'b1;
    end else begin
        Eta_ans_V_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Eta_ans_V_1_ap_vld = 1'b1;
    end else begin
        Eta_ans_V_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Eta_ans_V_2_ap_vld = 1'b1;
    end else begin
        Eta_ans_V_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_enable_reg_pp0_iter0))) begin
        ap_pipeline_idle_pp0 = 1'b1;
    end else begin
        ap_pipeline_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Eta_ans_V_0 = ((tmp_s_fu_648_p2[0:0] === 1'b1) ? r_V_cast_fu_666_p1 : mf1_fu_670_p2);

assign Eta_ans_V_1 = ((tmp_545_fu_652_p2[0:0] === 1'b1) ? r_V_1_cast_fu_696_p1 : mf8_fu_700_p2);

assign Eta_ans_V_2 = ((tmp_546_fu_656_p2[0:0] === 1'b1) ? r_V_2_cast_fu_726_p1 : mf_fu_730_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_0];

assign ap_enable_reg_pp0_iter0 = ap_start;

assign lhs_V_1_fu_436_p3 = ((tmp_540_fu_430_p2[0:0] === 1'b1) ? sel_tmp15_cast_fu_422_p3 : sel_tmp8_fu_394_p3);

assign lhs_V_fu_538_p3 = ((tmp_542_fu_532_p2[0:0] === 1'b1) ? sel_tmp41_cast_fu_524_p3 : sel_tmp34_fu_496_p3);

assign mf1_fu_670_p2 = (ap_const_lv8_0 - r_V_cast_fu_666_p1);

assign mf8_fu_700_p2 = (ap_const_lv8_0 - r_V_1_cast_fu_696_p1);

assign mf_fu_730_p2 = (ap_const_lv8_0 - r_V_2_cast_fu_726_p1);

assign p_121_1_cast_fu_178_p1 = $signed(p_121_1_fu_170_p3);

assign p_121_1_fu_170_p3 = ((tmp_fu_72_p2[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabx_V_1);

assign p_121_2_cast_fu_266_p1 = $signed(p_121_2_fu_258_p3);

assign p_121_2_fu_258_p3 = ((tmp_fu_72_p2[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabx_V_2);

assign p_122_1_fu_210_p3 = ((tmp_822_fu_196_p3[0:0] === 1'b1) ? vArg_V_20_1_fu_204_p2 : vArg_V_1_fu_190_p2);

assign p_122_2_fu_298_p3 = ((tmp_823_fu_284_p3[0:0] === 1'b1) ? vArg_V_20_2_fu_292_p2 : vArg_V_2_fu_278_p2);

assign p_4_fu_122_p3 = ((tmp_821_fu_108_p3[0:0] === 1'b1) ? vArg_V_20_fu_116_p2 : vArg_V_fu_102_p2);

assign p_cast_fu_90_p1 = $signed(p_s_fu_82_p3);

assign p_s_fu_82_p3 = ((tmp_fu_72_p2[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabx_V_0);

assign r_V_1_cast_fu_696_p1 = r_V_1_fu_690_p2;

assign r_V_1_fu_690_p2 = (lhs_V_1_fu_436_p3 & rhs_V_fu_640_p3);

assign r_V_2_cast_fu_726_p1 = r_V_2_fu_720_p2;

assign r_V_2_fu_720_p2 = (lhs_V_1_fu_436_p3 & lhs_V_fu_538_p3);

assign r_V_cast_fu_666_p1 = r_V_fu_660_p2;

assign r_V_fu_660_p2 = (rhs_V_fu_640_p3 & lhs_V_fu_538_p3);

assign rhs_V_16_1_fu_186_p1 = $signed(Lam_tabx_V_1);

assign rhs_V_16_2_fu_274_p1 = $signed(Lam_tabx_V_2);

assign rhs_V_16_fu_98_p1 = $signed(Lam_tabx_V_0);

assign rhs_V_fu_640_p3 = ((tmp_544_fu_634_p2[0:0] === 1'b1) ? sel_tmp67_cast_fu_626_p3 : sel_tmp60_fu_598_p3);

assign sel_tmp13_fu_402_p2 = (tmp_535_reg_768 ^ 1'b1);

assign sel_tmp14_fu_407_p2 = (tmp_536_reg_774 & sel_tmp13_fu_402_p2);

assign sel_tmp15_cast_fu_422_p3 = ((sel_tmp23_fu_417_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp1_fu_360_p2 = (tmp_533_reg_756 ^ 1'b1);

assign sel_tmp22_fu_412_p2 = (tmp_536_reg_774 ^ 1'b1);

assign sel_tmp23_fu_417_p2 = (tmp_537_reg_780 & sel_tmp22_fu_412_p2);

assign sel_tmp26_cast_fu_458_p1 = $signed(sel_tmp26_fu_451_p3);

assign sel_tmp26_fu_451_p3 = ((tmp_1074_1_reg_825[0:0] === 1'b1) ? storemerge_1_cast_ca_fu_444_p3 : ap_const_lv3_1);

assign sel_tmp27_fu_462_p2 = (tmp_1069_1_reg_796 ^ 1'b1);

assign sel_tmp28_fu_467_p2 = (tmp_1070_1_reg_802 & sel_tmp27_fu_462_p2);

assign sel_tmp29_cast_fu_482_p3 = ((sel_tmp33_fu_477_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp2_fu_365_p2 = (tmp_534_reg_762 & sel_tmp1_fu_360_p2);

assign sel_tmp32_fu_472_p2 = (tmp_1070_1_reg_802 ^ 1'b1);

assign sel_tmp33_fu_477_p2 = (tmp_1071_1_reg_808 & sel_tmp32_fu_472_p2);

assign sel_tmp34_fu_496_p3 = ((tmp_541_fu_490_p2[0:0] === 1'b1) ? sel_tmp29_cast_fu_482_p3 : sel_tmp26_cast_fu_458_p1);

assign sel_tmp39_fu_504_p2 = (tmp_1071_1_reg_808 ^ 1'b1);

assign sel_tmp3_cast_fu_380_p3 = ((sel_tmp7_fu_375_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp40_fu_509_p2 = (tmp_1072_1_reg_814 & sel_tmp39_fu_504_p2);

assign sel_tmp41_cast_fu_524_p3 = ((sel_tmp49_fu_519_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp48_fu_514_p2 = (tmp_1072_1_reg_814 ^ 1'b1);

assign sel_tmp49_fu_519_p2 = (tmp_1073_1_reg_820 & sel_tmp48_fu_514_p2);

assign sel_tmp52_cast_fu_560_p1 = $signed(sel_tmp52_fu_553_p3);

assign sel_tmp52_fu_553_p3 = ((tmp_1074_2_reg_865[0:0] === 1'b1) ? storemerge_2_cast_ca_fu_546_p3 : ap_const_lv3_1);

assign sel_tmp53_fu_564_p2 = (tmp_1069_2_reg_836 ^ 1'b1);

assign sel_tmp54_fu_569_p2 = (tmp_1070_2_reg_842 & sel_tmp53_fu_564_p2);

assign sel_tmp55_cast_fu_584_p3 = ((sel_tmp59_fu_579_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp58_fu_574_p2 = (tmp_1070_2_reg_842 ^ 1'b1);

assign sel_tmp59_fu_579_p2 = (tmp_1071_2_reg_848 & sel_tmp58_fu_574_p2);

assign sel_tmp60_fu_598_p3 = ((tmp_543_fu_592_p2[0:0] === 1'b1) ? sel_tmp55_cast_fu_584_p3 : sel_tmp52_cast_fu_560_p1);

assign sel_tmp65_fu_606_p2 = (tmp_1071_2_reg_848 ^ 1'b1);

assign sel_tmp66_fu_611_p2 = (tmp_1072_2_reg_854 & sel_tmp65_fu_606_p2);

assign sel_tmp67_cast_fu_626_p3 = ((sel_tmp75_fu_621_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp6_fu_370_p2 = (tmp_534_reg_762 ^ 1'b1);

assign sel_tmp74_fu_616_p2 = (tmp_1072_2_reg_854 ^ 1'b1);

assign sel_tmp75_fu_621_p2 = (tmp_1073_2_reg_860 & sel_tmp74_fu_616_p2);

assign sel_tmp7_fu_375_p2 = (tmp_535_reg_768 & sel_tmp6_fu_370_p2);

assign sel_tmp8_fu_394_p3 = ((tmp_539_fu_388_p2[0:0] === 1'b1) ? sel_tmp3_cast_fu_380_p3 : sel_tmp_cast_fu_356_p1);

assign sel_tmp_cast_fu_356_p1 = $signed(sel_tmp_fu_349_p3);

assign sel_tmp_fu_349_p3 = ((tmp_538_reg_785[0:0] === 1'b1) ? storemerge_cast_cast_fu_342_p3 : ap_const_lv3_1);

assign storemerge_1_cast_ca_fu_444_p3 = ((tmp_1069_1_reg_796[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign storemerge_2_cast_ca_fu_546_p3 = ((tmp_1069_2_reg_836[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign storemerge_cast_cast_fu_342_p3 = ((tmp_533_reg_756[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign tmp_1069_1_fu_218_p2 = (($signed(p_122_1_fu_210_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_1069_2_fu_306_p2 = (($signed(p_122_2_fu_298_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_1070_1_fu_224_p2 = (($signed(p_122_1_fu_210_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_1070_2_fu_312_p2 = (($signed(p_122_2_fu_298_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_1071_1_fu_230_p2 = (($signed(p_122_1_fu_210_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_1071_2_fu_318_p2 = (($signed(p_122_2_fu_298_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_1072_1_fu_236_p2 = (($signed(p_122_1_fu_210_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_1072_2_fu_324_p2 = (($signed(p_122_2_fu_298_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_1073_1_fu_242_p2 = (($signed(p_122_1_fu_210_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_1073_2_fu_330_p2 = (($signed(p_122_2_fu_298_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_1074_1_fu_248_p2 = (($signed(p_122_1_fu_210_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_1074_2_fu_336_p2 = (($signed(p_122_2_fu_298_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_533_fu_130_p2 = (($signed(p_4_fu_122_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_534_fu_136_p2 = (($signed(p_4_fu_122_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_535_fu_142_p2 = (($signed(p_4_fu_122_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_536_fu_148_p2 = (($signed(p_4_fu_122_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_537_fu_154_p2 = (($signed(p_4_fu_122_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_538_fu_160_p2 = (($signed(p_4_fu_122_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_539_fu_388_p2 = (sel_tmp7_fu_375_p2 | sel_tmp2_fu_365_p2);

assign tmp_540_fu_430_p2 = (sel_tmp23_fu_417_p2 | sel_tmp14_fu_407_p2);

assign tmp_541_fu_490_p2 = (sel_tmp33_fu_477_p2 | sel_tmp28_fu_467_p2);

assign tmp_542_fu_532_p2 = (sel_tmp49_fu_519_p2 | sel_tmp40_fu_509_p2);

assign tmp_543_fu_592_p2 = (sel_tmp59_fu_579_p2 | sel_tmp54_fu_569_p2);

assign tmp_544_fu_634_p2 = (sel_tmp75_fu_621_p2 | sel_tmp66_fu_611_p2);

assign tmp_545_fu_652_p2 = (tmp_821_reg_750 ^ tmp_823_reg_830);

assign tmp_546_fu_656_p2 = (tmp_821_reg_750 ^ tmp_822_reg_790);

assign tmp_821_fu_108_p3 = vArg_V_fu_102_p2[ap_const_lv32_8];

assign tmp_822_fu_196_p3 = vArg_V_1_fu_190_p2[ap_const_lv32_8];

assign tmp_823_fu_284_p3 = vArg_V_2_fu_278_p2[ap_const_lv32_8];

assign tmp_fu_72_p2 = ((nIterationCounter == ap_const_lv16_0) ? 1'b1 : 1'b0);

assign tmp_s_fu_648_p2 = (tmp_822_reg_790 ^ tmp_823_reg_830);

assign vArg_V_1_fu_190_p2 = ($signed(p_121_1_cast_fu_178_p1) - $signed(rhs_V_16_1_fu_186_p1));

assign vArg_V_20_1_fu_204_p2 = (ap_const_lv9_0 - vArg_V_1_fu_190_p2);

assign vArg_V_20_2_fu_292_p2 = (ap_const_lv9_0 - vArg_V_2_fu_278_p2);

assign vArg_V_20_fu_116_p2 = (ap_const_lv9_0 - vArg_V_fu_102_p2);

assign vArg_V_2_fu_278_p2 = ($signed(p_121_2_cast_fu_266_p1) - $signed(rhs_V_16_2_fu_274_p1));

assign vArg_V_fu_102_p2 = ($signed(p_cast_fu_90_p1) - $signed(rhs_V_16_fu_98_p1));

endmodule //mcalcB
