#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 12 16:57:23 2025
# Process ID: 41480
# Current directory: C:/Users/anass/VHDL/Projet1/Projet7couleur
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2700 C:\Users\anass\VHDL\Projet1\Projet7couleur\Projet7couleur.xpr
# Log file: C:/Users/anass/VHDL/Projet1/Projet7couleur/vivado.log
# Journal file: C:/Users/anass/VHDL/Projet1/Projet7couleur\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lucas/workspace/VHDL/projet/exercices/Projet7couleur' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Downloads/vga_image_afficheur.vhd', nor could it be found using path 'C:/Users/lucas/Downloads/vga_image_afficheur.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Downloads/vga_image_afficheur.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Downloads/vga_image_afficheur.vhd] -no_script -reset -force -quiet
remove_files  C:/Downloads/vga_image_afficheur.vhd
close [ open C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.srcs/sources_1/new/vga_image_afficheur.vhd w ]
add_files C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.srcs/sources_1/new/vga_image_afficheur.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.srcs/sources_1/new/test.vhd w ]
add_files C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.srcs/sources_1/new/test.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 12 17:07:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon May 12 17:07:36 2025] Launched impl_1...
Run output will be captured here: C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 12 17:11:24 2025] Launched impl_1...
Run output will be captured here: C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38427A
set_property PROGRAM.FILE {C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.runs/impl_1/vga_image_afficheur.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/anass/VHDL/Projet1/Projet7couleur/Projet7couleur.runs/impl_1/vga_image_afficheur.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_project
open_project C:/Users/anass/VHDL/Projet1/projet8_drapeau/projet8_drapeau/projet8_drapeau.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lucas/workspace/VHDL/projet/exercices/projet8_drapeau' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 12 17:43:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/anass/VHDL/Projet1/projet8_drapeau/projet8_drapeau/projet8_drapeau.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon May 12 17:44:12 2025] Launched impl_1...
Run output will be captured here: C:/Users/anass/VHDL/Projet1/projet8_drapeau/projet8_drapeau/projet8_drapeau.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 12 17:45:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/anass/VHDL/Projet1/projet8_drapeau/projet8_drapeau/projet8_drapeau.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38427A
set_property PROGRAM.FILE {C:/Users/anass/VHDL/Projet1/projet8_drapeau/projet8_drapeau/projet8_drapeau.runs/impl_1/vga_drapeau.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/anass/VHDL/Projet1/projet8_drapeau/projet8_drapeau/projet8_drapeau.runs/impl_1/vga_drapeau.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 12 17:47:29 2025...
