

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'
================================================================
* Date:           Fri Nov 24 14:58:06 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.26 ns|  6.454 ns|     2.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65538|  18.518 ns|  0.607 ms|    2|  65538|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_774_2  |        0|    65536|         3|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    557|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|      8|      1|    -|
|Multiplexer      |        -|   -|      -|    228|    -|
|Register         |        -|   -|    223|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    231|    786|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |whiYuv_2_U  |tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1912_fu_517_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln1916_fu_541_p2              |         +|   0|  0|  23|          16|          16|
    |boxBottom_fu_634_p2               |         +|   0|  0|  23|          16|          16|
    |boxRight_fu_629_p2                |         +|   0|  0|  23|          16|          16|
    |x_2_fu_439_p2                     |         +|   0|  0|  23|          16|           1|
    |sub_ln1914_fu_512_p2              |         -|   0|  0|  23|          16|          16|
    |sub_ln1918_fu_536_p2              |         -|   0|  0|  23|          16|          16|
    |and_ln1942_1_fu_677_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_2_fu_671_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_fu_683_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln1947_fu_689_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_226                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_338                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_361                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_377                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_381                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_385                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_411                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_678                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1884_fu_454_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1889_fu_464_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1894_fu_475_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1901_fu_490_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1906_fu_501_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_1_fu_650_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_fu_639_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_1_fu_666_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_fu_655_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1963_fu_570_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln774_fu_434_p2              |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln1884_fu_449_p2               |        or|   0|  0|  16|          16|          16|
    |or_ln1963_fu_575_p2               |        or|   0|  0|   2|           1|           1|
    |boxHCoord                         |    select|   0|  0|  16|           1|          16|
    |boxVCoord                         |    select|   0|  0|  16|           1|          16|
    |empty_fu_734_p3                   |    select|   0|  0|   8|           1|           8|
    |p_0_2_0_0_0269699_fu_713_p3       |    select|   0|  0|   8|           1|           8|
    |pixOut_11_fu_699_p3               |    select|   0|  0|   8|           1|           1|
    |pixOut_12_fu_720_p3               |    select|   0|  0|   8|           1|           8|
    |pixOut_7_fu_693_p3                |    select|   0|  0|   8|           1|           8|
    |select_ln1975_fu_580_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln1991_fu_727_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln1993_fu_706_p3           |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1932_fu_644_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1937_fu_660_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 557|         332|         365|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_empty_86_phi_fu_322_p8    |  14|          3|    1|          3|
    |ap_phi_mux_empty_87_phi_fu_305_p8    |  14|          3|    1|          3|
    |ap_phi_mux_phi_ln1975_phi_fu_339_p4  |  14|          3|    2|          6|
    |ap_phi_mux_pix_3_phi_fu_367_p12      |   9|          2|    8|         16|
    |ap_phi_mux_pix_4_phi_fu_349_p12      |   9|          2|    8|         16|
    |ap_phi_mux_pix_phi_fu_386_p12        |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_3_reg_363   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_4_reg_346   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_reg_382     |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter3_pix_3_reg_363   |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter3_pix_4_reg_346   |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter3_pix_reg_382     |  20|          4|    8|         32|
    |bckgndYUV_blk_n                      |   9|          2|    1|          2|
    |boxHCoord_loc_1_fu_140               |   9|          2|   16|         32|
    |boxVCoord_loc_1_fu_136               |   9|          2|   16|         32|
    |ovrlayYUV_blk_n                      |   9|          2|    1|          2|
    |x_fu_132                             |   9|          2|   16|         32|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 228|         49|  129|        310|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |and_ln1942_reg_977                  |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_pix_3_reg_363  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_346  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_382    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_3_reg_363  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_346  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_382    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_3_reg_363  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_4_reg_346  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_reg_382    |   8|   0|    8|          0|
    |boxHCoord_loc_1_fu_140              |  16|   0|   16|          0|
    |boxHCoord_loc_1_load_reg_905        |  16|   0|   16|          0|
    |boxVCoord_loc_1_fu_136              |  16|   0|   16|          0|
    |boxVCoord_loc_1_load_reg_900        |  16|   0|   16|          0|
    |hDir                                |   1|   0|    1|          0|
    |icmp_ln774_reg_910                  |   1|   0|    1|          0|
    |icmp_ln774_reg_910_pp0_iter2_reg    |   1|   0|    1|          0|
    |or_ln1963_reg_947                   |   1|   0|    1|          0|
    |or_ln1963_reg_947_pp0_iter2_reg     |   1|   0|    1|          0|
    |pixIn_5_reg_963                     |   8|   0|    8|          0|
    |pixIn_6_reg_970                     |   8|   0|    8|          0|
    |pixIn_reg_956                       |   8|   0|    8|          0|
    |trunc_ln774_reg_914                 |   1|   0|    1|          0|
    |vDir                                |   1|   0|    1|          0|
    |x_1_reg_894                         |  16|   0|   16|          0|
    |x_fu_132                            |  16|   0|   16|          0|
    |zext_ln1914_1_cast_reg_880          |   9|   0|   16|          7|
    |zext_ln1914_cast_reg_886            |   8|   0|   16|          8|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 223|   0|  238|         15|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|bckgndYUV_dout              |   in|   24|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_num_data_valid    |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_fifo_cap          |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_empty_n           |   in|    1|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_read              |  out|    1|     ap_fifo|                                bckgndYUV|       pointer|
|ovrlayYUV_din               |  out|   24|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid    |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap          |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_full_n            |   in|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_write             |  out|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|boxHCoord_loc_0             |   in|   16|     ap_none|                          boxHCoord_loc_0|        scalar|
|boxVCoord_loc_0             |   in|   16|     ap_none|                          boxVCoord_loc_0|        scalar|
|loopWidth                   |   in|   16|     ap_none|                                loopWidth|        scalar|
|boxColorB                   |   in|    8|     ap_none|                                boxColorB|        scalar|
|pixOut                      |   in|    8|     ap_none|                                   pixOut|        scalar|
|boxColorR                   |   in|    8|     ap_none|                                boxColorR|        scalar|
|and4_i                      |   in|    1|     ap_none|                                   and4_i|        scalar|
|and26_i                     |   in|    1|     ap_none|                                  and26_i|        scalar|
|tobool                      |   in|    1|     ap_none|                                   tobool|        scalar|
|and10_i                     |   in|    1|     ap_none|                                  and10_i|        scalar|
|patternId_val_load          |   in|    8|     ap_none|                       patternId_val_load|        scalar|
|boxSize                     |   in|   16|     ap_none|                                  boxSize|        scalar|
|y                           |   in|   16|     ap_none|                                        y|        scalar|
|zext_ln1914                 |   in|    8|     ap_none|                              zext_ln1914|        scalar|
|vMax                        |   in|   16|     ap_none|                                     vMax|        scalar|
|hMax                        |   in|   16|     ap_none|                                     hMax|        scalar|
|zext_ln1914_1               |   in|    9|     ap_none|                            zext_ln1914_1|        scalar|
|icmp                        |   in|    1|     ap_none|                                     icmp|        scalar|
|boxColorG                   |   in|    8|     ap_none|                                boxColorG|        scalar|
|crossHairX                  |   in|   16|     ap_none|                               crossHairX|        scalar|
|cmp2_i                      |   in|    1|     ap_none|                                   cmp2_i|        scalar|
|color                       |   in|    8|     ap_none|                                    color|        scalar|
|boxHCoord_loc_1_out         |  out|   16|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxHCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out         |  out|   16|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxHCoord                   |  out|   16|      ap_vld|                                boxHCoord|       pointer|
|boxHCoord_ap_vld            |  out|    1|      ap_vld|                                boxHCoord|       pointer|
|boxVCoord                   |  out|   16|      ap_vld|                                boxVCoord|       pointer|
|boxVCoord_ap_vld            |  out|    1|      ap_vld|                                boxVCoord|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

