4
avrora/sim/AtmelInterpreter$SREGBehavior.<init>(Lavrora/sim/AtmelInterpreter;)V
PTG:
Vars:
2
r1 1 -2 
r0 1 -1 
Fields: 0
Accesses: 1
2 1 -1 
Functions: 1
6 1 -1 
Constructors: 1
6 -1

Summary: 2
0 -1 
avrora/sim/AtmelInterpreter$SREGBehavior.<init>(Lavrora/sim/AtmelInterpreter;Lavrora/sim/AtmelInterpreter$1;)V
PTG:
Vars:
3
r0 1 -1 
r2 1 -3 
r1 1 -2 
Fields: 0
Accesses: 0
Functions: 1
2 2 -1 -2 
Constructors: 1
2 -1

Summary: 4
-3 0 -1 -2 
avrora/sim/AtmelInterpreter$SREGBehavior.read(I)I
PTG:
Vars:
9
$r1 1 3 
$r4 1 3 
r0 1 -1 
$r8 1 3 
$r2 1 3 
$r5 1 3 
$r6 1 3 
$r7 1 3 
$r3 1 3 
Fields: 1
-1 this$0 3
Accesses: 16
64 1 3 
33 1 -1 
2 1 -1 
34 1 3 
3 1 3 
106 1 -1 
107 1 3 
78 1 -1 
79 1 3 
48 1 -1 
49 1 3 
18 1 -1 
19 1 3 
92 1 -1 
93 1 3 
63 1 -1 
Functions: 0
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$SREGBehavior.write(II)I
PTG:
Vars:
10
$r1 1 29 
$r2 2 19 29 
$r3 2 19 29 
r0 1 -1 
$r4 2 19 29 
$r5 2 19 29 
$r6 2 19 29 
$r8 2 19 29 
$r7 2 19 29 
$r9 1 19 
Fields: 2
-1 this$0 19
-1 this$0 29
Accesses: 16
129 1 -1 
162 2 19 29 
35 1 -1 
70 2 19 29 
73 1 -1 
108 2 19 29 
111 1 -1 
144 2 19 29 
18 1 -1 
51 2 19 29 
147 1 -1 
54 1 -1 
89 2 19 29 
28 1 -1 
92 1 -1 
126 2 19 29 
Functions: 2
32 1 29 
22 1 19 
Constructors: 0

Summary: 1
-1 
