$date
	Thu Aug  4 08:50:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RAM_tb $end
$var wire 8 ! dataOut [7:0] $end
$var reg 10 " Addr [9:0] $end
$var reg 1 # CS $end
$var reg 1 $ READ $end
$var reg 1 % WRITE $end
$var reg 1 & clk $end
$var reg 8 ' dataIn [7:0] $end
$scope module uut $end
$var wire 10 ( Addr [9:0] $end
$var wire 1 ) CS $end
$var wire 1 * READ $end
$var wire 1 + WRITE $end
$var wire 1 , clk $end
$var wire 8 - dataIn [7:0] $end
$var reg 8 . dataOut [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
b0 -
0,
0+
0*
0)
b0 (
b0 '
0&
0%
0$
0#
b0 "
bx !
$end
#10000
1&
1,
#20000
0&
0,
#30000
1&
1,
#40000
0&
0,
#50000
1&
1,
#60000
0&
0,
#70000
1&
1,
#80000
0&
0,
#90000
1&
1,
#100000
0&
0,
1%
1+
1#
1)
#110000
1&
1,
#120000
0&
0,
b1 '
b1 -
#130000
1&
1,
#140000
0&
0,
b1 "
b1 (
b10010 '
b10010 -
#150000
1&
1,
#160000
0&
0,
b10 "
b10 (
b10011 '
b10011 -
#170000
1&
1,
#180000
0&
0,
b11 "
b11 (
b10110 '
b10110 -
#190000
1&
1,
#200000
0&
0,
b100 "
b100 (
b10 '
b10 -
#210000
1&
1,
#220000
0&
0,
#230000
1&
1,
#240000
0&
0,
1$
1*
0%
0+
b0 "
b0 (
#250000
b1 .
b1 !
1&
1,
#260000
0&
0,
b1 "
b1 (
#270000
b10010 .
b10010 !
1&
1,
#280000
0&
0,
b10 "
b10 (
#290000
b10011 .
b10011 !
1&
1,
#300000
0&
0,
b11 "
b11 (
#310000
b10110 .
b10110 !
1&
1,
#320000
0&
0,
b100 "
b100 (
#330000
b10 .
b10 !
1&
1,
#340000
0&
0,
#350000
1&
1,
#360000
0&
0,
#370000
1&
1,
#380000
0&
0,
#390000
1&
1,
#400000
0&
0,
