
TEAM6_Elevator_ALL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004874  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08004a0c  08004a0c  00005a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ac4  08004ac4  00006088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004ac4  08004ac4  00005ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004acc  08004acc  00006088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004acc  08004acc  00005acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ad0  08004ad0  00005ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08004ad4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  20000088  08004b5c  00006088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  08004b5c  00006258  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e245  00000000  00000000  000060b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c12  00000000  00000000  000142fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f48  00000000  00000000  00016f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bea  00000000  00000000  00017e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ac2  00000000  00000000  00018a42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013648  00000000  00000000  00030504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e404  00000000  00000000  00043b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1f50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d94  00000000  00000000  000d1f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000d5d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000088 	.word	0x20000088
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080049f4 	.word	0x080049f4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000008c 	.word	0x2000008c
 80001d4:	080049f4 	.word	0x080049f4

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <dataOut_SEG>:

#include "7seg.h"


void dataOut_SEG(uint8_t data)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 800050e:	2307      	movs	r3, #7
 8000510:	60fb      	str	r3, [r7, #12]
 8000512:	e029      	b.n	8000568 <dataOut_SEG+0x64>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 8000514:	79fa      	ldrb	r2, [r7, #7]
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	fa42 f303 	asr.w	r3, r2, r3
 800051c:	f003 0301 	and.w	r3, r3, #1
 8000520:	2b00      	cmp	r3, #0
 8000522:	d006      	beq.n	8000532 <dataOut_SEG+0x2e>
		{

			HAL_GPIO_WritePin(SER_PORT_SEG, SER_PIN_SEG, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800052a:	481a      	ldr	r0, [pc, #104]	@ (8000594 <dataOut_SEG+0x90>)
 800052c:	f002 fb90 	bl	8002c50 <HAL_GPIO_WritePin>
 8000530:	e005      	b.n	800053e <dataOut_SEG+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_SEG, SER_PIN_SEG, GPIO_PIN_RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000538:	4816      	ldr	r0, [pc, #88]	@ (8000594 <dataOut_SEG+0x90>)
 800053a:	f002 fb89 	bl	8002c50 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_SEG, SRCLK_PIN_SEG, GPIO_PIN_SET);
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000544:	4814      	ldr	r0, [pc, #80]	@ (8000598 <dataOut_SEG+0x94>)
 8000546:	f002 fb83 	bl	8002c50 <HAL_GPIO_WritePin>
		delay_us(5);
 800054a:	2005      	movs	r0, #5
 800054c:	f000 f8b2 	bl	80006b4 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_SEG, SRCLK_PIN_SEG, GPIO_PIN_RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000556:	4810      	ldr	r0, [pc, #64]	@ (8000598 <dataOut_SEG+0x94>)
 8000558:	f002 fb7a 	bl	8002c50 <HAL_GPIO_WritePin>
		delay_us(5);
 800055c:	2005      	movs	r0, #5
 800055e:	f000 f8a9 	bl	80006b4 <delay_us>
	for(int i = 7; i >= 0; i--)
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	3b01      	subs	r3, #1
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	2b00      	cmp	r3, #0
 800056c:	dad2      	bge.n	8000514 <dataOut_SEG+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_SEG, RCLK_PIN_SEG, GPIO_PIN_SET);
 800056e:	2201      	movs	r2, #1
 8000570:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000574:	4807      	ldr	r0, [pc, #28]	@ (8000594 <dataOut_SEG+0x90>)
 8000576:	f002 fb6b 	bl	8002c50 <HAL_GPIO_WritePin>
	delay_us(10);
 800057a:	200a      	movs	r0, #10
 800057c:	f000 f89a 	bl	80006b4 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_SEG, RCLK_PIN_SEG, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000586:	4803      	ldr	r0, [pc, #12]	@ (8000594 <dataOut_SEG+0x90>)
 8000588:	f002 fb62 	bl	8002c50 <HAL_GPIO_WritePin>
}
 800058c:	bf00      	nop
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40020000 	.word	0x40020000
 8000598:	40020400 	.word	0x40020400

0800059c <SEVEN_SEG_Init>:
    0x3F, 0x06, 0x5B, 0x4F, 0x66,
    0x6D, 0x7D, 0x27, 0x7F, 0x67
};

void SEVEN_SEG_Init()
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	dataOut_SEG(SEG_NUMBER[1]);
 80005a0:	2306      	movs	r3, #6
 80005a2:	4618      	mov	r0, r3
 80005a4:	f7ff ffae 	bl	8000504 <dataOut_SEG>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}

080005ac <SEVEN_SEG>:

void SEVEN_SEG(uint8_t floor)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	dataOut_SEG(SEG_NUMBER[floor]);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a04      	ldr	r2, [pc, #16]	@ (80005cc <SEVEN_SEG+0x20>)
 80005ba:	5cd3      	ldrb	r3, [r2, r3]
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff ffa1 	bl	8000504 <dataOut_SEG>
}
 80005c2:	bf00      	nop
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	08004a7c 	.word	0x08004a7c

080005d0 <buttonGetPressed>:




bool buttonGetPressed(uint8_t num)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
    if(num >= 10) return false;
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	2b09      	cmp	r3, #9
 80005de:	d901      	bls.n	80005e4 <buttonGetPressed+0x14>
 80005e0:	2300      	movs	r3, #0
 80005e2:	e059      	b.n	8000698 <buttonGetPressed+0xc8>

    // level: 1=눌림(onState), 0=안눌림
    uint8_t level = (HAL_GPIO_ReadPin(button[num].port, button[num].number) == button[num].onState) ? 1 : 0;
 80005e4:	79fb      	ldrb	r3, [r7, #7]
 80005e6:	4a2e      	ldr	r2, [pc, #184]	@ (80006a0 <buttonGetPressed+0xd0>)
 80005e8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	492c      	ldr	r1, [pc, #176]	@ (80006a0 <buttonGetPressed+0xd0>)
 80005f0:	00db      	lsls	r3, r3, #3
 80005f2:	440b      	add	r3, r1
 80005f4:	889b      	ldrh	r3, [r3, #4]
 80005f6:	4619      	mov	r1, r3
 80005f8:	4610      	mov	r0, r2
 80005fa:	f002 fb11 	bl	8002c20 <HAL_GPIO_ReadPin>
 80005fe:	4603      	mov	r3, r0
 8000600:	4619      	mov	r1, r3
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	4a26      	ldr	r2, [pc, #152]	@ (80006a0 <buttonGetPressed+0xd0>)
 8000606:	00db      	lsls	r3, r3, #3
 8000608:	4413      	add	r3, r2
 800060a:	799b      	ldrb	r3, [r3, #6]
 800060c:	4299      	cmp	r1, r3
 800060e:	bf0c      	ite	eq
 8000610:	2301      	moveq	r3, #1
 8000612:	2300      	movne	r3, #0
 8000614:	b2db      	uxtb	r3, r3
 8000616:	73fb      	strb	r3, [r7, #15]
    static uint8_t  stableLevel[10] = {0};    // 마지막으로 확정된 레벨
    static uint8_t  lastRawLevel[10] = {0};   // 직전에 본 raw 레벨
    static uint32_t lastChange[10] = {0};     // raw가 바뀐 시각
    static uint8_t  latched[10] = {0};        // 눌림 1회 발생 락

    uint32_t now = HAL_GetTick();
 8000618:	f001 ff58 	bl	80024cc <HAL_GetTick>
 800061c:	60b8      	str	r0, [r7, #8]

    // raw 레벨이 바뀌면 디바운스 타이머 리셋
    if(level != lastRawLevel[num])
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	4a20      	ldr	r2, [pc, #128]	@ (80006a4 <buttonGetPressed+0xd4>)
 8000622:	5cd3      	ldrb	r3, [r2, r3]
 8000624:	7bfa      	ldrb	r2, [r7, #15]
 8000626:	429a      	cmp	r2, r3
 8000628:	d00a      	beq.n	8000640 <buttonGetPressed+0x70>
    {
        lastRawLevel[num] = level;
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	491d      	ldr	r1, [pc, #116]	@ (80006a4 <buttonGetPressed+0xd4>)
 800062e:	7bfa      	ldrb	r2, [r7, #15]
 8000630:	54ca      	strb	r2, [r1, r3]
        lastChange[num] = now;
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	491c      	ldr	r1, [pc, #112]	@ (80006a8 <buttonGetPressed+0xd8>)
 8000636:	68ba      	ldr	r2, [r7, #8]
 8000638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        return false;
 800063c:	2300      	movs	r3, #0
 800063e:	e02b      	b.n	8000698 <buttonGetPressed+0xc8>
    }

    // 일정 시간(디바운스) 동안 레벨이 유지되면 stable로 확정
    if((now - lastChange[num]) >= 30) // 30ms 디바운스
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	4a19      	ldr	r2, [pc, #100]	@ (80006a8 <buttonGetPressed+0xd8>)
 8000644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000648:	68ba      	ldr	r2, [r7, #8]
 800064a:	1ad3      	subs	r3, r2, r3
 800064c:	2b1d      	cmp	r3, #29
 800064e:	d922      	bls.n	8000696 <buttonGetPressed+0xc6>
    {
        if(stableLevel[num] != level)
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	4a16      	ldr	r2, [pc, #88]	@ (80006ac <buttonGetPressed+0xdc>)
 8000654:	5cd3      	ldrb	r3, [r2, r3]
 8000656:	7bfa      	ldrb	r2, [r7, #15]
 8000658:	429a      	cmp	r2, r3
 800065a:	d003      	beq.n	8000664 <buttonGetPressed+0x94>
        {
            stableLevel[num] = level;
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	4913      	ldr	r1, [pc, #76]	@ (80006ac <buttonGetPressed+0xdc>)
 8000660:	7bfa      	ldrb	r2, [r7, #15]
 8000662:	54ca      	strb	r2, [r1, r3]
        }

        // "눌림 stableLevel=1"이 되었을 때, latched가 0이면 1회 true
        if(stableLevel[num] == 1 && latched[num] == 0)
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	4a11      	ldr	r2, [pc, #68]	@ (80006ac <buttonGetPressed+0xdc>)
 8000668:	5cd3      	ldrb	r3, [r2, r3]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d10a      	bne.n	8000684 <buttonGetPressed+0xb4>
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	4a0f      	ldr	r2, [pc, #60]	@ (80006b0 <buttonGetPressed+0xe0>)
 8000672:	5cd3      	ldrb	r3, [r2, r3]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d105      	bne.n	8000684 <buttonGetPressed+0xb4>
        {
            latched[num] = 1;
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	4a0d      	ldr	r2, [pc, #52]	@ (80006b0 <buttonGetPressed+0xe0>)
 800067c:	2101      	movs	r1, #1
 800067e:	54d1      	strb	r1, [r2, r3]
            return true;  // ★ 딱 한 번만 발생
 8000680:	2301      	movs	r3, #1
 8000682:	e009      	b.n	8000698 <buttonGetPressed+0xc8>
        }

        // 버튼을 떼면(lv=0) latch 해제 -> 다음 눌림 받을 준비
        if(stableLevel[num] == 0)
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <buttonGetPressed+0xdc>)
 8000688:	5cd3      	ldrb	r3, [r2, r3]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d103      	bne.n	8000696 <buttonGetPressed+0xc6>
        {
            latched[num] = 0;
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	4a07      	ldr	r2, [pc, #28]	@ (80006b0 <buttonGetPressed+0xe0>)
 8000692:	2100      	movs	r1, #0
 8000694:	54d1      	strb	r1, [r2, r3]
        }
    }

    return false;
 8000696:	2300      	movs	r3, #0
}
 8000698:	4618      	mov	r0, r3
 800069a:	3710      	adds	r7, #16
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	20000000 	.word	0x20000000
 80006a4:	200000a4 	.word	0x200000a4
 80006a8:	200000b0 	.word	0x200000b0
 80006ac:	200000d8 	.word	0x200000d8
 80006b0:	200000e4 	.word	0x200000e4

080006b4 <delay_us>:
#include "delay.h"

void delay_us(uint16_t us)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim11,0);
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <delay_us+0x30>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	2200      	movs	r2, #0
 80006c4:	625a      	str	r2, [r3, #36]	@ 0x24
	while((__HAL_TIM_GET_COUNTER(&htim11)) < us);
 80006c6:	bf00      	nop
 80006c8:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <delay_us+0x30>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80006ce:	88fb      	ldrh	r3, [r7, #6]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d3f9      	bcc.n	80006c8 <delay_us+0x14>
}
 80006d4:	bf00      	nop
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	2000020c 	.word	0x2000020c

080006e8 <DOOR_SET>:
static uint8_t lcd_open_once = 0;
static uint8_t lcd_close_once = 0;


static void DOOR_SET(bool open)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
    static int8_t last = -1;          // -1: 초기
    if(last == (int8_t)open) return;  // 같은 명령이면 무시
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <DOOR_SET+0x40>)
 80006f4:	f993 3000 	ldrsb.w	r3, [r3]
 80006f8:	461a      	mov	r2, r3
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	429a      	cmp	r2, r3
 80006fe:	d00f      	beq.n	8000720 <DOOR_SET+0x38>
    last = open;
 8000700:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000704:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <DOOR_SET+0x40>)
 8000706:	701a      	strb	r2, [r3, #0]

    openorclose = open;
 8000708:	4a08      	ldr	r2, [pc, #32]	@ (800072c <DOOR_SET+0x44>)
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	7013      	strb	r3, [r2, #0]
    if(open) Elevator_Open();
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d002      	beq.n	800071a <DOOR_SET+0x32>
 8000714:	f001 fc08 	bl	8001f28 <Elevator_Open>
 8000718:	e003      	b.n	8000722 <DOOR_SET+0x3a>
    else     Elevator_Close();
 800071a:	f001 fc15 	bl	8001f48 <Elevator_Close>
 800071e:	e000      	b.n	8000722 <DOOR_SET+0x3a>
    if(last == (int8_t)open) return;  // 같은 명령이면 무시
 8000720:	bf00      	nop
}
 8000722:	3708      	adds	r7, #8
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000051 	.word	0x20000051
 800072c:	200000f5 	.word	0x200000f5

08000730 <CHECK_FLOOR_OVERFLOW>:

bool CHECK_FLOOR_OVERFLOW(uint8_t floor)	//층 유효범위 체크
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	4603      	mov	r3, r0
 8000738:	71fb      	strb	r3, [r7, #7]
	return (floor >= FLOOR_MIN && floor <= FLOOR_MAX);
 800073a:	79fb      	ldrb	r3, [r7, #7]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d004      	beq.n	800074a <CHECK_FLOOR_OVERFLOW+0x1a>
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	2b03      	cmp	r3, #3
 8000744:	d801      	bhi.n	800074a <CHECK_FLOOR_OVERFLOW+0x1a>
 8000746:	2301      	movs	r3, #1
 8000748:	e000      	b.n	800074c <CHECK_FLOOR_OVERFLOW+0x1c>
 800074a:	2300      	movs	r3, #0
 800074c:	f003 0301 	and.w	r3, r3, #1
 8000750:	b2db      	uxtb	r3, r3
}
 8000752:	4618      	mov	r0, r3
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr

0800075e <REQ_BIT>:

// === 요청을 받으면 층수를 기록 ===
uint8_t REQ_BIT(uint8_t floor)		//floor bit 001 010 100 으로 시프트
{
 800075e:	b580      	push	{r7, lr}
 8000760:	b082      	sub	sp, #8
 8000762:	af00      	add	r7, sp, #0
 8000764:	4603      	mov	r3, r0
 8000766:	71fb      	strb	r3, [r7, #7]
	if(!CHECK_FLOOR_OVERFLOW(floor))
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff ffe0 	bl	8000730 <CHECK_FLOOR_OVERFLOW>
 8000770:	4603      	mov	r3, r0
 8000772:	f083 0301 	eor.w	r3, r3, #1
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <REQ_BIT+0x22>
		return 0;
 800077c:	2300      	movs	r3, #0
 800077e:	e005      	b.n	800078c <REQ_BIT+0x2e>
	else
		//1층이면 0번비트 2층이면 1번비트 3층이면 2번비트
		return 1 << (floor - 1);
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	3b01      	subs	r3, #1
 8000784:	2201      	movs	r2, #1
 8000786:	fa02 f303 	lsl.w	r3, r2, r3
 800078a:	b2db      	uxtb	r3, r3
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <REQ_CHECK>:

//===요청이 있는지 확인===
bool REQ_CHECK( uint8_t cur_floor, uint8_t req_floor)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	460a      	mov	r2, r1
 800079e:	71fb      	strb	r3, [r7, #7]
 80007a0:	4613      	mov	r3, r2
 80007a2:	71bb      	strb	r3, [r7, #6]
	uint8_t st = REQ_BIT(cur_floor);
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	4618      	mov	r0, r3
 80007a8:	f7ff ffd9 	bl	800075e <REQ_BIT>
 80007ac:	4603      	mov	r3, r0
 80007ae:	73fb      	strb	r3, [r7, #15]
	return (st != 0) && ((st & req_floor) != 0);
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d007      	beq.n	80007c6 <REQ_CHECK+0x32>
 80007b6:	7bfa      	ldrb	r2, [r7, #15]
 80007b8:	79bb      	ldrb	r3, [r7, #6]
 80007ba:	4013      	ands	r3, r2
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <REQ_CHECK+0x32>
 80007c2:	2301      	movs	r3, #1
 80007c4:	e000      	b.n	80007c8 <REQ_CHECK+0x34>
 80007c6:	2300      	movs	r3, #0
 80007c8:	f003 0301 	and.w	r3, r3, #1
 80007cc:	b2db      	uxtb	r3, r3
	 * (st & requestedfloor) != 0 은 idx에서 st의 비교
	 * idx비트에 st가 가리키는 비트가있다면 1이나온다
	 * 왼쪽과 비교해서 1 && 1이 나와야 return으로 1
	 * 요청있다고 판단
	*/
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <REQ_TOGGLE>:

//===요청 토글(버튼으로 추가/취소)===

void REQ_TOGGLE(uint8_t floor)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
	uint8_t st = REQ_BIT(floor);
 80007e2:	79fb      	ldrb	r3, [r7, #7]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff ffba 	bl	800075e <REQ_BIT>
 80007ea:	4603      	mov	r3, r0
 80007ec:	73fb      	strb	r3, [r7, #15]
	if(st == 0) return;
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d007      	beq.n	8000804 <REQ_TOGGLE+0x2c>
	requested_floor ^= st;
 80007f4:	4b05      	ldr	r3, [pc, #20]	@ (800080c <REQ_TOGGLE+0x34>)
 80007f6:	781a      	ldrb	r2, [r3, #0]
 80007f8:	7bfb      	ldrb	r3, [r7, #15]
 80007fa:	4053      	eors	r3, r2
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	4b03      	ldr	r3, [pc, #12]	@ (800080c <REQ_TOGGLE+0x34>)
 8000800:	701a      	strb	r2, [r3, #0]
 8000802:	e000      	b.n	8000806 <REQ_TOGGLE+0x2e>
	if(st == 0) return;
 8000804:	bf00      	nop
}
 8000806:	3710      	adds	r7, #16
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	200000ef 	.word	0x200000ef

08000810 <REQ_NEAREST>:

// === 요청중 가까운층 선택 ===

uint8_t REQ_NEAREST(uint8_t cur_idx, uint8_t req_idx)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	460a      	mov	r2, r1
 800081a:	71fb      	strb	r3, [r7, #7]
 800081c:	4613      	mov	r3, r2
 800081e:	71bb      	strb	r3, [r7, #6]
	if(req_idx == 0) return 0;	//아무것도 없으면 그냥 넘어감
 8000820:	79bb      	ldrb	r3, [r7, #6]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d101      	bne.n	800082a <REQ_NEAREST+0x1a>
 8000826:	2300      	movs	r3, #0
 8000828:	e02c      	b.n	8000884 <REQ_NEAREST+0x74>

	uint8_t best_floor = 0;			// 현재까지 선택된 층에서 가장 가까운 층
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
	uint8_t bestDist = 0xff;	// 현재까지 최소거리
 800082e:	23ff      	movs	r3, #255	@ 0xff
 8000830:	73bb      	strb	r3, [r7, #14]

	for(uint8_t i = FLOOR_MIN; i <= FLOOR_MAX; i++)
 8000832:	2301      	movs	r3, #1
 8000834:	737b      	strb	r3, [r7, #13]
 8000836:	e021      	b.n	800087c <REQ_NEAREST+0x6c>
	{
		if(REQ_CHECK(i, req_idx))		//요청이 있다고 판단이 되면
 8000838:	79ba      	ldrb	r2, [r7, #6]
 800083a:	7b7b      	ldrb	r3, [r7, #13]
 800083c:	4611      	mov	r1, r2
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ffa8 	bl	8000794 <REQ_CHECK>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d015      	beq.n	8000876 <REQ_NEAREST+0x66>
		{
			uint8_t dist = (cur_idx > i) ? (cur_idx - i) : (i - cur_idx);	//층수 차이만큼 dist 저장
 800084a:	79fa      	ldrb	r2, [r7, #7]
 800084c:	7b7b      	ldrb	r3, [r7, #13]
 800084e:	429a      	cmp	r2, r3
 8000850:	d904      	bls.n	800085c <REQ_NEAREST+0x4c>
 8000852:	79fa      	ldrb	r2, [r7, #7]
 8000854:	7b7b      	ldrb	r3, [r7, #13]
 8000856:	1ad3      	subs	r3, r2, r3
 8000858:	b2db      	uxtb	r3, r3
 800085a:	e003      	b.n	8000864 <REQ_NEAREST+0x54>
 800085c:	7b7a      	ldrb	r2, [r7, #13]
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	1ad3      	subs	r3, r2, r3
 8000862:	b2db      	uxtb	r3, r3
 8000864:	733b      	strb	r3, [r7, #12]
			if(dist < bestDist)			//dist가 bestDist보다 짧다고 판단되면
 8000866:	7b3a      	ldrb	r2, [r7, #12]
 8000868:	7bbb      	ldrb	r3, [r7, #14]
 800086a:	429a      	cmp	r2, r3
 800086c:	d203      	bcs.n	8000876 <REQ_NEAREST+0x66>
			{
				bestDist = dist;			//갱신
 800086e:	7b3b      	ldrb	r3, [r7, #12]
 8000870:	73bb      	strb	r3, [r7, #14]
				best_floor = i;
 8000872:	7b7b      	ldrb	r3, [r7, #13]
 8000874:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = FLOOR_MIN; i <= FLOOR_MAX; i++)
 8000876:	7b7b      	ldrb	r3, [r7, #13]
 8000878:	3301      	adds	r3, #1
 800087a:	737b      	strb	r3, [r7, #13]
 800087c:	7b7b      	ldrb	r3, [r7, #13]
 800087e:	2b03      	cmp	r3, #3
 8000880:	d9da      	bls.n	8000838 <REQ_NEAREST+0x28>
			}
		}
	}
	return best_floor;
 8000882:	7bfb      	ldrb	r3, [r7, #15]
}
 8000884:	4618      	mov	r0, r3
 8000886:	3710      	adds	r7, #16
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <ELEVATOR_DIR>:

//=== 엘리베이터 방향 설정===

void ELEVATOR_DIR()
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
	if(destination_floor == 0 || destination_floor == current_floor) //초기화상태거나 현재층이 목적층과 같을때
 8000890:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <ELEVATOR_DIR+0x44>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d005      	beq.n	80008a4 <ELEVATOR_DIR+0x18>
 8000898:	4b0d      	ldr	r3, [pc, #52]	@ (80008d0 <ELEVATOR_DIR+0x44>)
 800089a:	781a      	ldrb	r2, [r3, #0]
 800089c:	4b0d      	ldr	r3, [pc, #52]	@ (80008d4 <ELEVATOR_DIR+0x48>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d103      	bne.n	80008ac <ELEVATOR_DIR+0x20>
	{
		upordown = 0;		//정지
 80008a4:	4b0c      	ldr	r3, [pc, #48]	@ (80008d8 <ELEVATOR_DIR+0x4c>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		upordown = 2;		//DOWN
	}
}
 80008aa:	e00c      	b.n	80008c6 <ELEVATOR_DIR+0x3a>
	else if(destination_floor > current_floor)
 80008ac:	4b08      	ldr	r3, [pc, #32]	@ (80008d0 <ELEVATOR_DIR+0x44>)
 80008ae:	781a      	ldrb	r2, [r3, #0]
 80008b0:	4b08      	ldr	r3, [pc, #32]	@ (80008d4 <ELEVATOR_DIR+0x48>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	429a      	cmp	r2, r3
 80008b6:	d903      	bls.n	80008c0 <ELEVATOR_DIR+0x34>
		upordown = 1;		//UP
 80008b8:	4b07      	ldr	r3, [pc, #28]	@ (80008d8 <ELEVATOR_DIR+0x4c>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	701a      	strb	r2, [r3, #0]
}
 80008be:	e002      	b.n	80008c6 <ELEVATOR_DIR+0x3a>
		upordown = 2;		//DOWN
 80008c0:	4b05      	ldr	r3, [pc, #20]	@ (80008d8 <ELEVATOR_DIR+0x4c>)
 80008c2:	2202      	movs	r2, #2
 80008c4:	701a      	strb	r2, [r3, #0]
}
 80008c6:	bf00      	nop
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr
 80008d0:	200000ee 	.word	0x200000ee
 80008d4:	20000050 	.word	0x20000050
 80008d8:	200000f4 	.word	0x200000f4

080008dc <OUT_REQ_SET_UP>:

// === 외부 버튼 위,아래 버튼 ===

// 외부에서 위로 가는 값을 저장
void OUT_REQ_SET_UP(uint8_t floor)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
    uint8_t st = REQ_BIT(floor);
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff ff38 	bl	800075e <REQ_BIT>
 80008ee:	4603      	mov	r3, r0
 80008f0:	73fb      	strb	r3, [r7, #15]
    if(st == 0) return;
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d007      	beq.n	8000908 <OUT_REQ_SET_UP+0x2c>
    out_req_up |= st;
 80008f8:	4b05      	ldr	r3, [pc, #20]	@ (8000910 <OUT_REQ_SET_UP+0x34>)
 80008fa:	781a      	ldrb	r2, [r3, #0]
 80008fc:	7bfb      	ldrb	r3, [r7, #15]
 80008fe:	4313      	orrs	r3, r2
 8000900:	b2da      	uxtb	r2, r3
 8000902:	4b03      	ldr	r3, [pc, #12]	@ (8000910 <OUT_REQ_SET_UP+0x34>)
 8000904:	701a      	strb	r2, [r3, #0]
 8000906:	e000      	b.n	800090a <OUT_REQ_SET_UP+0x2e>
    if(st == 0) return;
 8000908:	bf00      	nop
}
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	200000f0 	.word	0x200000f0

08000914 <OUT_REQ_SET_DOWN>:

// 외부에서 아래로 가는 값을 저장
void OUT_REQ_SET_DOWN(uint8_t floor)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	71fb      	strb	r3, [r7, #7]
    uint8_t st = REQ_BIT(floor);
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff ff1c 	bl	800075e <REQ_BIT>
 8000926:	4603      	mov	r3, r0
 8000928:	73fb      	strb	r3, [r7, #15]
    if(st == 0) return;
 800092a:	7bfb      	ldrb	r3, [r7, #15]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d007      	beq.n	8000940 <OUT_REQ_SET_DOWN+0x2c>
    out_req_down |= st;
 8000930:	4b05      	ldr	r3, [pc, #20]	@ (8000948 <OUT_REQ_SET_DOWN+0x34>)
 8000932:	781a      	ldrb	r2, [r3, #0]
 8000934:	7bfb      	ldrb	r3, [r7, #15]
 8000936:	4313      	orrs	r3, r2
 8000938:	b2da      	uxtb	r2, r3
 800093a:	4b03      	ldr	r3, [pc, #12]	@ (8000948 <OUT_REQ_SET_DOWN+0x34>)
 800093c:	701a      	strb	r2, [r3, #0]
 800093e:	e000      	b.n	8000942 <OUT_REQ_SET_DOWN+0x2e>
    if(st == 0) return;
 8000940:	bf00      	nop
}
 8000942:	3710      	adds	r7, #16
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	200000f1 	.word	0x200000f1

0800094c <OUT_REQ_CLEAR_UP>:


// 외부에서 위로 가는 값을 제거 (상태 초기화)
void OUT_REQ_CLEAR_UP(uint8_t floor)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	71fb      	strb	r3, [r7, #7]
    uint8_t st = REQ_BIT(floor);
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff ff00 	bl	800075e <REQ_BIT>
 800095e:	4603      	mov	r3, r0
 8000960:	73fb      	strb	r3, [r7, #15]
    if(st == 0) return;
 8000962:	7bfb      	ldrb	r3, [r7, #15]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d009      	beq.n	800097c <OUT_REQ_CLEAR_UP+0x30>
    out_req_up &= (uint8_t)~st;
 8000968:	7bfb      	ldrb	r3, [r7, #15]
 800096a:	43db      	mvns	r3, r3
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b05      	ldr	r3, [pc, #20]	@ (8000984 <OUT_REQ_CLEAR_UP+0x38>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	4013      	ands	r3, r2
 8000974:	b2da      	uxtb	r2, r3
 8000976:	4b03      	ldr	r3, [pc, #12]	@ (8000984 <OUT_REQ_CLEAR_UP+0x38>)
 8000978:	701a      	strb	r2, [r3, #0]
 800097a:	e000      	b.n	800097e <OUT_REQ_CLEAR_UP+0x32>
    if(st == 0) return;
 800097c:	bf00      	nop
}
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	200000f0 	.word	0x200000f0

08000988 <OUT_REQ_CLEAR_DOWN>:

// 외부에서 아래로 가는 값을 제거 (상태 초기화)
void OUT_REQ_CLEAR_DOWN(uint8_t floor)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
    uint8_t st = REQ_BIT(floor);
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff fee2 	bl	800075e <REQ_BIT>
 800099a:	4603      	mov	r3, r0
 800099c:	73fb      	strb	r3, [r7, #15]
    if(st == 0) return;
 800099e:	7bfb      	ldrb	r3, [r7, #15]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d009      	beq.n	80009b8 <OUT_REQ_CLEAR_DOWN+0x30>
    out_req_down &= (uint8_t)~st;
 80009a4:	7bfb      	ldrb	r3, [r7, #15]
 80009a6:	43db      	mvns	r3, r3
 80009a8:	b2da      	uxtb	r2, r3
 80009aa:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <OUT_REQ_CLEAR_DOWN+0x38>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	4013      	ands	r3, r2
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	4b03      	ldr	r3, [pc, #12]	@ (80009c0 <OUT_REQ_CLEAR_DOWN+0x38>)
 80009b4:	701a      	strb	r2, [r3, #0]
 80009b6:	e000      	b.n	80009ba <OUT_REQ_CLEAR_DOWN+0x32>
    if(st == 0) return;
 80009b8:	bf00      	nop
}
 80009ba:	3710      	adds	r7, #16
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000f1 	.word	0x200000f1

080009c4 <ALL_OUTPUTS_OFF>:

// === 비상정지 함수들 ===

void ALL_OUTPUTS_OFF(void)		//모든 LED 끄기
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
    dataOut_LED(0x00);
 80009c8:	2000      	movs	r0, #0
 80009ca:	f001 f88f 	bl	8001aec <dataOut_LED>
    dataOut_SEG(0x00);
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff fd98 	bl	8000504 <dataOut_SEG>
    Dig_AllOff();
 80009d4:	f000 fc28 	bl	8001228 <Dig_AllOff>
    dataOut_FND(0x00);
 80009d8:	2000      	movs	r0, #0
 80009da:	f000 fbdd 	bl	8001198 <dataOut_FND>
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
	...

080009e4 <MOTOR_STOP>:


void MOTOR_STOP(void)			//모터 정지
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
    rotateInit();
 80009e8:	f001 fb4e 	bl	8002088 <rotateInit>
    rotateSteps(0, 0);
 80009ec:	2100      	movs	r1, #0
 80009ee:	2000      	movs	r0, #0
 80009f0:	f001 faf0 	bl	8001fd4 <rotateSteps>
    upordown = 0;
 80009f4:	4b02      	ldr	r3, [pc, #8]	@ (8000a00 <MOTOR_STOP+0x1c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	200000f4 	.word	0x200000f4

08000a04 <CHANGED_FLOOR>:


// === 층 변화 이벤트 처리 ===

void CHANGED_FLOOR(uint8_t floor)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	71fb      	strb	r3, [r7, #7]
	SEVEN_SEG(floor);
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fdcb 	bl	80005ac <SEVEN_SEG>

	if(upordown == 1)
 8000a16:	4b84      	ldr	r3, [pc, #528]	@ (8000c28 <CHANGED_FLOOR+0x224>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d104      	bne.n	8000a28 <CHANGED_FLOOR+0x24>
	{
		FND_UP(floor);
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	4618      	mov	r0, r3
 8000a22:	f000 fcef 	bl	8001404 <FND_UP>
 8000a26:	e007      	b.n	8000a38 <CHANGED_FLOOR+0x34>
	}
	else if(upordown == 2)
 8000a28:	4b7f      	ldr	r3, [pc, #508]	@ (8000c28 <CHANGED_FLOOR+0x224>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b02      	cmp	r3, #2
 8000a2e:	d103      	bne.n	8000a38 <CHANGED_FLOOR+0x34>
	{
		FND_DOWN(floor);
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f000 fd08 	bl	8001448 <FND_DOWN>
	}

	if(button_flag != MOVE) return;	//MOVE 상태가 아니면 종료
 8000a38:	4b7c      	ldr	r3, [pc, #496]	@ (8000c2c <CHANGED_FLOOR+0x228>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	f040 80eb 	bne.w	8000c18 <CHANGED_FLOOR+0x214>


	if(destination_floor != 0 && floor == destination_floor)
 8000a42:	4b7b      	ldr	r3, [pc, #492]	@ (8000c30 <CHANGED_FLOOR+0x22c>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d054      	beq.n	8000af4 <CHANGED_FLOOR+0xf0>
 8000a4a:	4b79      	ldr	r3, [pc, #484]	@ (8000c30 <CHANGED_FLOOR+0x22c>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	79fa      	ldrb	r2, [r7, #7]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d14f      	bne.n	8000af4 <CHANGED_FLOOR+0xf0>
	{
	    // === 해당 층의 요청 비트 정리(내부/외부 모두) ===
	    uint8_t st = REQ_BIT(floor);
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fe81 	bl	800075e <REQ_BIT>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	73bb      	strb	r3, [r7, #14]
	    if(st)
 8000a60:	7bbb      	ldrb	r3, [r7, #14]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d01a      	beq.n	8000a9c <CHANGED_FLOOR+0x98>
	    {
	        requested_floor &= (uint8_t)~st;
 8000a66:	7bbb      	ldrb	r3, [r7, #14]
 8000a68:	43db      	mvns	r3, r3
 8000a6a:	b2da      	uxtb	r2, r3
 8000a6c:	4b71      	ldr	r3, [pc, #452]	@ (8000c34 <CHANGED_FLOOR+0x230>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	4013      	ands	r3, r2
 8000a72:	b2da      	uxtb	r2, r3
 8000a74:	4b6f      	ldr	r3, [pc, #444]	@ (8000c34 <CHANGED_FLOOR+0x230>)
 8000a76:	701a      	strb	r2, [r3, #0]
	        out_req_up      &= (uint8_t)~st;
 8000a78:	7bbb      	ldrb	r3, [r7, #14]
 8000a7a:	43db      	mvns	r3, r3
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	4b6e      	ldr	r3, [pc, #440]	@ (8000c38 <CHANGED_FLOOR+0x234>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	4013      	ands	r3, r2
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	4b6c      	ldr	r3, [pc, #432]	@ (8000c38 <CHANGED_FLOOR+0x234>)
 8000a88:	701a      	strb	r2, [r3, #0]
	        out_req_down    &= (uint8_t)~st;
 8000a8a:	7bbb      	ldrb	r3, [r7, #14]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	4b6a      	ldr	r3, [pc, #424]	@ (8000c3c <CHANGED_FLOOR+0x238>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	4013      	ands	r3, r2
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	4b68      	ldr	r3, [pc, #416]	@ (8000c3c <CHANGED_FLOOR+0x238>)
 8000a9a:	701a      	strb	r2, [r3, #0]
	    }

	    // === 도착후 초기화 ===
	    destination_floor = 0;
 8000a9c:	4b64      	ldr	r3, [pc, #400]	@ (8000c30 <CHANGED_FLOOR+0x22c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]
	    LED_BAR_OFF();
 8000aa2:	f001 f891 	bl	8001bc8 <LED_BAR_OFF>
	    MOTOR_STOP();
 8000aa6:	f7ff ff9d 	bl	80009e4 <MOTOR_STOP>
	    dest_in = false;
 8000aaa:	4b65      	ldr	r3, [pc, #404]	@ (8000c40 <CHANGED_FLOOR+0x23c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]
	    button_flag = DOOR;
 8000ab0:	4b5e      	ldr	r3, [pc, #376]	@ (8000c2c <CHANGED_FLOOR+0x228>)
 8000ab2:	2202      	movs	r2, #2
 8000ab4:	701a      	strb	r2, [r3, #0]
	    doortick = HAL_GetTick();
 8000ab6:	f001 fd09 	bl	80024cc <HAL_GetTick>
 8000aba:	4603      	mov	r3, r0
 8000abc:	4a61      	ldr	r2, [pc, #388]	@ (8000c44 <CHANGED_FLOOR+0x240>)
 8000abe:	6013      	str	r3, [r2, #0]
	    DOOR_SET(true);
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	f7ff fe11 	bl	80006e8 <DOOR_SET>

	    lcd_close_once = 0;          // 닫힘 문구 다시 찍히게
 8000ac6:	4b60      	ldr	r3, [pc, #384]	@ (8000c48 <CHANGED_FLOOR+0x244>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]
	    lcd_open_once  = 0;          // (원하면) 열림 문구도 매번 찍히게
 8000acc:	4b5f      	ldr	r3, [pc, #380]	@ (8000c4c <CHANGED_FLOOR+0x248>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	701a      	strb	r2, [r3, #0]
	    if(lcd_open_once == 0){
 8000ad2:	4b5e      	ldr	r3, [pc, #376]	@ (8000c4c <CHANGED_FLOOR+0x248>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	f040 80a0 	bne.w	8000c1c <CHANGED_FLOOR+0x218>
	        lcd_open_once = 1;
 8000adc:	4b5b      	ldr	r3, [pc, #364]	@ (8000c4c <CHANGED_FLOOR+0x248>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	701a      	strb	r2, [r3, #0]
	        i2c_lcd_init_check();
 8000ae2:	f000 fee7 	bl	80018b4 <i2c_lcd_init_check>
	        LCD_SetText2Lines("Doors Opening", "Watch Your Step");
 8000ae6:	495a      	ldr	r1, [pc, #360]	@ (8000c50 <CHANGED_FLOOR+0x24c>)
 8000ae8:	485a      	ldr	r0, [pc, #360]	@ (8000c54 <CHANGED_FLOOR+0x250>)
 8000aea:	f000 ff8f 	bl	8001a0c <LCD_SetText2Lines>
	        LCD_CommitIfChanged();
 8000aee:	f000 ffa3 	bl	8001a38 <LCD_CommitIfChanged>
	    }

	    return;
 8000af2:	e093      	b.n	8000c1c <CHANGED_FLOOR+0x218>

	/* === 요청된 층이면 멈춤 ===
	 * 층이 바뀌는 순간 CHANGED_FLOOR 중 지금 멈춰야하는 지 판단하는 것
	 * 조건이 일치하면 멈추고 DOOR Phase로 전환하면서 요청을 초기화
	 */
	bool stop_by_request = false;		//이번 층에서 멈출지의 Flag
 8000af4:	2300      	movs	r3, #0
 8000af6:	73fb      	strb	r3, [r7, #15]




	if(REQ_CHECK(floor, requested_floor))		//내부요청은 방향 상관없이 정지
 8000af8:	4b4e      	ldr	r3, [pc, #312]	@ (8000c34 <CHANGED_FLOOR+0x230>)
 8000afa:	781a      	ldrb	r2, [r3, #0]
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	4611      	mov	r1, r2
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff fe47 	bl	8000794 <REQ_CHECK>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <CHANGED_FLOOR+0x10c>
	{
		stop_by_request = true;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	73fb      	strb	r3, [r7, #15]
	}

	if (upordown == 1)							//외부요청은 방향이 일치할때만 정지
 8000b10:	4b45      	ldr	r3, [pc, #276]	@ (8000c28 <CHANGED_FLOOR+0x224>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d10c      	bne.n	8000b32 <CHANGED_FLOOR+0x12e>
	{
		if(REQ_CHECK(floor, out_req_up))
 8000b18:	4b47      	ldr	r3, [pc, #284]	@ (8000c38 <CHANGED_FLOOR+0x234>)
 8000b1a:	781a      	ldrb	r2, [r3, #0]
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	4611      	mov	r1, r2
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fe37 	bl	8000794 <REQ_CHECK>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d012      	beq.n	8000b52 <CHANGED_FLOOR+0x14e>
			{
				stop_by_request = true;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	73fb      	strb	r3, [r7, #15]
 8000b30:	e00f      	b.n	8000b52 <CHANGED_FLOOR+0x14e>
			}
	}
	else if(upordown == 2)
 8000b32:	4b3d      	ldr	r3, [pc, #244]	@ (8000c28 <CHANGED_FLOOR+0x224>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2b02      	cmp	r3, #2
 8000b38:	d10b      	bne.n	8000b52 <CHANGED_FLOOR+0x14e>
	{
		if(REQ_CHECK(floor, out_req_down))
 8000b3a:	4b40      	ldr	r3, [pc, #256]	@ (8000c3c <CHANGED_FLOOR+0x238>)
 8000b3c:	781a      	ldrb	r2, [r3, #0]
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	4611      	mov	r1, r2
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff fe26 	bl	8000794 <REQ_CHECK>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <CHANGED_FLOOR+0x14e>
			{
				stop_by_request = true;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	73fb      	strb	r3, [r7, #15]
			}
	}

	if(stop_by_request)		//요청제거
 8000b52:	7bfb      	ldrb	r3, [r7, #15]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d064      	beq.n	8000c22 <CHANGED_FLOOR+0x21e>
	{
		if(REQ_CHECK(floor, requested_floor))		//요청받은 층 내용들 초기화
 8000b58:	4b36      	ldr	r3, [pc, #216]	@ (8000c34 <CHANGED_FLOOR+0x230>)
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	4611      	mov	r1, r2
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fe17 	bl	8000794 <REQ_CHECK>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d00e      	beq.n	8000b8a <CHANGED_FLOOR+0x186>
		{
			uint8_t st = REQ_BIT(floor);
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fdf5 	bl	800075e <REQ_BIT>
 8000b74:	4603      	mov	r3, r0
 8000b76:	737b      	strb	r3, [r7, #13]
			requested_floor &= (uint8_t)~st;
 8000b78:	7b7b      	ldrb	r3, [r7, #13]
 8000b7a:	43db      	mvns	r3, r3
 8000b7c:	b2da      	uxtb	r2, r3
 8000b7e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c34 <CHANGED_FLOOR+0x230>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	4013      	ands	r3, r2
 8000b84:	b2da      	uxtb	r2, r3
 8000b86:	4b2b      	ldr	r3, [pc, #172]	@ (8000c34 <CHANGED_FLOOR+0x230>)
 8000b88:	701a      	strb	r2, [r3, #0]
		}

		if(REQ_CHECK(floor, out_req_up))			//외부 버튼 입력 들어온 방향을 초기화
 8000b8a:	4b2b      	ldr	r3, [pc, #172]	@ (8000c38 <CHANGED_FLOOR+0x234>)
 8000b8c:	781a      	ldrb	r2, [r3, #0]
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	4611      	mov	r1, r2
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fdfe 	bl	8000794 <REQ_CHECK>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d003      	beq.n	8000ba6 <CHANGED_FLOOR+0x1a2>
		{
			OUT_REQ_CLEAR_UP(floor);
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fed3 	bl	800094c <OUT_REQ_CLEAR_UP>
		}
		if(REQ_CHECK(floor, out_req_down))
 8000ba6:	4b25      	ldr	r3, [pc, #148]	@ (8000c3c <CHANGED_FLOOR+0x238>)
 8000ba8:	781a      	ldrb	r2, [r3, #0]
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	4611      	mov	r1, r2
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff fdf0 	bl	8000794 <REQ_CHECK>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d003      	beq.n	8000bc2 <CHANGED_FLOOR+0x1be>
		{
			OUT_REQ_CLEAR_DOWN(floor);
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fee3 	bl	8000988 <OUT_REQ_CLEAR_DOWN>
		}


		// == 초기화 ==
		destination_floor = 0;
 8000bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c30 <CHANGED_FLOOR+0x22c>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	701a      	strb	r2, [r3, #0]
		LED_BAR_OFF();
 8000bc8:	f000 fffe 	bl	8001bc8 <LED_BAR_OFF>
		MOTOR_STOP();
 8000bcc:	f7ff ff0a 	bl	80009e4 <MOTOR_STOP>
		dest_in = false;
 8000bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c40 <CHANGED_FLOOR+0x23c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
		button_flag = DOOR;
 8000bd6:	4b15      	ldr	r3, [pc, #84]	@ (8000c2c <CHANGED_FLOOR+0x228>)
 8000bd8:	2202      	movs	r2, #2
 8000bda:	701a      	strb	r2, [r3, #0]
		doortick = HAL_GetTick();
 8000bdc:	f001 fc76 	bl	80024cc <HAL_GetTick>
 8000be0:	4603      	mov	r3, r0
 8000be2:	4a18      	ldr	r2, [pc, #96]	@ (8000c44 <CHANGED_FLOOR+0x240>)
 8000be4:	6013      	str	r3, [r2, #0]
		DOOR_SET(true);
 8000be6:	2001      	movs	r0, #1
 8000be8:	f7ff fd7e 	bl	80006e8 <DOOR_SET>

		lcd_close_once = 0;          // 닫힘 문구 다시 찍히게
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <CHANGED_FLOOR+0x244>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
		lcd_open_once  = 0;          // (원하면) 열림 문구도 매번 찍히게
 8000bf2:	4b16      	ldr	r3, [pc, #88]	@ (8000c4c <CHANGED_FLOOR+0x248>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	701a      	strb	r2, [r3, #0]
		if(lcd_open_once == 0){
 8000bf8:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <CHANGED_FLOOR+0x248>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d10f      	bne.n	8000c20 <CHANGED_FLOOR+0x21c>
		    lcd_open_once = 1;
 8000c00:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <CHANGED_FLOOR+0x248>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	701a      	strb	r2, [r3, #0]
		    i2c_lcd_init_check();
 8000c06:	f000 fe55 	bl	80018b4 <i2c_lcd_init_check>
		    LCD_SetText2Lines("Doors Opening", "Watch Your Step");
 8000c0a:	4911      	ldr	r1, [pc, #68]	@ (8000c50 <CHANGED_FLOOR+0x24c>)
 8000c0c:	4811      	ldr	r0, [pc, #68]	@ (8000c54 <CHANGED_FLOOR+0x250>)
 8000c0e:	f000 fefd 	bl	8001a0c <LCD_SetText2Lines>
		    LCD_CommitIfChanged();
 8000c12:	f000 ff11 	bl	8001a38 <LCD_CommitIfChanged>
		}

		return;
 8000c16:	e003      	b.n	8000c20 <CHANGED_FLOOR+0x21c>
	if(button_flag != MOVE) return;	//MOVE 상태가 아니면 종료
 8000c18:	bf00      	nop
 8000c1a:	e002      	b.n	8000c22 <CHANGED_FLOOR+0x21e>
	    return;
 8000c1c:	bf00      	nop
 8000c1e:	e000      	b.n	8000c22 <CHANGED_FLOOR+0x21e>
		return;
 8000c20:	bf00      	nop
	}




}
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	200000f4 	.word	0x200000f4
 8000c2c:	200000f2 	.word	0x200000f2
 8000c30:	200000ee 	.word	0x200000ee
 8000c34:	200000ef 	.word	0x200000ef
 8000c38:	200000f0 	.word	0x200000f0
 8000c3c:	200000f1 	.word	0x200000f1
 8000c40:	200000f3 	.word	0x200000f3
 8000c44:	200000f8 	.word	0x200000f8
 8000c48:	200000fe 	.word	0x200000fe
 8000c4c:	200000fd 	.word	0x200000fd
 8000c50:	08004a0c 	.word	0x08004a0c
 8000c54:	08004a1c 	.word	0x08004a1c

08000c58 <ELEVATOR_MOVE>:



void ELEVATOR_MOVE(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0


	static uint8_t last_floor = 1;		//마지막으로 들렀던 층

	if(current_floor != last_floor)		//층이 변화되면
 8000c5e:	4ba7      	ldr	r3, [pc, #668]	@ (8000efc <ELEVATOR_MOVE+0x2a4>)
 8000c60:	781a      	ldrb	r2, [r3, #0]
 8000c62:	4ba7      	ldr	r3, [pc, #668]	@ (8000f00 <ELEVATOR_MOVE+0x2a8>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	429a      	cmp	r2, r3
 8000c68:	d008      	beq.n	8000c7c <ELEVATOR_MOVE+0x24>
	{
		last_floor = current_floor;
 8000c6a:	4ba4      	ldr	r3, [pc, #656]	@ (8000efc <ELEVATOR_MOVE+0x2a4>)
 8000c6c:	781a      	ldrb	r2, [r3, #0]
 8000c6e:	4ba4      	ldr	r3, [pc, #656]	@ (8000f00 <ELEVATOR_MOVE+0x2a8>)
 8000c70:	701a      	strb	r2, [r3, #0]
		CHANGED_FLOOR(current_floor);
 8000c72:	4ba2      	ldr	r3, [pc, #648]	@ (8000efc <ELEVATOR_MOVE+0x2a4>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fec4 	bl	8000a04 <CHANGED_FLOOR>
	}

	//비상버튼
	// 모두 초기화하고 정지
//	lcd_once = 0;
	if(buttonGetPressed(BTN_IN_EMG))
 8000c7c:	2003      	movs	r0, #3
 8000c7e:	f7ff fca7 	bl	80005d0 <buttonGetPressed>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d01b      	beq.n	8000cc0 <ELEVATOR_MOVE+0x68>
	{
		destination_floor = 0;
 8000c88:	4b9e      	ldr	r3, [pc, #632]	@ (8000f04 <ELEVATOR_MOVE+0x2ac>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	701a      	strb	r2, [r3, #0]
		dest_in = false;
 8000c8e:	4b9e      	ldr	r3, [pc, #632]	@ (8000f08 <ELEVATOR_MOVE+0x2b0>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
		MOTOR_STOP();
 8000c94:	f7ff fea6 	bl	80009e4 <MOTOR_STOP>
		ALL_OUTPUTS_OFF();
 8000c98:	f7ff fe94 	bl	80009c4 <ALL_OUTPUTS_OFF>
//		emg_stop_floor = 0;
		button_flag = PAUSE;
 8000c9c:	4b9b      	ldr	r3, [pc, #620]	@ (8000f0c <ELEVATOR_MOVE+0x2b4>)
 8000c9e:	2203      	movs	r2, #3
 8000ca0:	701a      	strb	r2, [r3, #0]

		if(lcd_once == 0)
 8000ca2:	4b9b      	ldr	r3, [pc, #620]	@ (8000f10 <ELEVATOR_MOVE+0x2b8>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d10a      	bne.n	8000cc0 <ELEVATOR_MOVE+0x68>
		{
		    lcd_once = 1;
 8000caa:	4b99      	ldr	r3, [pc, #612]	@ (8000f10 <ELEVATOR_MOVE+0x2b8>)
 8000cac:	2201      	movs	r2, #1
 8000cae:	701a      	strb	r2, [r3, #0]
		    i2c_lcd_init_check();
 8000cb0:	f000 fe00 	bl	80018b4 <i2c_lcd_init_check>
		    LCD_SetText2Lines("EMERGENCY STOP", "STAND BY");
 8000cb4:	4997      	ldr	r1, [pc, #604]	@ (8000f14 <ELEVATOR_MOVE+0x2bc>)
 8000cb6:	4898      	ldr	r0, [pc, #608]	@ (8000f18 <ELEVATOR_MOVE+0x2c0>)
 8000cb8:	f000 fea8 	bl	8001a0c <LCD_SetText2Lines>
		    LCD_CommitIfChanged();
 8000cbc:	f000 febc 	bl	8001a38 <LCD_CommitIfChanged>
//		move_cursor(1, 0);
//		lcd_string("STAND BY");
	}

	// PAUSE 상태일때 내부버튼 1,2,3 누르면 재개
	if(button_flag == PAUSE)
 8000cc0:	4b92      	ldr	r3, [pc, #584]	@ (8000f0c <ELEVATOR_MOVE+0x2b4>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b03      	cmp	r3, #3
 8000cc6:	d130      	bne.n	8000d2a <ELEVATOR_MOVE+0xd2>
	{
		if(buttonGetPressed(BTN_IN_1F) || buttonGetPressed(BTN_IN_2F) || buttonGetPressed(BTN_IN_3F))
 8000cc8:	2000      	movs	r0, #0
 8000cca:	f7ff fc81 	bl	80005d0 <buttonGetPressed>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d10c      	bne.n	8000cee <ELEVATOR_MOVE+0x96>
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f7ff fc7b 	bl	80005d0 <buttonGetPressed>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d106      	bne.n	8000cee <ELEVATOR_MOVE+0x96>
 8000ce0:	2002      	movs	r0, #2
 8000ce2:	f7ff fc75 	bl	80005d0 <buttonGetPressed>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f000 8231 	beq.w	8001150 <ELEVATOR_MOVE+0x4f8>
		{
			//모든 요청 초기화와 표시 복구

			requested_floor = 0;
 8000cee:	4b8b      	ldr	r3, [pc, #556]	@ (8000f1c <ELEVATOR_MOVE+0x2c4>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	701a      	strb	r2, [r3, #0]
			out_req_up = 0;
 8000cf4:	4b8a      	ldr	r3, [pc, #552]	@ (8000f20 <ELEVATOR_MOVE+0x2c8>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
			out_req_down = 0;
 8000cfa:	4b8a      	ldr	r3, [pc, #552]	@ (8000f24 <ELEVATOR_MOVE+0x2cc>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]

			destination_floor = 0;
 8000d00:	4b80      	ldr	r3, [pc, #512]	@ (8000f04 <ELEVATOR_MOVE+0x2ac>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]
			dest_in = false;
 8000d06:	4b80      	ldr	r3, [pc, #512]	@ (8000f08 <ELEVATOR_MOVE+0x2b0>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
//			emg_stop_floor = 0;
			upordown = 0;
 8000d0c:	4b86      	ldr	r3, [pc, #536]	@ (8000f28 <ELEVATOR_MOVE+0x2d0>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	701a      	strb	r2, [r3, #0]

			SEVEN_SEG(current_floor);
 8000d12:	4b7a      	ldr	r3, [pc, #488]	@ (8000efc <ELEVATOR_MOVE+0x2a4>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff fc48 	bl	80005ac <SEVEN_SEG>
			//다시 대기상태로
			lcd_once = 0;
 8000d1c:	4b7c      	ldr	r3, [pc, #496]	@ (8000f10 <ELEVATOR_MOVE+0x2b8>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
			button_flag = IDLE;
 8000d22:	4b7a      	ldr	r3, [pc, #488]	@ (8000f0c <ELEVATOR_MOVE+0x2b4>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	701a      	strb	r2, [r3, #0]
		}
		return;		//ELEVATOR_MOVE() 바로 종료
 8000d28:	e212      	b.n	8001150 <ELEVATOR_MOVE+0x4f8>
	}


	//내부 1,2,3층 버튼 (토글)
	if(buttonGetPressed(BTN_IN_1F)) REQ_TOGGLE(1);
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f7ff fc50 	bl	80005d0 <buttonGetPressed>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d002      	beq.n	8000d3c <ELEVATOR_MOVE+0xe4>
 8000d36:	2001      	movs	r0, #1
 8000d38:	f7ff fd4e 	bl	80007d8 <REQ_TOGGLE>
	if(buttonGetPressed(BTN_IN_2F)) REQ_TOGGLE(2);
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	f7ff fc47 	bl	80005d0 <buttonGetPressed>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d002      	beq.n	8000d4e <ELEVATOR_MOVE+0xf6>
 8000d48:	2002      	movs	r0, #2
 8000d4a:	f7ff fd45 	bl	80007d8 <REQ_TOGGLE>
	if(buttonGetPressed(BTN_IN_3F)) REQ_TOGGLE(3);
 8000d4e:	2002      	movs	r0, #2
 8000d50:	f7ff fc3e 	bl	80005d0 <buttonGetPressed>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d002      	beq.n	8000d60 <ELEVATOR_MOVE+0x108>
 8000d5a:	2003      	movs	r0, #3
 8000d5c:	f7ff fd3c 	bl	80007d8 <REQ_TOGGLE>

	//외부 버튼 (셋)
	if(buttonGetPressed(BTN_OUT_1F_UP)) OUT_REQ_SET_UP(1);
 8000d60:	2006      	movs	r0, #6
 8000d62:	f7ff fc35 	bl	80005d0 <buttonGetPressed>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d002      	beq.n	8000d72 <ELEVATOR_MOVE+0x11a>
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	f7ff fdb5 	bl	80008dc <OUT_REQ_SET_UP>
	if(buttonGetPressed(BTN_OUT_2F_UP)) OUT_REQ_SET_UP(2);
 8000d72:	2007      	movs	r0, #7
 8000d74:	f7ff fc2c 	bl	80005d0 <buttonGetPressed>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d002      	beq.n	8000d84 <ELEVATOR_MOVE+0x12c>
 8000d7e:	2002      	movs	r0, #2
 8000d80:	f7ff fdac 	bl	80008dc <OUT_REQ_SET_UP>
	if(buttonGetPressed(BTN_OUT_2F_DOWN)) OUT_REQ_SET_DOWN(2);
 8000d84:	2008      	movs	r0, #8
 8000d86:	f7ff fc23 	bl	80005d0 <buttonGetPressed>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d002      	beq.n	8000d96 <ELEVATOR_MOVE+0x13e>
 8000d90:	2002      	movs	r0, #2
 8000d92:	f7ff fdbf 	bl	8000914 <OUT_REQ_SET_DOWN>
	if(buttonGetPressed(BTN_OUT_3F_DOWN)) OUT_REQ_SET_DOWN(3);
 8000d96:	2009      	movs	r0, #9
 8000d98:	f7ff fc1a 	bl	80005d0 <buttonGetPressed>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d002      	beq.n	8000da8 <ELEVATOR_MOVE+0x150>
 8000da2:	2003      	movs	r0, #3
 8000da4:	f7ff fdb6 	bl	8000914 <OUT_REQ_SET_DOWN>

	uint8_t all_req = requested_floor | out_req_up | out_req_down;	//모든 요청을 하나로 통합해서 검사
 8000da8:	4b5c      	ldr	r3, [pc, #368]	@ (8000f1c <ELEVATOR_MOVE+0x2c4>)
 8000daa:	781a      	ldrb	r2, [r3, #0]
 8000dac:	4b5c      	ldr	r3, [pc, #368]	@ (8000f20 <ELEVATOR_MOVE+0x2c8>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	4b5b      	ldr	r3, [pc, #364]	@ (8000f24 <ELEVATOR_MOVE+0x2cc>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	71fb      	strb	r3, [r7, #7]

// === 상태마다 동작정의 ===

	switch (button_flag) {
 8000dbc:	4b53      	ldr	r3, [pc, #332]	@ (8000f0c <ELEVATOR_MOVE+0x2b4>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	f000 8189 	beq.w	80010d8 <ELEVATOR_MOVE+0x480>
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	f300 81c4 	bgt.w	8001154 <ELEVATOR_MOVE+0x4fc>
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d003      	beq.n	8000dd8 <ELEVATOR_MOVE+0x180>
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	f000 80bb 	beq.w	8000f4c <ELEVATOR_MOVE+0x2f4>
			}
		}

			break;
		default:
			break;
 8000dd6:	e1bd      	b.n	8001154 <ELEVATOR_MOVE+0x4fc>
	    if(buttonGetPressed(BTN_OPEN_DOOR))
 8000dd8:	2004      	movs	r0, #4
 8000dda:	f7ff fbf9 	bl	80005d0 <buttonGetPressed>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d01c      	beq.n	8000e1e <ELEVATOR_MOVE+0x1c6>
	        DOOR_SET(true);
 8000de4:	2001      	movs	r0, #1
 8000de6:	f7ff fc7f 	bl	80006e8 <DOOR_SET>
	        doortick = HAL_GetTick();
 8000dea:	f001 fb6f 	bl	80024cc <HAL_GetTick>
 8000dee:	4603      	mov	r3, r0
 8000df0:	4a4e      	ldr	r2, [pc, #312]	@ (8000f2c <ELEVATOR_MOVE+0x2d4>)
 8000df2:	6013      	str	r3, [r2, #0]
	        lcd_open_once  = 0;
 8000df4:	4b4e      	ldr	r3, [pc, #312]	@ (8000f30 <ELEVATOR_MOVE+0x2d8>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
	        lcd_close_once = 0;
 8000dfa:	4b4e      	ldr	r3, [pc, #312]	@ (8000f34 <ELEVATOR_MOVE+0x2dc>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
	        if(lcd_open_once == 0)
 8000e00:	4b4b      	ldr	r3, [pc, #300]	@ (8000f30 <ELEVATOR_MOVE+0x2d8>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d10a      	bne.n	8000e1e <ELEVATOR_MOVE+0x1c6>
	            lcd_open_once = 1;
 8000e08:	4b49      	ldr	r3, [pc, #292]	@ (8000f30 <ELEVATOR_MOVE+0x2d8>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	701a      	strb	r2, [r3, #0]
	            i2c_lcd_init_check();
 8000e0e:	f000 fd51 	bl	80018b4 <i2c_lcd_init_check>
	            LCD_SetText2Lines("Doors Opening", "Watch Your Step");
 8000e12:	4949      	ldr	r1, [pc, #292]	@ (8000f38 <ELEVATOR_MOVE+0x2e0>)
 8000e14:	4849      	ldr	r0, [pc, #292]	@ (8000f3c <ELEVATOR_MOVE+0x2e4>)
 8000e16:	f000 fdf9 	bl	8001a0c <LCD_SetText2Lines>
	            LCD_CommitIfChanged();
 8000e1a:	f000 fe0d 	bl	8001a38 <LCD_CommitIfChanged>
	    if(openorclose && (HAL_GetTick() - doortick > DOOR_HOLD_MS))
 8000e1e:	4b48      	ldr	r3, [pc, #288]	@ (8000f40 <ELEVATOR_MOVE+0x2e8>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d01e      	beq.n	8000e64 <ELEVATOR_MOVE+0x20c>
 8000e26:	f001 fb51 	bl	80024cc <HAL_GetTick>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	4b3f      	ldr	r3, [pc, #252]	@ (8000f2c <ELEVATOR_MOVE+0x2d4>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d914      	bls.n	8000e64 <ELEVATOR_MOVE+0x20c>
	        DOOR_SET(false);
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f7ff fc54 	bl	80006e8 <DOOR_SET>
	        button_flag = IDLE;
 8000e40:	4b32      	ldr	r3, [pc, #200]	@ (8000f0c <ELEVATOR_MOVE+0x2b4>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	701a      	strb	r2, [r3, #0]
	        if(lcd_close_once == 0)
 8000e46:	4b3b      	ldr	r3, [pc, #236]	@ (8000f34 <ELEVATOR_MOVE+0x2dc>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d10a      	bne.n	8000e64 <ELEVATOR_MOVE+0x20c>
	            lcd_close_once = 1;
 8000e4e:	4b39      	ldr	r3, [pc, #228]	@ (8000f34 <ELEVATOR_MOVE+0x2dc>)
 8000e50:	2201      	movs	r2, #1
 8000e52:	701a      	strb	r2, [r3, #0]
	            i2c_lcd_init_check();
 8000e54:	f000 fd2e 	bl	80018b4 <i2c_lcd_init_check>
	            LCD_SetText2Lines("Doors Closing", "Stand Clear");
 8000e58:	493a      	ldr	r1, [pc, #232]	@ (8000f44 <ELEVATOR_MOVE+0x2ec>)
 8000e5a:	483b      	ldr	r0, [pc, #236]	@ (8000f48 <ELEVATOR_MOVE+0x2f0>)
 8000e5c:	f000 fdd6 	bl	8001a0c <LCD_SetText2Lines>
	            LCD_CommitIfChanged();
 8000e60:	f000 fdea 	bl	8001a38 <LCD_CommitIfChanged>
	    if(buttonGetPressed(BTN_CLOSE_DOOR))
 8000e64:	2005      	movs	r0, #5
 8000e66:	f7ff fbb3 	bl	80005d0 <buttonGetPressed>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d016      	beq.n	8000e9e <ELEVATOR_MOVE+0x246>
	        DOOR_SET(false);
 8000e70:	2000      	movs	r0, #0
 8000e72:	f7ff fc39 	bl	80006e8 <DOOR_SET>
	        button_flag = IDLE;
 8000e76:	4b25      	ldr	r3, [pc, #148]	@ (8000f0c <ELEVATOR_MOVE+0x2b4>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	701a      	strb	r2, [r3, #0]
	        if(lcd_close_once == 0)
 8000e7c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f34 <ELEVATOR_MOVE+0x2dc>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	f040 8169 	bne.w	8001158 <ELEVATOR_MOVE+0x500>
	            lcd_close_once = 1;
 8000e86:	4b2b      	ldr	r3, [pc, #172]	@ (8000f34 <ELEVATOR_MOVE+0x2dc>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	701a      	strb	r2, [r3, #0]
	            i2c_lcd_init_check();
 8000e8c:	f000 fd12 	bl	80018b4 <i2c_lcd_init_check>
	            LCD_SetText2Lines("Doors Closing", "Stand Clear");
 8000e90:	492c      	ldr	r1, [pc, #176]	@ (8000f44 <ELEVATOR_MOVE+0x2ec>)
 8000e92:	482d      	ldr	r0, [pc, #180]	@ (8000f48 <ELEVATOR_MOVE+0x2f0>)
 8000e94:	f000 fdba 	bl	8001a0c <LCD_SetText2Lines>
	            LCD_CommitIfChanged();
 8000e98:	f000 fdce 	bl	8001a38 <LCD_CommitIfChanged>
	        break; // 닫기 버튼 눌렀으면 여기서 IDLE 처리 끝
 8000e9c:	e15c      	b.n	8001158 <ELEVATOR_MOVE+0x500>
	    if(all_req != 0)
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f000 815b 	beq.w	800115c <ELEVATOR_MOVE+0x504>
	        destination_floor = REQ_NEAREST(current_floor, all_req);
 8000ea6:	4b15      	ldr	r3, [pc, #84]	@ (8000efc <ELEVATOR_MOVE+0x2a4>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	79fa      	ldrb	r2, [r7, #7]
 8000eac:	4611      	mov	r1, r2
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fcae 	bl	8000810 <REQ_NEAREST>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	4b12      	ldr	r3, [pc, #72]	@ (8000f04 <ELEVATOR_MOVE+0x2ac>)
 8000eba:	701a      	strb	r2, [r3, #0]
	        dest_in = REQ_CHECK(destination_floor, requested_floor);
 8000ebc:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <ELEVATOR_MOVE+0x2ac>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	4a16      	ldr	r2, [pc, #88]	@ (8000f1c <ELEVATOR_MOVE+0x2c4>)
 8000ec2:	7812      	ldrb	r2, [r2, #0]
 8000ec4:	4611      	mov	r1, r2
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fc64 	bl	8000794 <REQ_CHECK>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	461a      	mov	r2, r3
 8000ed0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f08 <ELEVATOR_MOVE+0x2b0>)
 8000ed2:	701a      	strb	r2, [r3, #0]
	        ELEVATOR_DIR();
 8000ed4:	f7ff fcda 	bl	800088c <ELEVATOR_DIR>
	        if(upordown != 0)
 8000ed8:	4b13      	ldr	r3, [pc, #76]	@ (8000f28 <ELEVATOR_MOVE+0x2d0>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	f000 813d 	beq.w	800115c <ELEVATOR_MOVE+0x504>
	            if(openorclose)
 8000ee2:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <ELEVATOR_MOVE+0x2e8>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d002      	beq.n	8000ef0 <ELEVATOR_MOVE+0x298>
	                DOOR_SET(false);
 8000eea:	2000      	movs	r0, #0
 8000eec:	f7ff fbfc 	bl	80006e8 <DOOR_SET>
	            rotateInit();
 8000ef0:	f001 f8ca 	bl	8002088 <rotateInit>
	            button_flag = MOVE;
 8000ef4:	4b05      	ldr	r3, [pc, #20]	@ (8000f0c <ELEVATOR_MOVE+0x2b4>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
	break;
 8000efa:	e12f      	b.n	800115c <ELEVATOR_MOVE+0x504>
 8000efc:	20000050 	.word	0x20000050
 8000f00:	20000052 	.word	0x20000052
 8000f04:	200000ee 	.word	0x200000ee
 8000f08:	200000f3 	.word	0x200000f3
 8000f0c:	200000f2 	.word	0x200000f2
 8000f10:	200000fc 	.word	0x200000fc
 8000f14:	08004a2c 	.word	0x08004a2c
 8000f18:	08004a38 	.word	0x08004a38
 8000f1c:	200000ef 	.word	0x200000ef
 8000f20:	200000f0 	.word	0x200000f0
 8000f24:	200000f1 	.word	0x200000f1
 8000f28:	200000f4 	.word	0x200000f4
 8000f2c:	200000f8 	.word	0x200000f8
 8000f30:	200000fd 	.word	0x200000fd
 8000f34:	200000fe 	.word	0x200000fe
 8000f38:	08004a0c 	.word	0x08004a0c
 8000f3c:	08004a1c 	.word	0x08004a1c
 8000f40:	200000f5 	.word	0x200000f5
 8000f44:	08004a48 	.word	0x08004a48
 8000f48:	08004a54 	.word	0x08004a54
			if(dest_in && destination_floor != 0)
 8000f4c:	4b87      	ldr	r3, [pc, #540]	@ (800116c <ELEVATOR_MOVE+0x514>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d059      	beq.n	8001008 <ELEVATOR_MOVE+0x3b0>
 8000f54:	4b86      	ldr	r3, [pc, #536]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d055      	beq.n	8001008 <ELEVATOR_MOVE+0x3b0>
			    if(!REQ_CHECK(destination_floor, requested_floor))
 8000f5c:	4b84      	ldr	r3, [pc, #528]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	4a84      	ldr	r2, [pc, #528]	@ (8001174 <ELEVATOR_MOVE+0x51c>)
 8000f62:	7812      	ldrb	r2, [r2, #0]
 8000f64:	4611      	mov	r1, r2
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fc14 	bl	8000794 <REQ_CHECK>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	f083 0301 	eor.w	r3, r3, #1
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d047      	beq.n	8001008 <ELEVATOR_MOVE+0x3b0>
			        dest_in = false;
 8000f78:	4b7c      	ldr	r3, [pc, #496]	@ (800116c <ELEVATOR_MOVE+0x514>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
			        destination_floor = 0;
 8000f7e:	4b7c      	ldr	r3, [pc, #496]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
			        if(upordown == 1) // UP
 8000f84:	4b7c      	ldr	r3, [pc, #496]	@ (8001178 <ELEVATOR_MOVE+0x520>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d10f      	bne.n	8000fac <ELEVATOR_MOVE+0x354>
			            if(current_floor < FLOOR_MAX) destination_floor = current_floor + 1;
 8000f8c:	4b7b      	ldr	r3, [pc, #492]	@ (800117c <ELEVATOR_MOVE+0x524>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d806      	bhi.n	8000fa2 <ELEVATOR_MOVE+0x34a>
 8000f94:	4b79      	ldr	r3, [pc, #484]	@ (800117c <ELEVATOR_MOVE+0x524>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	4b74      	ldr	r3, [pc, #464]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8000f9e:	701a      	strb	r2, [r3, #0]
 8000fa0:	e01c      	b.n	8000fdc <ELEVATOR_MOVE+0x384>
			            else destination_floor = current_floor; // 안전(이미 최상층이면 현재층)
 8000fa2:	4b76      	ldr	r3, [pc, #472]	@ (800117c <ELEVATOR_MOVE+0x524>)
 8000fa4:	781a      	ldrb	r2, [r3, #0]
 8000fa6:	4b72      	ldr	r3, [pc, #456]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8000fa8:	701a      	strb	r2, [r3, #0]
 8000faa:	e017      	b.n	8000fdc <ELEVATOR_MOVE+0x384>
			        else if(upordown == 2) // DOWN
 8000fac:	4b72      	ldr	r3, [pc, #456]	@ (8001178 <ELEVATOR_MOVE+0x520>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d10f      	bne.n	8000fd4 <ELEVATOR_MOVE+0x37c>
			            if(current_floor > FLOOR_MIN) destination_floor = current_floor - 1;
 8000fb4:	4b71      	ldr	r3, [pc, #452]	@ (800117c <ELEVATOR_MOVE+0x524>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d906      	bls.n	8000fca <ELEVATOR_MOVE+0x372>
 8000fbc:	4b6f      	ldr	r3, [pc, #444]	@ (800117c <ELEVATOR_MOVE+0x524>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8000fc6:	701a      	strb	r2, [r3, #0]
 8000fc8:	e008      	b.n	8000fdc <ELEVATOR_MOVE+0x384>
			            else destination_floor = current_floor;
 8000fca:	4b6c      	ldr	r3, [pc, #432]	@ (800117c <ELEVATOR_MOVE+0x524>)
 8000fcc:	781a      	ldrb	r2, [r3, #0]
 8000fce:	4b68      	ldr	r3, [pc, #416]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8000fd0:	701a      	strb	r2, [r3, #0]
 8000fd2:	e003      	b.n	8000fdc <ELEVATOR_MOVE+0x384>
			            destination_floor = current_floor;
 8000fd4:	4b69      	ldr	r3, [pc, #420]	@ (800117c <ELEVATOR_MOVE+0x524>)
 8000fd6:	781a      	ldrb	r2, [r3, #0]
 8000fd8:	4b65      	ldr	r3, [pc, #404]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8000fda:	701a      	strb	r2, [r3, #0]
			        ELEVATOR_DIR();
 8000fdc:	f7ff fc56 	bl	800088c <ELEVATOR_DIR>
			        if(upordown == 0)
 8000fe0:	4b65      	ldr	r3, [pc, #404]	@ (8001178 <ELEVATOR_MOVE+0x520>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d10f      	bne.n	8001008 <ELEVATOR_MOVE+0x3b0>
			            MOTOR_STOP();
 8000fe8:	f7ff fcfc 	bl	80009e4 <MOTOR_STOP>
			            LED_BAR_OFF();                 // LED도 깔끔하게
 8000fec:	f000 fdec 	bl	8001bc8 <LED_BAR_OFF>
			            button_flag = DOOR;
 8000ff0:	4b63      	ldr	r3, [pc, #396]	@ (8001180 <ELEVATOR_MOVE+0x528>)
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	701a      	strb	r2, [r3, #0]
			            doortick = HAL_GetTick();
 8000ff6:	f001 fa69 	bl	80024cc <HAL_GetTick>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a61      	ldr	r2, [pc, #388]	@ (8001184 <ELEVATOR_MOVE+0x52c>)
 8000ffe:	6013      	str	r3, [r2, #0]
			            DOOR_SET(true);
 8001000:	2001      	movs	r0, #1
 8001002:	f7ff fb71 	bl	80006e8 <DOOR_SET>
			            return;
 8001006:	e0ae      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
			if(destination_floor == 0)
 8001008:	4b59      	ldr	r3, [pc, #356]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d135      	bne.n	800107c <ELEVATOR_MOVE+0x424>
				if(all_req == 0)
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d105      	bne.n	8001022 <ELEVATOR_MOVE+0x3ca>
					MOTOR_STOP();
 8001016:	f7ff fce5 	bl	80009e4 <MOTOR_STOP>
					button_flag = IDLE;
 800101a:	4b59      	ldr	r3, [pc, #356]	@ (8001180 <ELEVATOR_MOVE+0x528>)
 800101c:	2200      	movs	r2, #0
 800101e:	701a      	strb	r2, [r3, #0]
					break;
 8001020:	e0a1      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
				destination_floor = REQ_NEAREST(current_floor,all_req);	//가장 가까운층으로 현재층과 요구층 모든목록 비교
 8001022:	4b56      	ldr	r3, [pc, #344]	@ (800117c <ELEVATOR_MOVE+0x524>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	79fa      	ldrb	r2, [r7, #7]
 8001028:	4611      	mov	r1, r2
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fbf0 	bl	8000810 <REQ_NEAREST>
 8001030:	4603      	mov	r3, r0
 8001032:	461a      	mov	r2, r3
 8001034:	4b4e      	ldr	r3, [pc, #312]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 8001036:	701a      	strb	r2, [r3, #0]
				dest_in = REQ_CHECK(destination_floor,requested_floor);
 8001038:	4b4d      	ldr	r3, [pc, #308]	@ (8001170 <ELEVATOR_MOVE+0x518>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4a4d      	ldr	r2, [pc, #308]	@ (8001174 <ELEVATOR_MOVE+0x51c>)
 800103e:	7812      	ldrb	r2, [r2, #0]
 8001040:	4611      	mov	r1, r2
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fba6 	bl	8000794 <REQ_CHECK>
 8001048:	4603      	mov	r3, r0
 800104a:	461a      	mov	r2, r3
 800104c:	4b47      	ldr	r3, [pc, #284]	@ (800116c <ELEVATOR_MOVE+0x514>)
 800104e:	701a      	strb	r2, [r3, #0]
				ELEVATOR_DIR();
 8001050:	f7ff fc1c 	bl	800088c <ELEVATOR_DIR>
				if(upordown == 0)
 8001054:	4b48      	ldr	r3, [pc, #288]	@ (8001178 <ELEVATOR_MOVE+0x520>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d10f      	bne.n	800107c <ELEVATOR_MOVE+0x424>
					MOTOR_STOP();
 800105c:	f7ff fcc2 	bl	80009e4 <MOTOR_STOP>
					LED_BAR_OFF();
 8001060:	f000 fdb2 	bl	8001bc8 <LED_BAR_OFF>
					button_flag = DOOR;
 8001064:	4b46      	ldr	r3, [pc, #280]	@ (8001180 <ELEVATOR_MOVE+0x528>)
 8001066:	2202      	movs	r2, #2
 8001068:	701a      	strb	r2, [r3, #0]
					doortick = HAL_GetTick();
 800106a:	f001 fa2f 	bl	80024cc <HAL_GetTick>
 800106e:	4603      	mov	r3, r0
 8001070:	4a44      	ldr	r2, [pc, #272]	@ (8001184 <ELEVATOR_MOVE+0x52c>)
 8001072:	6013      	str	r3, [r2, #0]
					DOOR_SET(true);
 8001074:	2001      	movs	r0, #1
 8001076:	f7ff fb37 	bl	80006e8 <DOOR_SET>
					break;
 800107a:	e074      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
			if(upordown != last_dir)
 800107c:	4b3e      	ldr	r3, [pc, #248]	@ (8001178 <ELEVATOR_MOVE+0x520>)
 800107e:	781a      	ldrb	r2, [r3, #0]
 8001080:	4b41      	ldr	r3, [pc, #260]	@ (8001188 <ELEVATOR_MOVE+0x530>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	429a      	cmp	r2, r3
 8001086:	d005      	beq.n	8001094 <ELEVATOR_MOVE+0x43c>
			    LED_BAR_Reset();      // 방향 전환 시 무조건 리셋
 8001088:	f000 fd76 	bl	8001b78 <LED_BAR_Reset>
			    last_dir = upordown;
 800108c:	4b3a      	ldr	r3, [pc, #232]	@ (8001178 <ELEVATOR_MOVE+0x520>)
 800108e:	781a      	ldrb	r2, [r3, #0]
 8001090:	4b3d      	ldr	r3, [pc, #244]	@ (8001188 <ELEVATOR_MOVE+0x530>)
 8001092:	701a      	strb	r2, [r3, #0]
			if(upordown == 1)
 8001094:	4b38      	ldr	r3, [pc, #224]	@ (8001178 <ELEVATOR_MOVE+0x520>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d109      	bne.n	80010b0 <ELEVATOR_MOVE+0x458>
				rotateSteps(1000, DIR_CW);
 800109c:	2100      	movs	r1, #0
 800109e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010a2:	f000 ff97 	bl	8001fd4 <rotateSteps>
				LED_BAR_UP_ing();
 80010a6:	f000 fd9b 	bl	8001be0 <LED_BAR_UP_ing>
				FND_DIR_Up();
 80010aa:	f000 f973 	bl	8001394 <FND_DIR_Up>
			break;
 80010ae:	e05a      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
			else if(upordown == 2)
 80010b0:	4b31      	ldr	r3, [pc, #196]	@ (8001178 <ELEVATOR_MOVE+0x520>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d109      	bne.n	80010cc <ELEVATOR_MOVE+0x474>
				rotateSteps(1000, DIR_CCW);
 80010b8:	2101      	movs	r1, #1
 80010ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010be:	f000 ff89 	bl	8001fd4 <rotateSteps>
				LED_BAR_DOWN_ing();
 80010c2:	f000 fdf7 	bl	8001cb4 <LED_BAR_DOWN_ing>
				FND_DIR_Down();
 80010c6:	f000 f977 	bl	80013b8 <FND_DIR_Down>
			break;
 80010ca:	e04c      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
				MOTOR_STOP();
 80010cc:	f7ff fc8a 	bl	80009e4 <MOTOR_STOP>
				button_flag=IDLE;
 80010d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001180 <ELEVATOR_MOVE+0x528>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]
			break;
 80010d6:	e046      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
			if(buttonGetPressed(BTN_CLOSE_DOOR))	//문 닫힘
 80010d8:	2005      	movs	r0, #5
 80010da:	f7ff fa79 	bl	80005d0 <buttonGetPressed>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d015      	beq.n	8001110 <ELEVATOR_MOVE+0x4b8>
				DOOR_SET(false);
 80010e4:	2000      	movs	r0, #0
 80010e6:	f7ff faff 	bl	80006e8 <DOOR_SET>
				button_flag = IDLE;
 80010ea:	4b25      	ldr	r3, [pc, #148]	@ (8001180 <ELEVATOR_MOVE+0x528>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
				if(lcd_close_once == 0) {
 80010f0:	4b26      	ldr	r3, [pc, #152]	@ (800118c <ELEVATOR_MOVE+0x534>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d133      	bne.n	8001160 <ELEVATOR_MOVE+0x508>
				        lcd_close_once = 1;
 80010f8:	4b24      	ldr	r3, [pc, #144]	@ (800118c <ELEVATOR_MOVE+0x534>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	701a      	strb	r2, [r3, #0]
				        i2c_lcd_init_check();
 80010fe:	f000 fbd9 	bl	80018b4 <i2c_lcd_init_check>
				        LCD_SetText2Lines("Doors Closing", "Stand Clear");
 8001102:	4923      	ldr	r1, [pc, #140]	@ (8001190 <ELEVATOR_MOVE+0x538>)
 8001104:	4823      	ldr	r0, [pc, #140]	@ (8001194 <ELEVATOR_MOVE+0x53c>)
 8001106:	f000 fc81 	bl	8001a0c <LCD_SetText2Lines>
				        LCD_CommitIfChanged();
 800110a:	f000 fc95 	bl	8001a38 <LCD_CommitIfChanged>
				break;
 800110e:	e027      	b.n	8001160 <ELEVATOR_MOVE+0x508>
			if(HAL_GetTick() - doortick > DOOR_HOLD_MS)		//문이 열리고 닫히는 동안 대기하는 시간
 8001110:	f001 f9dc 	bl	80024cc <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	4b1b      	ldr	r3, [pc, #108]	@ (8001184 <ELEVATOR_MOVE+0x52c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001120:	4293      	cmp	r3, r2
 8001122:	d91f      	bls.n	8001164 <ELEVATOR_MOVE+0x50c>
				DOOR_SET(false);
 8001124:	2000      	movs	r0, #0
 8001126:	f7ff fadf 	bl	80006e8 <DOOR_SET>
				button_flag = IDLE;
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <ELEVATOR_MOVE+0x528>)
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
				if(lcd_close_once == 0) {
 8001130:	4b16      	ldr	r3, [pc, #88]	@ (800118c <ELEVATOR_MOVE+0x534>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d115      	bne.n	8001164 <ELEVATOR_MOVE+0x50c>
				        lcd_close_once = 1;
 8001138:	4b14      	ldr	r3, [pc, #80]	@ (800118c <ELEVATOR_MOVE+0x534>)
 800113a:	2201      	movs	r2, #1
 800113c:	701a      	strb	r2, [r3, #0]
				        i2c_lcd_init_check();
 800113e:	f000 fbb9 	bl	80018b4 <i2c_lcd_init_check>
				        LCD_SetText2Lines("Doors Closing", "Stand Clear");
 8001142:	4913      	ldr	r1, [pc, #76]	@ (8001190 <ELEVATOR_MOVE+0x538>)
 8001144:	4813      	ldr	r0, [pc, #76]	@ (8001194 <ELEVATOR_MOVE+0x53c>)
 8001146:	f000 fc61 	bl	8001a0c <LCD_SetText2Lines>
				        LCD_CommitIfChanged();
 800114a:	f000 fc75 	bl	8001a38 <LCD_CommitIfChanged>
			break;
 800114e:	e009      	b.n	8001164 <ELEVATOR_MOVE+0x50c>
		return;		//ELEVATOR_MOVE() 바로 종료
 8001150:	bf00      	nop
 8001152:	e008      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
			break;
 8001154:	bf00      	nop
 8001156:	e006      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
	        break; // 닫기 버튼 눌렀으면 여기서 IDLE 처리 끝
 8001158:	bf00      	nop
 800115a:	e004      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
	break;
 800115c:	bf00      	nop
 800115e:	e002      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
				break;
 8001160:	bf00      	nop
 8001162:	e000      	b.n	8001166 <ELEVATOR_MOVE+0x50e>
			break;
 8001164:	bf00      	nop
	}

}
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	200000f3 	.word	0x200000f3
 8001170:	200000ee 	.word	0x200000ee
 8001174:	200000ef 	.word	0x200000ef
 8001178:	200000f4 	.word	0x200000f4
 800117c:	20000050 	.word	0x20000050
 8001180:	200000f2 	.word	0x200000f2
 8001184:	200000f8 	.word	0x200000f8
 8001188:	200000ff 	.word	0x200000ff
 800118c:	200000fe 	.word	0x200000fe
 8001190:	08004a48 	.word	0x08004a48
 8001194:	08004a54 	.word	0x08004a54

08001198 <dataOut_FND>:
#include "fnd.h"


void dataOut_FND(uint8_t data)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 80011a2:	2307      	movs	r3, #7
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	e027      	b.n	80011f8 <dataOut_FND+0x60>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 80011a8:	79fa      	ldrb	r2, [r7, #7]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	fa42 f303 	asr.w	r3, r2, r3
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d006      	beq.n	80011c6 <dataOut_FND+0x2e>
		{

			HAL_GPIO_WritePin(SER_PORT_FND, SER_PIN_FND, GPIO_PIN_SET);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011be:	4818      	ldr	r0, [pc, #96]	@ (8001220 <dataOut_FND+0x88>)
 80011c0:	f001 fd46 	bl	8002c50 <HAL_GPIO_WritePin>
 80011c4:	e005      	b.n	80011d2 <dataOut_FND+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_FND, SER_PIN_FND, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011cc:	4814      	ldr	r0, [pc, #80]	@ (8001220 <dataOut_FND+0x88>)
 80011ce:	f001 fd3f 	bl	8002c50 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_FND, SRCLK_PIN_FND, GPIO_PIN_SET);
 80011d2:	2201      	movs	r2, #1
 80011d4:	2108      	movs	r1, #8
 80011d6:	4812      	ldr	r0, [pc, #72]	@ (8001220 <dataOut_FND+0x88>)
 80011d8:	f001 fd3a 	bl	8002c50 <HAL_GPIO_WritePin>
		delay_us(5);
 80011dc:	2005      	movs	r0, #5
 80011de:	f7ff fa69 	bl	80006b4 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_FND, SRCLK_PIN_FND, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2108      	movs	r1, #8
 80011e6:	480e      	ldr	r0, [pc, #56]	@ (8001220 <dataOut_FND+0x88>)
 80011e8:	f001 fd32 	bl	8002c50 <HAL_GPIO_WritePin>
		delay_us(5);
 80011ec:	2005      	movs	r0, #5
 80011ee:	f7ff fa61 	bl	80006b4 <delay_us>
	for(int i = 7; i >= 0; i--)
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	3b01      	subs	r3, #1
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	dad4      	bge.n	80011a8 <dataOut_FND+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_FND, RCLK_PIN_FND, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	2110      	movs	r1, #16
 8001202:	4808      	ldr	r0, [pc, #32]	@ (8001224 <dataOut_FND+0x8c>)
 8001204:	f001 fd24 	bl	8002c50 <HAL_GPIO_WritePin>
	delay_us(10);
 8001208:	200a      	movs	r0, #10
 800120a:	f7ff fa53 	bl	80006b4 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_FND, RCLK_PIN_FND, GPIO_PIN_RESET);
 800120e:	2200      	movs	r2, #0
 8001210:	2110      	movs	r1, #16
 8001212:	4804      	ldr	r0, [pc, #16]	@ (8001224 <dataOut_FND+0x8c>)
 8001214:	f001 fd1c 	bl	8002c50 <HAL_GPIO_WritePin>
}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40020400 	.word	0x40020400
 8001224:	40020800 	.word	0x40020800

08001228 <Dig_AllOff>:
{
	dataOut_FND(0x00);
}

void Dig_AllOff(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++)
 800122e:	2300      	movs	r3, #0
 8001230:	71fb      	strb	r3, [r7, #7]
 8001232:	e014      	b.n	800125e <Dig_AllOff+0x36>
	{
		HAL_GPIO_WritePin(FND_SET[FND_IDX[i]].port, FND_SET[FND_IDX[i]].pin, DIG_OFF);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	4a0e      	ldr	r2, [pc, #56]	@ (8001270 <Dig_AllOff+0x48>)
 8001238:	5cd3      	ldrb	r3, [r2, r3]
 800123a:	461a      	mov	r2, r3
 800123c:	4b0d      	ldr	r3, [pc, #52]	@ (8001274 <Dig_AllOff+0x4c>)
 800123e:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	4a0a      	ldr	r2, [pc, #40]	@ (8001270 <Dig_AllOff+0x48>)
 8001246:	5cd3      	ldrb	r3, [r2, r3]
 8001248:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <Dig_AllOff+0x4c>)
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	4413      	add	r3, r2
 800124e:	889b      	ldrh	r3, [r3, #4]
 8001250:	2201      	movs	r2, #1
 8001252:	4619      	mov	r1, r3
 8001254:	f001 fcfc 	bl	8002c50 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < 4; i++)
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	3301      	adds	r3, #1
 800125c:	71fb      	strb	r3, [r7, #7]
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	2b03      	cmp	r3, #3
 8001262:	d9e7      	bls.n	8001234 <Dig_AllOff+0xc>
	}


}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	08004a88 	.word	0x08004a88
 8001274:	20000054 	.word	0x20000054

08001278 <Dig_SINGLE_ON>:

void Dig_SINGLE_ON(uint8_t i) // 0~3
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
		Dig_AllOff();
 8001282:	f7ff ffd1 	bl	8001228 <Dig_AllOff>
		HAL_GPIO_WritePin(FND_SET[FND_IDX[i]].port, FND_SET[FND_IDX[i]].pin, DIG_ON);
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <Dig_SINGLE_ON+0x3c>)
 800128a:	5cd3      	ldrb	r3, [r2, r3]
 800128c:	461a      	mov	r2, r3
 800128e:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <Dig_SINGLE_ON+0x40>)
 8001290:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	4a07      	ldr	r2, [pc, #28]	@ (80012b4 <Dig_SINGLE_ON+0x3c>)
 8001298:	5cd3      	ldrb	r3, [r2, r3]
 800129a:	4a07      	ldr	r2, [pc, #28]	@ (80012b8 <Dig_SINGLE_ON+0x40>)
 800129c:	00db      	lsls	r3, r3, #3
 800129e:	4413      	add	r3, r2
 80012a0:	889b      	ldrh	r3, [r3, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	4619      	mov	r1, r3
 80012a6:	f001 fcd3 	bl	8002c50 <HAL_GPIO_WritePin>


}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	08004a88 	.word	0x08004a88
 80012b8:	20000054 	.word	0x20000054

080012bc <FND_ScanOnce>:

static uint8_t display[4] = {0,0,0,0}; // DIG1~DIG4에 나갈 세그 패턴
static uint8_t scan = 0;

void FND_ScanOnce(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
    Dig_AllOff();
 80012c0:	f7ff ffb2 	bl	8001228 <Dig_AllOff>
    tiny_delay();                 // 고스트 줄이기(선택)
 80012c4:	f000 f820 	bl	8001308 <tiny_delay>

    dataOut_FND(display[scan]);   // 세그 패턴 먼저 출력
 80012c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <FND_ScanOnce+0x44>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001304 <FND_ScanOnce+0x48>)
 80012d0:	5c9b      	ldrb	r3, [r3, r2]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff ff60 	bl	8001198 <dataOut_FND>
    Dig_SINGLE_ON(scan);             // 해당 자리만 ON
 80012d8:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <FND_ScanOnce+0x44>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff ffcb 	bl	8001278 <Dig_SINGLE_ON>

    scan++;
 80012e2:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <FND_ScanOnce+0x44>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	3301      	adds	r3, #1
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4b05      	ldr	r3, [pc, #20]	@ (8001300 <FND_ScanOnce+0x44>)
 80012ec:	701a      	strb	r2, [r3, #0]
    if (scan >= 4) scan = 0;
 80012ee:	4b04      	ldr	r3, [pc, #16]	@ (8001300 <FND_ScanOnce+0x44>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	d902      	bls.n	80012fc <FND_ScanOnce+0x40>
 80012f6:	4b02      	ldr	r3, [pc, #8]	@ (8001300 <FND_ScanOnce+0x44>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000104 	.word	0x20000104
 8001304:	20000100 	.word	0x20000100

08001308 <tiny_delay>:

/* tiny delay to reduce ghosting */
static void tiny_delay(void)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
    for (volatile int i = 0; i < 80; i++) { __NOP(); }
 800130e:	2300      	movs	r3, #0
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	e003      	b.n	800131c <tiny_delay+0x14>
 8001314:	bf00      	nop
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3301      	adds	r3, #1
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b4f      	cmp	r3, #79	@ 0x4f
 8001320:	ddf8      	ble.n	8001314 <tiny_delay+0xc>
}
 8001322:	bf00      	nop
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <floor_to_seg>:

static inline uint8_t floor_to_seg(uint8_t floor)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
    switch(floor){
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	2b03      	cmp	r3, #3
 800133e:	d00a      	beq.n	8001356 <floor_to_seg+0x26>
 8001340:	2b03      	cmp	r3, #3
 8001342:	dc0a      	bgt.n	800135a <floor_to_seg+0x2a>
 8001344:	2b01      	cmp	r3, #1
 8001346:	d002      	beq.n	800134e <floor_to_seg+0x1e>
 8001348:	2b02      	cmp	r3, #2
 800134a:	d002      	beq.n	8001352 <floor_to_seg+0x22>
 800134c:	e005      	b.n	800135a <floor_to_seg+0x2a>
        case 1: return SEG_1;
 800134e:	2306      	movs	r3, #6
 8001350:	e004      	b.n	800135c <floor_to_seg+0x2c>
        case 2: return SEG_2;
 8001352:	235b      	movs	r3, #91	@ 0x5b
 8001354:	e002      	b.n	800135c <floor_to_seg+0x2c>
        case 3: return SEG_3;
 8001356:	234f      	movs	r3, #79	@ 0x4f
 8001358:	e000      	b.n	800135c <floor_to_seg+0x2c>
        default: return SEG_1;
 800135a:	2306      	movs	r3, #6
    }
}
 800135c:	4618      	mov	r0, r3
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <FND_Init>:

void FND_Init()
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
    display[0] = SEG_U;
 800136c:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <FND_Init+0x28>)
 800136e:	223e      	movs	r2, #62	@ 0x3e
 8001370:	701a      	strb	r2, [r3, #0]
    display[1] = SEG_P;
 8001372:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <FND_Init+0x28>)
 8001374:	2273      	movs	r2, #115	@ 0x73
 8001376:	705a      	strb	r2, [r3, #1]
    display[2] = SEG_1;
 8001378:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <FND_Init+0x28>)
 800137a:	2206      	movs	r2, #6
 800137c:	709a      	strb	r2, [r3, #2]
    display[3] = SEG_F;
 800137e:	4b04      	ldr	r3, [pc, #16]	@ (8001390 <FND_Init+0x28>)
 8001380:	2271      	movs	r2, #113	@ 0x71
 8001382:	70da      	strb	r2, [r3, #3]
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	20000100 	.word	0x20000100

08001394 <FND_DIR_Up>:

void FND_DIR_Up()
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
    display[0] = SEG_U;                 // DIG1
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <FND_DIR_Up+0x20>)
 800139a:	223e      	movs	r2, #62	@ 0x3e
 800139c:	701a      	strb	r2, [r3, #0]
    display[1] = SEG_P;                 // DIG2
 800139e:	4b05      	ldr	r3, [pc, #20]	@ (80013b4 <FND_DIR_Up+0x20>)
 80013a0:	2273      	movs	r2, #115	@ 0x73
 80013a2:	705a      	strb	r2, [r3, #1]
    display[3] = SEG_F;                 // DIG4
 80013a4:	4b03      	ldr	r3, [pc, #12]	@ (80013b4 <FND_DIR_Up+0x20>)
 80013a6:	2271      	movs	r2, #113	@ 0x71
 80013a8:	70da      	strb	r2, [r3, #3]
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	20000100 	.word	0x20000100

080013b8 <FND_DIR_Down>:

void FND_DIR_Down()
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
    display[0] = SEG_d;
 80013bc:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <FND_DIR_Down+0x20>)
 80013be:	225e      	movs	r2, #94	@ 0x5e
 80013c0:	701a      	strb	r2, [r3, #0]
    display[1] = SEG_o;
 80013c2:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <FND_DIR_Down+0x20>)
 80013c4:	225c      	movs	r2, #92	@ 0x5c
 80013c6:	705a      	strb	r2, [r3, #1]
    display[3] = SEG_F;
 80013c8:	4b03      	ldr	r3, [pc, #12]	@ (80013d8 <FND_DIR_Down+0x20>)
 80013ca:	2271      	movs	r2, #113	@ 0x71
 80013cc:	70da      	strb	r2, [r3, #3]
}
 80013ce:	bf00      	nop
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	20000100 	.word	0x20000100

080013dc <FND_Floor_Num>:

void FND_Floor_Num(uint8_t floor)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
    display[2] = floor_to_seg(floor);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ffa1 	bl	8001330 <floor_to_seg>
 80013ee:	4603      	mov	r3, r0
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b03      	ldr	r3, [pc, #12]	@ (8001400 <FND_Floor_Num+0x24>)
 80013f4:	709a      	strb	r2, [r3, #2]
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000100 	.word	0x20000100

08001404 <FND_UP>:
const static uint32_t waitTick = 200;



void FND_UP(uint8_t floor)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 800140e:	f001 f85d 	bl	80024cc <HAL_GetTick>
 8001412:	60f8      	str	r0, [r7, #12]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001414:	4b0b      	ldr	r3, [pc, #44]	@ (8001444 <FND_UP+0x40>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	68fa      	ldr	r2, [r7, #12]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	22c8      	movs	r2, #200	@ 0xc8
 800141e:	4293      	cmp	r3, r2
 8001420:	d30b      	bcc.n	800143a <FND_UP+0x36>
	prevTick = currentTick;
 8001422:	4a08      	ldr	r2, [pc, #32]	@ (8001444 <FND_UP+0x40>)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	6013      	str	r3, [r2, #0]
	FND_DIR_Up(floor);
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff ffb2 	bl	8001394 <FND_DIR_Up>
	FND_Floor_Num(floor);
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff ffd2 	bl	80013dc <FND_Floor_Num>
 8001438:	e000      	b.n	800143c <FND_UP+0x38>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 800143a:	bf00      	nop
}
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000108 	.word	0x20000108

08001448 <FND_DOWN>:

void FND_DOWN(uint8_t floor)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	71fb      	strb	r3, [r7, #7]
	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 8001452:	f001 f83b 	bl	80024cc <HAL_GetTick>
 8001456:	60f8      	str	r0, [r7, #12]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001458:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <FND_DOWN+0x40>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	22c8      	movs	r2, #200	@ 0xc8
 8001462:	4293      	cmp	r3, r2
 8001464:	d30b      	bcc.n	800147e <FND_DOWN+0x36>
	prevTick = currentTick;
 8001466:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <FND_DOWN+0x40>)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	6013      	str	r3, [r2, #0]
	FND_DIR_Down(floor);
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ffa2 	bl	80013b8 <FND_DIR_Down>
	FND_Floor_Num(floor);
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff ffb0 	bl	80013dc <FND_Floor_Num>
 800147c:	e000      	b.n	8001480 <FND_DOWN+0x38>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 800147e:	bf00      	nop
}
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000108 	.word	0x20000108

0800148c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	@ 0x28
 8001490:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
 80014a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	613b      	str	r3, [r7, #16]
 80014a6:	4b71      	ldr	r3, [pc, #452]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a70      	ldr	r2, [pc, #448]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b6e      	ldr	r3, [pc, #440]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	4b6a      	ldr	r3, [pc, #424]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a69      	ldr	r2, [pc, #420]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014c8:	f043 0304 	orr.w	r3, r3, #4
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b67      	ldr	r3, [pc, #412]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f003 0304 	and.w	r3, r3, #4
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	4b63      	ldr	r3, [pc, #396]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a62      	ldr	r2, [pc, #392]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b60      	ldr	r3, [pc, #384]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	4b5c      	ldr	r3, [pc, #368]	@ (800166c <MX_GPIO_Init+0x1e0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a5b      	ldr	r2, [pc, #364]	@ (800166c <MX_GPIO_Init+0x1e0>)
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b59      	ldr	r3, [pc, #356]	@ (800166c <MX_GPIO_Init+0x1e0>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 8001512:	2200      	movs	r2, #0
 8001514:	f641 0113 	movw	r1, #6163	@ 0x1813
 8001518:	4855      	ldr	r0, [pc, #340]	@ (8001670 <MX_GPIO_Init+0x1e4>)
 800151a:	f001 fb99 	bl	8002c50 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 800151e:	2200      	movs	r2, #0
 8001520:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 8001524:	4853      	ldr	r0, [pc, #332]	@ (8001674 <MX_GPIO_Init+0x1e8>)
 8001526:	f001 fb93 	bl	8002c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 800152a:	2200      	movs	r2, #0
 800152c:	f24f 010f 	movw	r1, #61455	@ 0xf00f
 8001530:	4851      	ldr	r0, [pc, #324]	@ (8001678 <MX_GPIO_Init+0x1ec>)
 8001532:	f001 fb8d 	bl	8002c50 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001536:	230e      	movs	r3, #14
 8001538:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800153a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800153e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001540:	2301      	movs	r3, #1
 8001542:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	484a      	ldr	r0, [pc, #296]	@ (8001674 <MX_GPIO_Init+0x1e8>)
 800154c:	f001 f900 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8001550:	2313      	movs	r3, #19
 8001552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001554:	2301      	movs	r3, #1
 8001556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	4619      	mov	r1, r3
 8001566:	4842      	ldr	r0, [pc, #264]	@ (8001670 <MX_GPIO_Init+0x1e4>)
 8001568:	f001 f8f2 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800156c:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 8001570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4619      	mov	r1, r3
 8001580:	483b      	ldr	r0, [pc, #236]	@ (8001670 <MX_GPIO_Init+0x1e4>)
 8001582:	f001 f8e5 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 8001586:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 800158a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158c:	2301      	movs	r3, #1
 800158e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001590:	2300      	movs	r3, #0
 8001592:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001594:	2302      	movs	r3, #2
 8001596:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	4835      	ldr	r0, [pc, #212]	@ (8001674 <MX_GPIO_Init+0x1e8>)
 80015a0:	f001 f8d6 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14
 80015a4:	f24c 0307 	movw	r3, #49159	@ 0xc007
 80015a8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b2:	2300      	movs	r3, #0
 80015b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	482e      	ldr	r0, [pc, #184]	@ (8001678 <MX_GPIO_Init+0x1ec>)
 80015be:	f001 f8c7 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80015c2:	f44f 638e 	mov.w	r3, #1136	@ 0x470
 80015c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4619      	mov	r1, r3
 80015d6:	4828      	ldr	r0, [pc, #160]	@ (8001678 <MX_GPIO_Init+0x1ec>)
 80015d8:	f001 f8ba 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3;
 80015dc:	f243 0308 	movw	r3, #12296	@ 0x3008
 80015e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ea:	2302      	movs	r3, #2
 80015ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	4619      	mov	r1, r3
 80015f4:	4820      	ldr	r0, [pc, #128]	@ (8001678 <MX_GPIO_Init+0x1ec>)
 80015f6:	f001 f8ab 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80015fa:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80015fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001600:	2300      	movs	r3, #0
 8001602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	4619      	mov	r1, r3
 800160e:	4819      	ldr	r0, [pc, #100]	@ (8001674 <MX_GPIO_Init+0x1e8>)
 8001610:	f001 f89e 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001614:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001618:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161a:	2301      	movs	r3, #1
 800161c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001622:	2302      	movs	r3, #2
 8001624:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	4810      	ldr	r0, [pc, #64]	@ (8001670 <MX_GPIO_Init+0x1e4>)
 800162e:	f001 f88f 	bl	8002750 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2100      	movs	r1, #0
 8001636:	2007      	movs	r0, #7
 8001638:	f001 f853 	bl	80026e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800163c:	2007      	movs	r0, #7
 800163e:	f001 f86c 	bl	800271a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2100      	movs	r1, #0
 8001646:	2008      	movs	r0, #8
 8001648:	f001 f84b 	bl	80026e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800164c:	2008      	movs	r0, #8
 800164e:	f001 f864 	bl	800271a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2100      	movs	r1, #0
 8001656:	2009      	movs	r0, #9
 8001658:	f001 f843 	bl	80026e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800165c:	2009      	movs	r0, #9
 800165e:	f001 f85c 	bl	800271a <HAL_NVIC_EnableIRQ>

}
 8001662:	bf00      	nop
 8001664:	3728      	adds	r7, #40	@ 0x28
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800
 8001670:	40020000 	.word	0x40020000
 8001674:	40020800 	.word	0x40020800
 8001678:	40020400 	.word	0x40020400

0800167c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001680:	4b12      	ldr	r3, [pc, #72]	@ (80016cc <MX_I2C1_Init+0x50>)
 8001682:	4a13      	ldr	r2, [pc, #76]	@ (80016d0 <MX_I2C1_Init+0x54>)
 8001684:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001686:	4b11      	ldr	r3, [pc, #68]	@ (80016cc <MX_I2C1_Init+0x50>)
 8001688:	4a12      	ldr	r2, [pc, #72]	@ (80016d4 <MX_I2C1_Init+0x58>)
 800168a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800168c:	4b0f      	ldr	r3, [pc, #60]	@ (80016cc <MX_I2C1_Init+0x50>)
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001692:	4b0e      	ldr	r3, [pc, #56]	@ (80016cc <MX_I2C1_Init+0x50>)
 8001694:	2200      	movs	r2, #0
 8001696:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001698:	4b0c      	ldr	r3, [pc, #48]	@ (80016cc <MX_I2C1_Init+0x50>)
 800169a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800169e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016a0:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <MX_I2C1_Init+0x50>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016a6:	4b09      	ldr	r3, [pc, #36]	@ (80016cc <MX_I2C1_Init+0x50>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016ac:	4b07      	ldr	r3, [pc, #28]	@ (80016cc <MX_I2C1_Init+0x50>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016b2:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <MX_I2C1_Init+0x50>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016b8:	4804      	ldr	r0, [pc, #16]	@ (80016cc <MX_I2C1_Init+0x50>)
 80016ba:	f001 fafb 	bl	8002cb4 <HAL_I2C_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016c4:	f000 fc2a 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	2000010c 	.word	0x2000010c
 80016d0:	40005400 	.word	0x40005400
 80016d4:	000186a0 	.word	0x000186a0

080016d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	@ 0x28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a19      	ldr	r2, [pc, #100]	@ (800175c <HAL_I2C_MspInit+0x84>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d12c      	bne.n	8001754 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	4b18      	ldr	r3, [pc, #96]	@ (8001760 <HAL_I2C_MspInit+0x88>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	4a17      	ldr	r2, [pc, #92]	@ (8001760 <HAL_I2C_MspInit+0x88>)
 8001704:	f043 0302 	orr.w	r3, r3, #2
 8001708:	6313      	str	r3, [r2, #48]	@ 0x30
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <HAL_I2C_MspInit+0x88>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001716:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800171a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800171c:	2312      	movs	r3, #18
 800171e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001724:	2303      	movs	r3, #3
 8001726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001728:	2304      	movs	r3, #4
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	4619      	mov	r1, r3
 8001732:	480c      	ldr	r0, [pc, #48]	@ (8001764 <HAL_I2C_MspInit+0x8c>)
 8001734:	f001 f80c 	bl	8002750 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001738:	2300      	movs	r3, #0
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <HAL_I2C_MspInit+0x88>)
 800173e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001740:	4a07      	ldr	r2, [pc, #28]	@ (8001760 <HAL_I2C_MspInit+0x88>)
 8001742:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001746:	6413      	str	r3, [r2, #64]	@ 0x40
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_I2C_MspInit+0x88>)
 800174a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001754:	bf00      	nop
 8001756:	3728      	adds	r7, #40	@ 0x28
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40005400 	.word	0x40005400
 8001760:	40023800 	.word	0x40023800
 8001764:	40020400 	.word	0x40020400

08001768 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a0b      	ldr	r2, [pc, #44]	@ (80017a4 <HAL_I2C_MspDeInit+0x3c>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d10f      	bne.n	800179a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800177a:	4b0b      	ldr	r3, [pc, #44]	@ (80017a8 <HAL_I2C_MspDeInit+0x40>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	4a0a      	ldr	r2, [pc, #40]	@ (80017a8 <HAL_I2C_MspDeInit+0x40>)
 8001780:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001784:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001786:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800178a:	4808      	ldr	r0, [pc, #32]	@ (80017ac <HAL_I2C_MspDeInit+0x44>)
 800178c:	f001 f964 	bl	8002a58 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001790:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001794:	4805      	ldr	r0, [pc, #20]	@ (80017ac <HAL_I2C_MspDeInit+0x44>)
 8001796:	f001 f95f 	bl	8002a58 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40005400 	.word	0x40005400
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40020400 	.word	0x40020400

080017b0 <lcd_i2c_tx>:

extern I2C_HandleTypeDef hi2c1;


static HAL_StatusTypeDef lcd_i2c_tx(uint8_t *buf, uint16_t len)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af02      	add	r7, sp, #8
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	460b      	mov	r3, r1
 80017ba:	807b      	strh	r3, [r7, #2]
    // 너무 오래 잡아먹지 않도록: 짧은 timeout + 제한 retry
    // (I2C가 꼬이면 FND 스캔이 깨지거나 멈춘 것처럼 보이는 원인 제거)
    for (int retry = 0; retry < 3; retry++)
 80017bc:	2300      	movs	r3, #0
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	e01a      	b.n	80017f8 <lcd_i2c_tx+0x48>
    {
        HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS, buf, len, 5);
 80017c2:	887b      	ldrh	r3, [r7, #2]
 80017c4:	2205      	movs	r2, #5
 80017c6:	9200      	str	r2, [sp, #0]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	214e      	movs	r1, #78	@ 0x4e
 80017cc:	480e      	ldr	r0, [pc, #56]	@ (8001808 <lcd_i2c_tx+0x58>)
 80017ce:	f001 fbe5 	bl	8002f9c <HAL_I2C_Master_Transmit>
 80017d2:	4603      	mov	r3, r0
 80017d4:	72fb      	strb	r3, [r7, #11]
        if (st == HAL_OK) return HAL_OK;
 80017d6:	7afb      	ldrb	r3, [r7, #11]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <lcd_i2c_tx+0x30>
 80017dc:	2300      	movs	r3, #0
 80017de:	e00f      	b.n	8001800 <lcd_i2c_tx+0x50>

        // BUSY 상태가 길게 가면 한번 리셋해주는 게 도움이 되는 경우가 있음
        // (필수는 아니지만 현장에선 효과 있는 편)
        if (st == HAL_BUSY)
 80017e0:	7afb      	ldrb	r3, [r7, #11]
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d105      	bne.n	80017f2 <lcd_i2c_tx+0x42>
        {
            HAL_I2C_DeInit(&hi2c1);
 80017e6:	4808      	ldr	r0, [pc, #32]	@ (8001808 <lcd_i2c_tx+0x58>)
 80017e8:	f001 fba8 	bl	8002f3c <HAL_I2C_DeInit>
            HAL_I2C_Init(&hi2c1);
 80017ec:	4806      	ldr	r0, [pc, #24]	@ (8001808 <lcd_i2c_tx+0x58>)
 80017ee:	f001 fa61 	bl	8002cb4 <HAL_I2C_Init>
    for (int retry = 0; retry < 3; retry++)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	3301      	adds	r3, #1
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	dde1      	ble.n	80017c2 <lcd_i2c_tx+0x12>
        }
    }
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
}
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	2000010c 	.word	0x2000010c

0800180c <lcd_command>:


void lcd_command(uint8_t command)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	f023 030f 	bic.w	r3, r3, #15
 800181c:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command << 4) & 0xf0;
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	011b      	lsls	r3, r3, #4
 8001822:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08;		// en = 1, rs = 0, rw = 0, backlight = 1
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	f043 030c 	orr.w	r3, r3, #12
 800182a:	b2db      	uxtb	r3, r3
 800182c:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08;		// en = 0, rs = 0, rw = 0, backlight = 1
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	f043 0308 	orr.w	r3, r3, #8
 8001834:	b2db      	uxtb	r3, r3
 8001836:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble 	| 0x04 | 0x08;		// en = 1, rs = 0, rw = 0, backlight = 1
 8001838:	7bbb      	ldrb	r3, [r7, #14]
 800183a:	f043 030c 	orr.w	r3, r3, #12
 800183e:	b2db      	uxtb	r3, r3
 8001840:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble 	| 0x00 | 0x08;		// en = 0, rs = 0, rw = 0, backlight = 1
 8001842:	7bbb      	ldrb	r3, [r7, #14]
 8001844:	f043 0308 	orr.w	r3, r3, #8
 8001848:	b2db      	uxtb	r3, r3
 800184a:	72fb      	strb	r3, [r7, #11]

	lcd_i2c_tx(i2c_buffer, 4);
 800184c:	f107 0308 	add.w	r3, r7, #8
 8001850:	2104      	movs	r1, #4
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff ffac 	bl	80017b0 <lcd_i2c_tx>

//	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS, i2c_buffer, 4, 100) != HAL_OK)
//	{
//
//	}
}
 8001858:	bf00      	nop
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <lcd_data>:

void lcd_data(uint8_t data)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	f023 030f 	bic.w	r3, r3, #15
 8001870:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data << 4) & 0xf0;
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	011b      	lsls	r3, r3, #4
 8001876:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08;		// en = 1, rs = 1, rw = 0, backlight = 1
 8001878:	7bfb      	ldrb	r3, [r7, #15]
 800187a:	f043 030d 	orr.w	r3, r3, #13
 800187e:	b2db      	uxtb	r3, r3
 8001880:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08;		// en = 0, rs = 1, rw = 0, backlight = 1
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	f043 0309 	orr.w	r3, r3, #9
 8001888:	b2db      	uxtb	r3, r3
 800188a:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble 	| 0x05 | 0x08;		// en = 1, rs = 1, rw = 0, backlight = 1
 800188c:	7bbb      	ldrb	r3, [r7, #14]
 800188e:	f043 030d 	orr.w	r3, r3, #13
 8001892:	b2db      	uxtb	r3, r3
 8001894:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble 	| 0x01 | 0x08;		// en = 0, rs = 1, rw = 0, backlight = 1
 8001896:	7bbb      	ldrb	r3, [r7, #14]
 8001898:	f043 0309 	orr.w	r3, r3, #9
 800189c:	b2db      	uxtb	r3, r3
 800189e:	72fb      	strb	r3, [r7, #11]


	lcd_i2c_tx(i2c_buffer, 4);
 80018a0:	f107 0308 	add.w	r3, r7, #8
 80018a4:	2104      	movs	r1, #4
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff ff82 	bl	80017b0 <lcd_i2c_tx>

//	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS, i2c_buffer, 4, 100) != HAL_OK)
//	{
//
//	}
}
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <i2c_lcd_init_check>:

static bool Flag_lcd_init = false;

void i2c_lcd_init_check()
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	if (Flag_lcd_init) return;
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <i2c_lcd_init_check+0x68>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d12a      	bne.n	8001916 <i2c_lcd_init_check+0x62>
	Flag_lcd_init = true;
 80018c0:	4b16      	ldr	r3, [pc, #88]	@ (800191c <i2c_lcd_init_check+0x68>)
 80018c2:	2201      	movs	r2, #1
 80018c4:	701a      	strb	r2, [r3, #0]

	HAL_Delay(50);
 80018c6:	2032      	movs	r0, #50	@ 0x32
 80018c8:	f000 fe0c 	bl	80024e4 <HAL_Delay>
	lcd_command(0x33);
 80018cc:	2033      	movs	r0, #51	@ 0x33
 80018ce:	f7ff ff9d 	bl	800180c <lcd_command>
	HAL_Delay(5);
 80018d2:	2005      	movs	r0, #5
 80018d4:	f000 fe06 	bl	80024e4 <HAL_Delay>
	lcd_command(0x32);
 80018d8:	2032      	movs	r0, #50	@ 0x32
 80018da:	f7ff ff97 	bl	800180c <lcd_command>
	HAL_Delay(5);
 80018de:	2005      	movs	r0, #5
 80018e0:	f000 fe00 	bl	80024e4 <HAL_Delay>
	lcd_command(0x28);
 80018e4:	2028      	movs	r0, #40	@ 0x28
 80018e6:	f7ff ff91 	bl	800180c <lcd_command>
	HAL_Delay(5);
 80018ea:	2005      	movs	r0, #5
 80018ec:	f000 fdfa 	bl	80024e4 <HAL_Delay>
	lcd_command(DISPLAY_ON);
 80018f0:	200c      	movs	r0, #12
 80018f2:	f7ff ff8b 	bl	800180c <lcd_command>
	HAL_Delay(5);
 80018f6:	2005      	movs	r0, #5
 80018f8:	f000 fdf4 	bl	80024e4 <HAL_Delay>
	lcd_command(0x06);
 80018fc:	2006      	movs	r0, #6
 80018fe:	f7ff ff85 	bl	800180c <lcd_command>
	HAL_Delay(5);
 8001902:	2005      	movs	r0, #5
 8001904:	f000 fdee 	bl	80024e4 <HAL_Delay>
	lcd_command(CLEAR_DISPLAY);
 8001908:	2001      	movs	r0, #1
 800190a:	f7ff ff7f 	bl	800180c <lcd_command>
	HAL_Delay(2);
 800190e:	2002      	movs	r0, #2
 8001910:	f000 fde8 	bl	80024e4 <HAL_Delay>
 8001914:	e000      	b.n	8001918 <i2c_lcd_init_check+0x64>
	if (Flag_lcd_init) return;
 8001916:	bf00      	nop


}
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000160 	.word	0x20000160

08001920 <i2c_lcd_init>:


void i2c_lcd_init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
	i2c_lcd_init_check();
 8001924:	f7ff ffc6 	bl	80018b4 <i2c_lcd_init_check>
}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}

0800192c <lcd_string>:

void lcd_string(char *str)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	while(*str)lcd_data(*str++);
 8001934:	e006      	b.n	8001944 <lcd_string+0x18>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	1c5a      	adds	r2, r3, #1
 800193a:	607a      	str	r2, [r7, #4]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ff8e 	bl	8001860 <lcd_data>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d1f4      	bne.n	8001936 <lcd_string+0xa>
}
 800194c:	bf00      	nop
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <move_cursor>:

void move_cursor(uint8_t row, uint8_t col)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	460a      	mov	r2, r1
 8001960:	71fb      	strb	r3, [r7, #7]
 8001962:	4613      	mov	r3, r2
 8001964:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row << 6 | col);
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	019b      	lsls	r3, r3, #6
 800196a:	b2da      	uxtb	r2, r3
 800196c:	79bb      	ldrb	r3, [r7, #6]
 800196e:	4313      	orrs	r3, r2
 8001970:	b2db      	uxtb	r3, r3
 8001972:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001976:	b2db      	uxtb	r3, r3
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff47 	bl	800180c <lcd_command>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <fill_spaces_16>:
static char lcd_line1[17];
static char prev0[17];
static char prev1[17];

static void fill_spaces_16(char *dst)
{
 8001986:	b480      	push	{r7}
 8001988:	b085      	sub	sp, #20
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 16; i++) dst[i] = ' ';
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	e007      	b.n	80019a4 <fill_spaces_16+0x1e>
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	4413      	add	r3, r2
 800199a:	2220      	movs	r2, #32
 800199c:	701a      	strb	r2, [r3, #0]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	3301      	adds	r3, #1
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2b0f      	cmp	r3, #15
 80019a8:	ddf4      	ble.n	8001994 <fill_spaces_16+0xe>
    dst[16] = '\0';
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	3310      	adds	r3, #16
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
}
 80019b2:	bf00      	nop
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <make_line16>:

static void make_line16(char *dst16, const char *src)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b084      	sub	sp, #16
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
 80019c6:	6039      	str	r1, [r7, #0]
    fill_spaces_16(dst16);
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f7ff ffdc 	bl	8001986 <fill_spaces_16>
    if (!src) return;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d017      	beq.n	8001a04 <make_line16+0x46>

    for (int i = 0; i < 16 && src[i] != '\0'; i++)
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	e00a      	b.n	80019f0 <make_line16+0x32>
        dst16[i] = src[i];
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	683a      	ldr	r2, [r7, #0]
 80019de:	441a      	add	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	6879      	ldr	r1, [r7, #4]
 80019e4:	440b      	add	r3, r1
 80019e6:	7812      	ldrb	r2, [r2, #0]
 80019e8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 16 && src[i] != '\0'; i++)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	3301      	adds	r3, #1
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2b0f      	cmp	r3, #15
 80019f4:	dc07      	bgt.n	8001a06 <make_line16+0x48>
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	4413      	add	r3, r2
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1eb      	bne.n	80019da <make_line16+0x1c>
 8001a02:	e000      	b.n	8001a06 <make_line16+0x48>
    if (!src) return;
 8001a04:	bf00      	nop
}
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <LCD_SetText2Lines>:
    fill_spaces_16(prev0);
    fill_spaces_16(prev1);
}

void LCD_SetText2Lines(const char *line0, const char *line1)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
    make_line16(lcd_line0, line0);
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	4805      	ldr	r0, [pc, #20]	@ (8001a30 <LCD_SetText2Lines+0x24>)
 8001a1a:	f7ff ffd0 	bl	80019be <make_line16>
    make_line16(lcd_line1, line1);
 8001a1e:	6839      	ldr	r1, [r7, #0]
 8001a20:	4804      	ldr	r0, [pc, #16]	@ (8001a34 <LCD_SetText2Lines+0x28>)
 8001a22:	f7ff ffcc 	bl	80019be <make_line16>
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000164 	.word	0x20000164
 8001a34:	20000178 	.word	0x20000178

08001a38 <LCD_CommitIfChanged>:

// 변경된 줄만 LCD에 반영
void LCD_CommitIfChanged(void)
{
 8001a38:	b5b0      	push	{r4, r5, r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
    // init이 안 됐으면 자동으로 once
    i2c_lcd_init_check();
 8001a3e:	f7ff ff39 	bl	80018b4 <i2c_lcd_init_check>

    if (memcmp(prev0, lcd_line0, 16) != 0)
 8001a42:	2210      	movs	r2, #16
 8001a44:	4925      	ldr	r1, [pc, #148]	@ (8001adc <LCD_CommitIfChanged+0xa4>)
 8001a46:	4826      	ldr	r0, [pc, #152]	@ (8001ae0 <LCD_CommitIfChanged+0xa8>)
 8001a48:	f002 ff98 	bl	800497c <memcmp>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d01b      	beq.n	8001a8a <LCD_CommitIfChanged+0x52>
    {
        memcpy(prev0, lcd_line0, 17);
 8001a52:	4a23      	ldr	r2, [pc, #140]	@ (8001ae0 <LCD_CommitIfChanged+0xa8>)
 8001a54:	4b21      	ldr	r3, [pc, #132]	@ (8001adc <LCD_CommitIfChanged+0xa4>)
 8001a56:	4614      	mov	r4, r2
 8001a58:	461d      	mov	r5, r3
 8001a5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a5e:	682b      	ldr	r3, [r5, #0]
 8001a60:	7023      	strb	r3, [r4, #0]
        move_cursor(0, 0);
 8001a62:	2100      	movs	r1, #0
 8001a64:	2000      	movs	r0, #0
 8001a66:	f7ff ff76 	bl	8001956 <move_cursor>
        // 16칸 고정 출력(잔상 방지)
        for (int i = 0; i < 16; i++) lcd_data((uint8_t)prev0[i]);
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	607b      	str	r3, [r7, #4]
 8001a6e:	e009      	b.n	8001a84 <LCD_CommitIfChanged+0x4c>
 8001a70:	4a1b      	ldr	r2, [pc, #108]	@ (8001ae0 <LCD_CommitIfChanged+0xa8>)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fef1 	bl	8001860 <lcd_data>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	3301      	adds	r3, #1
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b0f      	cmp	r3, #15
 8001a88:	ddf2      	ble.n	8001a70 <LCD_CommitIfChanged+0x38>
    }

    if (memcmp(prev1, lcd_line1, 16) != 0)
 8001a8a:	2210      	movs	r2, #16
 8001a8c:	4915      	ldr	r1, [pc, #84]	@ (8001ae4 <LCD_CommitIfChanged+0xac>)
 8001a8e:	4816      	ldr	r0, [pc, #88]	@ (8001ae8 <LCD_CommitIfChanged+0xb0>)
 8001a90:	f002 ff74 	bl	800497c <memcmp>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d01b      	beq.n	8001ad2 <LCD_CommitIfChanged+0x9a>
    {
        memcpy(prev1, lcd_line1, 17);
 8001a9a:	4a13      	ldr	r2, [pc, #76]	@ (8001ae8 <LCD_CommitIfChanged+0xb0>)
 8001a9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <LCD_CommitIfChanged+0xac>)
 8001a9e:	4614      	mov	r4, r2
 8001aa0:	461d      	mov	r5, r3
 8001aa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aa6:	682b      	ldr	r3, [r5, #0]
 8001aa8:	7023      	strb	r3, [r4, #0]
        move_cursor(1, 0);
 8001aaa:	2100      	movs	r1, #0
 8001aac:	2001      	movs	r0, #1
 8001aae:	f7ff ff52 	bl	8001956 <move_cursor>
        for (int i = 0; i < 16; i++) lcd_data((uint8_t)prev1[i]);
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	603b      	str	r3, [r7, #0]
 8001ab6:	e009      	b.n	8001acc <LCD_CommitIfChanged+0x94>
 8001ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8001ae8 <LCD_CommitIfChanged+0xb0>)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	4413      	add	r3, r2
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fecd 	bl	8001860 <lcd_data>
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	603b      	str	r3, [r7, #0]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	2b0f      	cmp	r3, #15
 8001ad0:	ddf2      	ble.n	8001ab8 <LCD_CommitIfChanged+0x80>
    }
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bdb0      	pop	{r4, r5, r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000164 	.word	0x20000164
 8001ae0:	2000018c 	.word	0x2000018c
 8001ae4:	20000178 	.word	0x20000178
 8001ae8:	200001a0 	.word	0x200001a0

08001aec <dataOut_LED>:

#include "ledbar.h"

void dataOut_LED(uint8_t data)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 8001af6:	2307      	movs	r3, #7
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	e027      	b.n	8001b4c <dataOut_LED+0x60>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 8001afc:	79fa      	ldrb	r2, [r7, #7]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	fa42 f303 	asr.w	r3, r2, r3
 8001b04:	f003 0301 	and.w	r3, r3, #1
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d006      	beq.n	8001b1a <dataOut_LED+0x2e>
		{
			HAL_GPIO_WritePin(SER_PORT_LED, SER_PIN_LED, GPIO_PIN_SET);
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b12:	4818      	ldr	r0, [pc, #96]	@ (8001b74 <dataOut_LED+0x88>)
 8001b14:	f001 f89c 	bl	8002c50 <HAL_GPIO_WritePin>
 8001b18:	e005      	b.n	8001b26 <dataOut_LED+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_LED, SER_PIN_LED, GPIO_PIN_RESET);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b20:	4814      	ldr	r0, [pc, #80]	@ (8001b74 <dataOut_LED+0x88>)
 8001b22:	f001 f895 	bl	8002c50 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_LED, SRCLK_PIN_LED, GPIO_PIN_SET);
 8001b26:	2201      	movs	r2, #1
 8001b28:	2120      	movs	r1, #32
 8001b2a:	4812      	ldr	r0, [pc, #72]	@ (8001b74 <dataOut_LED+0x88>)
 8001b2c:	f001 f890 	bl	8002c50 <HAL_GPIO_WritePin>
		delay_us(5);
 8001b30:	2005      	movs	r0, #5
 8001b32:	f7fe fdbf 	bl	80006b4 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_LED, SRCLK_PIN_LED, GPIO_PIN_RESET);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2120      	movs	r1, #32
 8001b3a:	480e      	ldr	r0, [pc, #56]	@ (8001b74 <dataOut_LED+0x88>)
 8001b3c:	f001 f888 	bl	8002c50 <HAL_GPIO_WritePin>
		delay_us(5);
 8001b40:	2005      	movs	r0, #5
 8001b42:	f7fe fdb7 	bl	80006b4 <delay_us>
	for(int i = 7; i >= 0; i--)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	dad4      	bge.n	8001afc <dataOut_LED+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_LED, RCLK_PIN_LED, GPIO_PIN_SET);
 8001b52:	2201      	movs	r2, #1
 8001b54:	2140      	movs	r1, #64	@ 0x40
 8001b56:	4807      	ldr	r0, [pc, #28]	@ (8001b74 <dataOut_LED+0x88>)
 8001b58:	f001 f87a 	bl	8002c50 <HAL_GPIO_WritePin>
	delay_us(10);
 8001b5c:	200a      	movs	r0, #10
 8001b5e:	f7fe fda9 	bl	80006b4 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_LED, RCLK_PIN_LED, GPIO_PIN_RESET);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2140      	movs	r1, #64	@ 0x40
 8001b66:	4803      	ldr	r0, [pc, #12]	@ (8001b74 <dataOut_LED+0x88>)
 8001b68:	f001 f872 	bl	8002c50 <HAL_GPIO_WritePin>
}
 8001b6c:	bf00      	nop
 8001b6e:	3710      	adds	r7, #16
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40020800 	.word	0x40020800

08001b78 <LED_BAR_Reset>:
	}
}


void LED_BAR_Reset(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
    Pattern = 0;
 8001b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb0 <LED_BAR_Reset+0x38>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]
    dataOut_LED(0x00);
 8001b82:	2000      	movs	r0, #0
 8001b84:	f7ff ffb2 	bl	8001aec <dataOut_LED>

    // UP 영역(0~3)
    idx1 = 3;
 8001b88:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb4 <LED_BAR_Reset+0x3c>)
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	601a      	str	r2, [r3, #0]
    role1 = 0;
 8001b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb8 <LED_BAR_Reset+0x40>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]

    // DOWN 영역(4~7)
    idx2 = 4;
 8001b94:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <LED_BAR_Reset+0x44>)
 8001b96:	2204      	movs	r2, #4
 8001b98:	601a      	str	r2, [r3, #0]
    role2 = 0;
 8001b9a:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <LED_BAR_Reset+0x48>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]

    prevTick = HAL_GetTick(); // 바로 다음 tick 폭주 방지(선택)
 8001ba0:	f000 fc94 	bl	80024cc <HAL_GetTick>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	4a07      	ldr	r2, [pc, #28]	@ (8001bc4 <LED_BAR_Reset+0x4c>)
 8001ba8:	6013      	str	r3, [r2, #0]
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200001b1 	.word	0x200001b1
 8001bb4:	20000074 	.word	0x20000074
 8001bb8:	200001b8 	.word	0x200001b8
 8001bbc:	20000078 	.word	0x20000078
 8001bc0:	200001b9 	.word	0x200001b9
 8001bc4:	200001b4 	.word	0x200001b4

08001bc8 <LED_BAR_OFF>:

void LED_BAR_OFF(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
    Pattern = 0;
 8001bcc:	4b03      	ldr	r3, [pc, #12]	@ (8001bdc <LED_BAR_OFF+0x14>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
    dataOut_LED(0x00);
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f7ff ff8a 	bl	8001aec <dataOut_LED>
}
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	200001b1 	.word	0x200001b1

08001be0 <LED_BAR_UP_ing>:


void LED_BAR_UP_ing()		//위로이동시
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0

	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 8001be6:	f000 fc71 	bl	80024cc <HAL_GetTick>
 8001bea:	6078      	str	r0, [r7, #4]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001bec:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca4 <LED_BAR_UP_ing+0xc4>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	22c8      	movs	r2, #200	@ 0xc8
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d350      	bcc.n	8001c9c <LED_BAR_UP_ing+0xbc>
	prevTick = currentTick;
 8001bfa:	4a2a      	ldr	r2, [pc, #168]	@ (8001ca4 <LED_BAR_UP_ing+0xc4>)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6013      	str	r3, [r2, #0]

	if(role1 != 1)
 8001c00:	4b29      	ldr	r3, [pc, #164]	@ (8001ca8 <LED_BAR_UP_ing+0xc8>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d023      	beq.n	8001c50 <LED_BAR_UP_ing+0x70>
	{
		Pattern |= (1 << (uint8_t)idx1);
 8001c08:	4b28      	ldr	r3, [pc, #160]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	461a      	mov	r2, r3
 8001c10:	2301      	movs	r3, #1
 8001c12:	4093      	lsls	r3, r2
 8001c14:	b25a      	sxtb	r2, r3
 8001c16:	4b26      	ldr	r3, [pc, #152]	@ (8001cb0 <LED_BAR_UP_ing+0xd0>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	b25b      	sxtb	r3, r3
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	b25b      	sxtb	r3, r3
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	4b23      	ldr	r3, [pc, #140]	@ (8001cb0 <LED_BAR_UP_ing+0xd0>)
 8001c24:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 8001c26:	4b22      	ldr	r3, [pc, #136]	@ (8001cb0 <LED_BAR_UP_ing+0xd0>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff ff5e 	bl	8001aec <dataOut_LED>

		idx1 = idx1 - 1;
 8001c30:	4b1e      	ldr	r3, [pc, #120]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	3b01      	subs	r3, #1
 8001c36:	4a1d      	ldr	r2, [pc, #116]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c38:	6013      	str	r3, [r2, #0]
		if(idx1 < 0)
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	da2d      	bge.n	8001c9e <LED_BAR_UP_ing+0xbe>
		{
			idx1 = 3;
 8001c42:	4b1a      	ldr	r3, [pc, #104]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c44:	2203      	movs	r2, #3
 8001c46:	601a      	str	r2, [r3, #0]
			role1 = 1;
 8001c48:	4b17      	ldr	r3, [pc, #92]	@ (8001ca8 <LED_BAR_UP_ing+0xc8>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	701a      	strb	r2, [r3, #0]
 8001c4e:	e026      	b.n	8001c9e <LED_BAR_UP_ing+0xbe>
		}
	}
	else
	{
		Pattern = Pattern & ~(1 << (uint8_t)idx1);
 8001c50:	4b16      	ldr	r3, [pc, #88]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	461a      	mov	r2, r3
 8001c58:	2301      	movs	r3, #1
 8001c5a:	4093      	lsls	r3, r2
 8001c5c:	b25b      	sxtb	r3, r3
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	b25a      	sxtb	r2, r3
 8001c62:	4b13      	ldr	r3, [pc, #76]	@ (8001cb0 <LED_BAR_UP_ing+0xd0>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	b25b      	sxtb	r3, r3
 8001c68:	4013      	ands	r3, r2
 8001c6a:	b25b      	sxtb	r3, r3
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <LED_BAR_UP_ing+0xd0>)
 8001c70:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 8001c72:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb0 <LED_BAR_UP_ing+0xd0>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff ff38 	bl	8001aec <dataOut_LED>
		idx1 = idx1 - 1;
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	3b01      	subs	r3, #1
 8001c82:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c84:	6013      	str	r3, [r2, #0]

		if(idx1 < 0)
 8001c86:	4b09      	ldr	r3, [pc, #36]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	da07      	bge.n	8001c9e <LED_BAR_UP_ing+0xbe>
		{
			idx1 = 3;
 8001c8e:	4b07      	ldr	r3, [pc, #28]	@ (8001cac <LED_BAR_UP_ing+0xcc>)
 8001c90:	2203      	movs	r2, #3
 8001c92:	601a      	str	r2, [r3, #0]
			role1 = 0;
 8001c94:	4b04      	ldr	r3, [pc, #16]	@ (8001ca8 <LED_BAR_UP_ing+0xc8>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	701a      	strb	r2, [r3, #0]
 8001c9a:	e000      	b.n	8001c9e <LED_BAR_UP_ing+0xbe>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001c9c:	bf00      	nop
		}
	}

}
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	200001b4 	.word	0x200001b4
 8001ca8:	200001b8 	.word	0x200001b8
 8001cac:	20000074 	.word	0x20000074
 8001cb0:	200001b1 	.word	0x200001b1

08001cb4 <LED_BAR_DOWN_ing>:

void LED_BAR_DOWN_ing()				//아래로 이동시
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0


	uint32_t currentTick = HAL_GetTick();
 8001cba:	f000 fc07 	bl	80024cc <HAL_GetTick>
 8001cbe:	6078      	str	r0, [r7, #4]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8001d78 <LED_BAR_DOWN_ing+0xc4>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	22c8      	movs	r2, #200	@ 0xc8
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d350      	bcc.n	8001d70 <LED_BAR_DOWN_ing+0xbc>
	prevTick = currentTick;
 8001cce:	4a2a      	ldr	r2, [pc, #168]	@ (8001d78 <LED_BAR_DOWN_ing+0xc4>)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6013      	str	r3, [r2, #0]

	if(role2 != 1)
 8001cd4:	4b29      	ldr	r3, [pc, #164]	@ (8001d7c <LED_BAR_DOWN_ing+0xc8>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d023      	beq.n	8001d24 <LED_BAR_DOWN_ing+0x70>
	{
		Pattern |= (1 << (uint8_t)idx2);
 8001cdc:	4b28      	ldr	r3, [pc, #160]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	4093      	lsls	r3, r2
 8001ce8:	b25a      	sxtb	r2, r3
 8001cea:	4b26      	ldr	r3, [pc, #152]	@ (8001d84 <LED_BAR_DOWN_ing+0xd0>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	b25b      	sxtb	r3, r3
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	b25b      	sxtb	r3, r3
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <LED_BAR_DOWN_ing+0xd0>)
 8001cf8:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 8001cfa:	4b22      	ldr	r3, [pc, #136]	@ (8001d84 <LED_BAR_DOWN_ing+0xd0>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff fef4 	bl	8001aec <dataOut_LED>

		idx2 = idx2 + 1;
 8001d04:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d0c:	6013      	str	r3, [r2, #0]
		if(idx2 > 7)
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b07      	cmp	r3, #7
 8001d14:	dd2d      	ble.n	8001d72 <LED_BAR_DOWN_ing+0xbe>
		{
			idx2 = 4;
 8001d16:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d18:	2204      	movs	r2, #4
 8001d1a:	601a      	str	r2, [r3, #0]
			role2 = 1;
 8001d1c:	4b17      	ldr	r3, [pc, #92]	@ (8001d7c <LED_BAR_DOWN_ing+0xc8>)
 8001d1e:	2201      	movs	r2, #1
 8001d20:	701a      	strb	r2, [r3, #0]
 8001d22:	e026      	b.n	8001d72 <LED_BAR_DOWN_ing+0xbe>
		}
	}
	else
	{
		Pattern = Pattern & ~(1 << (uint8_t)idx2);
 8001d24:	4b16      	ldr	r3, [pc, #88]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	4093      	lsls	r3, r2
 8001d30:	b25b      	sxtb	r3, r3
 8001d32:	43db      	mvns	r3, r3
 8001d34:	b25a      	sxtb	r2, r3
 8001d36:	4b13      	ldr	r3, [pc, #76]	@ (8001d84 <LED_BAR_DOWN_ing+0xd0>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	b25b      	sxtb	r3, r3
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	b25b      	sxtb	r3, r3
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <LED_BAR_DOWN_ing+0xd0>)
 8001d44:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 8001d46:	4b0f      	ldr	r3, [pc, #60]	@ (8001d84 <LED_BAR_DOWN_ing+0xd0>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fece 	bl	8001aec <dataOut_LED>
		idx2 = idx2 + 1;
 8001d50:	4b0b      	ldr	r3, [pc, #44]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	3301      	adds	r3, #1
 8001d56:	4a0a      	ldr	r2, [pc, #40]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d58:	6013      	str	r3, [r2, #0]

		if(idx2 > 7)
 8001d5a:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2b07      	cmp	r3, #7
 8001d60:	dd07      	ble.n	8001d72 <LED_BAR_DOWN_ing+0xbe>
		{
			idx2 = 4;
 8001d62:	4b07      	ldr	r3, [pc, #28]	@ (8001d80 <LED_BAR_DOWN_ing+0xcc>)
 8001d64:	2204      	movs	r2, #4
 8001d66:	601a      	str	r2, [r3, #0]
			role2 = 0;
 8001d68:	4b04      	ldr	r3, [pc, #16]	@ (8001d7c <LED_BAR_DOWN_ing+0xc8>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	701a      	strb	r2, [r3, #0]
 8001d6e:	e000      	b.n	8001d72 <LED_BAR_DOWN_ing+0xbe>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001d70:	bf00      	nop
		}
	}

}
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	200001b4 	.word	0x200001b4
 8001d7c:	200001b9 	.word	0x200001b9
 8001d80:	20000078 	.word	0x20000078
 8001d84:	200001b1 	.word	0x200001b1

08001d88 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_1)
 8001d92:	88fb      	ldrh	r3, [r7, #6]
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d103      	bne.n	8001da0 <HAL_GPIO_EXTI_Callback+0x18>
  {
    current_floor = 1;
 8001d98:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <HAL_GPIO_EXTI_Callback+0x40>)
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	701a      	strb	r2, [r3, #0]
    }
  else if(GPIO_Pin == GPIO_PIN_3)
    {
      current_floor = 3;
    }
}
 8001d9e:	e00c      	b.n	8001dba <HAL_GPIO_EXTI_Callback+0x32>
  else if(GPIO_Pin == GPIO_PIN_2)
 8001da0:	88fb      	ldrh	r3, [r7, #6]
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	d103      	bne.n	8001dae <HAL_GPIO_EXTI_Callback+0x26>
      current_floor = 2;
 8001da6:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <HAL_GPIO_EXTI_Callback+0x40>)
 8001da8:	2202      	movs	r2, #2
 8001daa:	701a      	strb	r2, [r3, #0]
}
 8001dac:	e005      	b.n	8001dba <HAL_GPIO_EXTI_Callback+0x32>
  else if(GPIO_Pin == GPIO_PIN_3)
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d102      	bne.n	8001dba <HAL_GPIO_EXTI_Callback+0x32>
      current_floor = 3;
 8001db4:	4b04      	ldr	r3, [pc, #16]	@ (8001dc8 <HAL_GPIO_EXTI_Callback+0x40>)
 8001db6:	2203      	movs	r2, #3
 8001db8:	701a      	strb	r2, [r3, #0]
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20000050 	.word	0x20000050

08001dcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dd0:	f000 fb16 	bl	8002400 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dd4:	f000 f83a 	bl	8001e4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dd8:	f7ff fb58 	bl	800148c <MX_GPIO_Init>
  MX_TIM11_Init();
 8001ddc:	f000 fa44 	bl	8002268 <MX_TIM11_Init>
  MX_I2C1_Init();
 8001de0:	f7ff fc4c 	bl	800167c <MX_I2C1_Init>
  MX_TIM3_Init();
 8001de4:	f000 f9da 	bl	800219c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim11);
 8001de8:	4814      	ldr	r0, [pc, #80]	@ (8001e3c <main+0x70>)
 8001dea:	f002 f905 	bl	8003ff8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001dee:	2100      	movs	r1, #0
 8001df0:	4813      	ldr	r0, [pc, #76]	@ (8001e40 <main+0x74>)
 8001df2:	f002 f9ab 	bl	800414c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001df6:	2104      	movs	r1, #4
 8001df8:	4811      	ldr	r0, [pc, #68]	@ (8001e40 <main+0x74>)
 8001dfa:	f002 f9a7 	bl	800414c <HAL_TIM_PWM_Start>

  // 초기화 할 때 문을 닫아야 하니, 여기서도 htim을 넘겨줘야 함!
  Elevator_Close();
 8001dfe:	f000 f8a3 	bl	8001f48 <Elevator_Close>


  SEVEN_SEG_Init();
 8001e02:	f7fe fbcb 	bl	800059c <SEVEN_SEG_Init>
  FND_Init();
 8001e06:	f7ff faaf 	bl	8001368 <FND_Init>
  dataOut_LED(0x00);
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f7ff fe6e 	bl	8001aec <dataOut_LED>


  	i2c_lcd_init();
 8001e10:	f7ff fd86 	bl	8001920 <i2c_lcd_init>
    move_cursor(0, 0);
 8001e14:	2100      	movs	r1, #0
 8001e16:	2000      	movs	r0, #0
 8001e18:	f7ff fd9d 	bl	8001956 <move_cursor>
    lcd_string("WELCOME");
 8001e1c:	4809      	ldr	r0, [pc, #36]	@ (8001e44 <main+0x78>)
 8001e1e:	f7ff fd85 	bl	800192c <lcd_string>
    move_cursor(1, 0);
 8001e22:	2100      	movs	r1, #0
 8001e24:	2001      	movs	r0, #1
 8001e26:	f7ff fd96 	bl	8001956 <move_cursor>
    lcd_string("SMART ELEVATOR");
 8001e2a:	4807      	ldr	r0, [pc, #28]	@ (8001e48 <main+0x7c>)
 8001e2c:	f7ff fd7e 	bl	800192c <lcd_string>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ELEVATOR_MOVE();
 8001e30:	f7fe ff12 	bl	8000c58 <ELEVATOR_MOVE>
	  FND_ScanOnce();
 8001e34:	f7ff fa42 	bl	80012bc <FND_ScanOnce>
  {
 8001e38:	bf00      	nop
 8001e3a:	e7f9      	b.n	8001e30 <main+0x64>
 8001e3c:	2000020c 	.word	0x2000020c
 8001e40:	200001c4 	.word	0x200001c4
 8001e44:	08004a64 	.word	0x08004a64
 8001e48:	08004a6c 	.word	0x08004a6c

08001e4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b094      	sub	sp, #80	@ 0x50
 8001e50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e52:	f107 0320 	add.w	r3, r7, #32
 8001e56:	2230      	movs	r2, #48	@ 0x30
 8001e58:	2100      	movs	r1, #0
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f002 fd9e 	bl	800499c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e60:	f107 030c 	add.w	r3, r7, #12
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e70:	2300      	movs	r3, #0
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	4b27      	ldr	r3, [pc, #156]	@ (8001f14 <SystemClock_Config+0xc8>)
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	4a26      	ldr	r2, [pc, #152]	@ (8001f14 <SystemClock_Config+0xc8>)
 8001e7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e80:	4b24      	ldr	r3, [pc, #144]	@ (8001f14 <SystemClock_Config+0xc8>)
 8001e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	607b      	str	r3, [r7, #4]
 8001e90:	4b21      	ldr	r3, [pc, #132]	@ (8001f18 <SystemClock_Config+0xcc>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a20      	ldr	r2, [pc, #128]	@ (8001f18 <SystemClock_Config+0xcc>)
 8001e96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e9a:	6013      	str	r3, [r2, #0]
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001f18 <SystemClock_Config+0xcc>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ea4:	607b      	str	r3, [r7, #4]
 8001ea6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001eac:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001eb6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ebc:	2304      	movs	r3, #4
 8001ebe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001ec0:	2364      	movs	r3, #100	@ 0x64
 8001ec2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ec8:	2304      	movs	r3, #4
 8001eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ecc:	f107 0320 	add.w	r3, r7, #32
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f001 fbbd 	bl	8003650 <HAL_RCC_OscConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001edc:	f000 f81e 	bl	8001f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ee0:	230f      	movs	r3, #15
 8001ee2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ef0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001ef6:	f107 030c 	add.w	r3, r7, #12
 8001efa:	2103      	movs	r1, #3
 8001efc:	4618      	mov	r0, r3
 8001efe:	f001 fe1f 	bl	8003b40 <HAL_RCC_ClockConfig>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001f08:	f000 f808 	bl	8001f1c <Error_Handler>
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	3750      	adds	r7, #80	@ 0x50
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40023800 	.word	0x40023800
 8001f18:	40007000 	.word	0x40007000

08001f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <Error_Handler+0x8>

08001f28 <Elevator_Open>:
//    Elevator_Close();
//}

// 2. 문 열기 (레지스터 직접 제어)
void Elevator_Open(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
    // Instance는 TIM3 같은 타이머 기지의 주소를 가리킵니다.

    TIM3 -> CCR1 = LEFT_DOOR_OPEN;
 8001f2c:	4b05      	ldr	r3, [pc, #20]	@ (8001f44 <Elevator_Open+0x1c>)
 8001f2e:	2214      	movs	r2, #20
 8001f30:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM3 -> CCR2 = RIGHT_DOOR_OPEN;
 8001f32:	4b04      	ldr	r3, [pc, #16]	@ (8001f44 <Elevator_Open+0x1c>)
 8001f34:	2282      	movs	r2, #130	@ 0x82
 8001f36:	639a      	str	r2, [r3, #56]	@ 0x38

}
 8001f38:	bf00      	nop
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40000400 	.word	0x40000400

08001f48 <Elevator_Close>:

// 3. 문 닫기 (레지스터 직접 제어)
void Elevator_Close(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0

    TIM3 -> CCR1 = LEFT_DOOR_CLOSE;
 8001f4c:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <Elevator_Close+0x1c>)
 8001f4e:	2282      	movs	r2, #130	@ 0x82
 8001f50:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM3 -> CCR2 = RIGHT_DOOR_CLOSE;
 8001f52:	4b04      	ldr	r3, [pc, #16]	@ (8001f64 <Elevator_Close+0x1c>)
 8001f54:	2214      	movs	r2, #20
 8001f56:	639a      	str	r2, [r3, #56]	@ 0x38


}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40000400 	.word	0x40000400

08001f68 <stepMotor>:
    {1, 0, 0, 1}  // step 8
};
// 1-2 상 여자

void stepMotor(uint8_t step)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, HALF_STEP_SEQ[step][0]);
 8001f72:	79fb      	ldrb	r3, [r7, #7]
 8001f74:	4a14      	ldr	r2, [pc, #80]	@ (8001fc8 <stepMotor+0x60>)
 8001f76:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	4813      	ldr	r0, [pc, #76]	@ (8001fcc <stepMotor+0x64>)
 8001f80:	f000 fe66 	bl	8002c50 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, HALF_STEP_SEQ[step][1]);
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	4a10      	ldr	r2, [pc, #64]	@ (8001fc8 <stepMotor+0x60>)
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	785b      	ldrb	r3, [r3, #1]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	2102      	movs	r1, #2
 8001f92:	480e      	ldr	r0, [pc, #56]	@ (8001fcc <stepMotor+0x64>)
 8001f94:	f000 fe5c 	bl	8002c50 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, HALF_STEP_SEQ[step][2]);
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	4a0b      	ldr	r2, [pc, #44]	@ (8001fc8 <stepMotor+0x60>)
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	789b      	ldrb	r3, [r3, #2]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	2110      	movs	r1, #16
 8001fa6:	4809      	ldr	r0, [pc, #36]	@ (8001fcc <stepMotor+0x64>)
 8001fa8:	f000 fe52 	bl	8002c50 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, HALF_STEP_SEQ[step][3]);
 8001fac:	79fb      	ldrb	r3, [r7, #7]
 8001fae:	4a06      	ldr	r2, [pc, #24]	@ (8001fc8 <stepMotor+0x60>)
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	78db      	ldrb	r3, [r3, #3]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	2101      	movs	r1, #1
 8001fba:	4805      	ldr	r0, [pc, #20]	@ (8001fd0 <stepMotor+0x68>)
 8001fbc:	f000 fe48 	bl	8002c50 <HAL_GPIO_WritePin>
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	08004a8c 	.word	0x08004a8c
 8001fcc:	40020000 	.word	0x40020000
 8001fd0:	40020400 	.word	0x40020400

08001fd4 <rotateSteps>:



void rotateSteps(uint16_t degrees, uint8_t direction)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	460a      	mov	r2, r1
 8001fde:	80fb      	strh	r3, [r7, #6]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	717b      	strb	r3, [r7, #5]
  uint16_t steps = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	81fb      	strh	r3, [r7, #14]
  steps = (uint16_t)((uint32_t)(degrees * STEPS_PER_REVOLATION) / 360);
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	031b      	lsls	r3, r3, #12
 8001fec:	08db      	lsrs	r3, r3, #3
 8001fee:	4a22      	ldr	r2, [pc, #136]	@ (8002078 <rotateSteps+0xa4>)
 8001ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff4:	089b      	lsrs	r3, r3, #2
 8001ff6:	81fb      	strh	r3, [r7, #14]
  if(step_count >= steps)
 8001ff8:	4b20      	ldr	r3, [pc, #128]	@ (800207c <rotateSteps+0xa8>)
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	89fa      	ldrh	r2, [r7, #14]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d935      	bls.n	800206e <rotateSteps+0x9a>
  {
    return;
  }
  uint32_t now = HAL_GetTick();
 8002002:	f000 fa63 	bl	80024cc <HAL_GetTick>
 8002006:	60b8      	str	r0, [r7, #8]
  if (now - prevMoveTime >= 2)   // 2ms
 8002008:	4b1d      	ldr	r3, [pc, #116]	@ (8002080 <rotateSteps+0xac>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68ba      	ldr	r2, [r7, #8]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b01      	cmp	r3, #1
 8002012:	d92d      	bls.n	8002070 <rotateSteps+0x9c>
  {
    prevMoveTime = now;
 8002014:	4a1a      	ldr	r2, [pc, #104]	@ (8002080 <rotateSteps+0xac>)
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	6013      	str	r3, [r2, #0]
    // 회전 방향에 따른 스탭 설정
    if(direction == DIR_CCW)
 800201a:	797b      	ldrb	r3, [r7, #5]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d10d      	bne.n	800203c <rotateSteps+0x68>
    {
      step = (step+1) % 8; // 반시계 방향
 8002020:	4b18      	ldr	r3, [pc, #96]	@ (8002084 <rotateSteps+0xb0>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	3301      	adds	r3, #1
 8002026:	425a      	negs	r2, r3
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	f002 0207 	and.w	r2, r2, #7
 8002030:	bf58      	it	pl
 8002032:	4253      	negpl	r3, r2
 8002034:	b2da      	uxtb	r2, r3
 8002036:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <rotateSteps+0xb0>)
 8002038:	701a      	strb	r2, [r3, #0]
 800203a:	e00c      	b.n	8002056 <rotateSteps+0x82>
    }
    else
    {
      step = (step+7) % 8; // 시계 방향
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <rotateSteps+0xb0>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	3307      	adds	r3, #7
 8002042:	425a      	negs	r2, r3
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	f002 0207 	and.w	r2, r2, #7
 800204c:	bf58      	it	pl
 800204e:	4253      	negpl	r3, r2
 8002050:	b2da      	uxtb	r2, r3
 8002052:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <rotateSteps+0xb0>)
 8002054:	701a      	strb	r2, [r3, #0]
    }
    stepMotor(step);
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <rotateSteps+0xb0>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff ff84 	bl	8001f68 <stepMotor>
    step_count++;
 8002060:	4b06      	ldr	r3, [pc, #24]	@ (800207c <rotateSteps+0xa8>)
 8002062:	881b      	ldrh	r3, [r3, #0]
 8002064:	3301      	adds	r3, #1
 8002066:	b29a      	uxth	r2, r3
 8002068:	4b04      	ldr	r3, [pc, #16]	@ (800207c <rotateSteps+0xa8>)
 800206a:	801a      	strh	r2, [r3, #0]
 800206c:	e000      	b.n	8002070 <rotateSteps+0x9c>
    return;
 800206e:	bf00      	nop
  }
}
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	16c16c17 	.word	0x16c16c17
 800207c:	200001bc 	.word	0x200001bc
 8002080:	200001c0 	.word	0x200001c0
 8002084:	200001ba 	.word	0x200001ba

08002088 <rotateInit>:

void rotateInit()
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  step_count = 0;
 800208c:	4b03      	ldr	r3, [pc, #12]	@ (800209c <rotateInit+0x14>)
 800208e:	2200      	movs	r2, #0
 8002090:	801a      	strh	r2, [r3, #0]
}
 8002092:	bf00      	nop
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	200001bc 	.word	0x200001bc

080020a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	607b      	str	r3, [r7, #4]
 80020aa:	4b10      	ldr	r3, [pc, #64]	@ (80020ec <HAL_MspInit+0x4c>)
 80020ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ae:	4a0f      	ldr	r2, [pc, #60]	@ (80020ec <HAL_MspInit+0x4c>)
 80020b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020b6:	4b0d      	ldr	r3, [pc, #52]	@ (80020ec <HAL_MspInit+0x4c>)
 80020b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020be:	607b      	str	r3, [r7, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	603b      	str	r3, [r7, #0]
 80020c6:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <HAL_MspInit+0x4c>)
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	4a08      	ldr	r2, [pc, #32]	@ (80020ec <HAL_MspInit+0x4c>)
 80020cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d2:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <HAL_MspInit+0x4c>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020da:	603b      	str	r3, [r7, #0]
 80020dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40023800 	.word	0x40023800

080020f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <NMI_Handler+0x4>

080020f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <HardFault_Handler+0x4>

08002100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002104:	bf00      	nop
 8002106:	e7fd      	b.n	8002104 <MemManage_Handler+0x4>

08002108 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <BusFault_Handler+0x4>

08002110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002114:	bf00      	nop
 8002116:	e7fd      	b.n	8002114 <UsageFault_Handler+0x4>

08002118 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002146:	f000 f9ad 	bl	80024a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}

0800214e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002152:	2002      	movs	r0, #2
 8002154:	f000 fd96 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}

0800215c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002160:	2004      	movs	r0, #4
 8002162:	f000 fd8f 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}

0800216a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800216e:	2008      	movs	r0, #8
 8002170:	f000 fd88 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002174:	bf00      	nop
 8002176:	bd80      	pop	{r7, pc}

08002178 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800217c:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <SystemInit+0x20>)
 800217e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002182:	4a05      	ldr	r2, [pc, #20]	@ (8002198 <SystemInit+0x20>)
 8002184:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002188:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08a      	sub	sp, #40	@ 0x28
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a2:	f107 0320 	add.w	r3, r7, #32
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021ac:	1d3b      	adds	r3, r7, #4
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	60da      	str	r2, [r3, #12]
 80021b8:	611a      	str	r2, [r3, #16]
 80021ba:	615a      	str	r2, [r3, #20]
 80021bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021be:	4b28      	ldr	r3, [pc, #160]	@ (8002260 <MX_TIM3_Init+0xc4>)
 80021c0:	4a28      	ldr	r2, [pc, #160]	@ (8002264 <MX_TIM3_Init+0xc8>)
 80021c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2000-1;
 80021c4:	4b26      	ldr	r3, [pc, #152]	@ (8002260 <MX_TIM3_Init+0xc4>)
 80021c6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80021ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021cc:	4b24      	ldr	r3, [pc, #144]	@ (8002260 <MX_TIM3_Init+0xc4>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80021d2:	4b23      	ldr	r3, [pc, #140]	@ (8002260 <MX_TIM3_Init+0xc4>)
 80021d4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021da:	4b21      	ldr	r3, [pc, #132]	@ (8002260 <MX_TIM3_Init+0xc4>)
 80021dc:	2200      	movs	r2, #0
 80021de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002260 <MX_TIM3_Init+0xc4>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021e6:	481e      	ldr	r0, [pc, #120]	@ (8002260 <MX_TIM3_Init+0xc4>)
 80021e8:	f001 ff60 	bl	80040ac <HAL_TIM_PWM_Init>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80021f2:	f7ff fe93 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f6:	2300      	movs	r3, #0
 80021f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021fa:	2300      	movs	r3, #0
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021fe:	f107 0320 	add.w	r3, r7, #32
 8002202:	4619      	mov	r1, r3
 8002204:	4816      	ldr	r0, [pc, #88]	@ (8002260 <MX_TIM3_Init+0xc4>)
 8002206:	f002 fb4b 	bl	80048a0 <HAL_TIMEx_MasterConfigSynchronization>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002210:	f7ff fe84 	bl	8001f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002214:	2360      	movs	r3, #96	@ 0x60
 8002216:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002218:	2300      	movs	r3, #0
 800221a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800221c:	2300      	movs	r3, #0
 800221e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002224:	1d3b      	adds	r3, r7, #4
 8002226:	2200      	movs	r2, #0
 8002228:	4619      	mov	r1, r3
 800222a:	480d      	ldr	r0, [pc, #52]	@ (8002260 <MX_TIM3_Init+0xc4>)
 800222c:	f002 f83e 	bl	80042ac <HAL_TIM_PWM_ConfigChannel>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002236:	f7ff fe71 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800223a:	1d3b      	adds	r3, r7, #4
 800223c:	2204      	movs	r2, #4
 800223e:	4619      	mov	r1, r3
 8002240:	4807      	ldr	r0, [pc, #28]	@ (8002260 <MX_TIM3_Init+0xc4>)
 8002242:	f002 f833 	bl	80042ac <HAL_TIM_PWM_ConfigChannel>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 800224c:	f7ff fe66 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002250:	4803      	ldr	r0, [pc, #12]	@ (8002260 <MX_TIM3_Init+0xc4>)
 8002252:	f000 f871 	bl	8002338 <HAL_TIM_MspPostInit>

}
 8002256:	bf00      	nop
 8002258:	3728      	adds	r7, #40	@ 0x28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	200001c4 	.word	0x200001c4
 8002264:	40000400 	.word	0x40000400

08002268 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800226c:	4b0e      	ldr	r3, [pc, #56]	@ (80022a8 <MX_TIM11_Init+0x40>)
 800226e:	4a0f      	ldr	r2, [pc, #60]	@ (80022ac <MX_TIM11_Init+0x44>)
 8002270:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8002272:	4b0d      	ldr	r3, [pc, #52]	@ (80022a8 <MX_TIM11_Init+0x40>)
 8002274:	2263      	movs	r2, #99	@ 0x63
 8002276:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002278:	4b0b      	ldr	r3, [pc, #44]	@ (80022a8 <MX_TIM11_Init+0x40>)
 800227a:	2200      	movs	r2, #0
 800227c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800227e:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <MX_TIM11_Init+0x40>)
 8002280:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002284:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002286:	4b08      	ldr	r3, [pc, #32]	@ (80022a8 <MX_TIM11_Init+0x40>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800228c:	4b06      	ldr	r3, [pc, #24]	@ (80022a8 <MX_TIM11_Init+0x40>)
 800228e:	2200      	movs	r2, #0
 8002290:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002292:	4805      	ldr	r0, [pc, #20]	@ (80022a8 <MX_TIM11_Init+0x40>)
 8002294:	f001 fe60 	bl	8003f58 <HAL_TIM_Base_Init>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800229e:	f7ff fe3d 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000020c 	.word	0x2000020c
 80022ac:	40014800 	.word	0x40014800

080022b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a0b      	ldr	r2, [pc, #44]	@ (80022ec <HAL_TIM_PWM_MspInit+0x3c>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d10d      	bne.n	80022de <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	4b0a      	ldr	r3, [pc, #40]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x40>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ca:	4a09      	ldr	r2, [pc, #36]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x40>)
 80022cc:	f043 0302 	orr.w	r3, r3, #2
 80022d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022d2:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x40>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80022de:	bf00      	nop
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40000400 	.word	0x40000400
 80022f0:	40023800 	.word	0x40023800

080022f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a0b      	ldr	r2, [pc, #44]	@ (8002330 <HAL_TIM_Base_MspInit+0x3c>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d10d      	bne.n	8002322 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <HAL_TIM_Base_MspInit+0x40>)
 800230c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230e:	4a09      	ldr	r2, [pc, #36]	@ (8002334 <HAL_TIM_Base_MspInit+0x40>)
 8002310:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002314:	6453      	str	r3, [r2, #68]	@ 0x44
 8002316:	4b07      	ldr	r3, [pc, #28]	@ (8002334 <HAL_TIM_Base_MspInit+0x40>)
 8002318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002322:	bf00      	nop
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40014800 	.word	0x40014800
 8002334:	40023800 	.word	0x40023800

08002338 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b088      	sub	sp, #32
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 030c 	add.w	r3, r7, #12
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a12      	ldr	r2, [pc, #72]	@ (80023a0 <HAL_TIM_MspPostInit+0x68>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d11d      	bne.n	8002396 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	4b11      	ldr	r3, [pc, #68]	@ (80023a4 <HAL_TIM_MspPostInit+0x6c>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	4a10      	ldr	r2, [pc, #64]	@ (80023a4 <HAL_TIM_MspPostInit+0x6c>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	6313      	str	r3, [r2, #48]	@ 0x30
 800236a:	4b0e      	ldr	r3, [pc, #56]	@ (80023a4 <HAL_TIM_MspPostInit+0x6c>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	60bb      	str	r3, [r7, #8]
 8002374:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002376:	23c0      	movs	r3, #192	@ 0xc0
 8002378:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002382:	2300      	movs	r3, #0
 8002384:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002386:	2302      	movs	r3, #2
 8002388:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238a:	f107 030c 	add.w	r3, r7, #12
 800238e:	4619      	mov	r1, r3
 8002390:	4805      	ldr	r0, [pc, #20]	@ (80023a8 <HAL_TIM_MspPostInit+0x70>)
 8002392:	f000 f9dd 	bl	8002750 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002396:	bf00      	nop
 8002398:	3720      	adds	r7, #32
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40000400 	.word	0x40000400
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40020000 	.word	0x40020000

080023ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80023ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023e4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023b0:	f7ff fee2 	bl	8002178 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023b4:	480c      	ldr	r0, [pc, #48]	@ (80023e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023b6:	490d      	ldr	r1, [pc, #52]	@ (80023ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023b8:	4a0d      	ldr	r2, [pc, #52]	@ (80023f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023bc:	e002      	b.n	80023c4 <LoopCopyDataInit>

080023be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023c2:	3304      	adds	r3, #4

080023c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c8:	d3f9      	bcc.n	80023be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ca:	4a0a      	ldr	r2, [pc, #40]	@ (80023f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023cc:	4c0a      	ldr	r4, [pc, #40]	@ (80023f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023d0:	e001      	b.n	80023d6 <LoopFillZerobss>

080023d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023d4:	3204      	adds	r2, #4

080023d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d8:	d3fb      	bcc.n	80023d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023da:	f002 fae7 	bl	80049ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023de:	f7ff fcf5 	bl	8001dcc <main>
  bx  lr    
 80023e2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80023e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023ec:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80023f0:	08004ad4 	.word	0x08004ad4
  ldr r2, =_sbss
 80023f4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80023f8:	20000258 	.word	0x20000258

080023fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023fc:	e7fe      	b.n	80023fc <ADC_IRQHandler>
	...

08002400 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002404:	4b0e      	ldr	r3, [pc, #56]	@ (8002440 <HAL_Init+0x40>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a0d      	ldr	r2, [pc, #52]	@ (8002440 <HAL_Init+0x40>)
 800240a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800240e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002410:	4b0b      	ldr	r3, [pc, #44]	@ (8002440 <HAL_Init+0x40>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <HAL_Init+0x40>)
 8002416:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800241a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800241c:	4b08      	ldr	r3, [pc, #32]	@ (8002440 <HAL_Init+0x40>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a07      	ldr	r2, [pc, #28]	@ (8002440 <HAL_Init+0x40>)
 8002422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002426:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002428:	2003      	movs	r0, #3
 800242a:	f000 f94f 	bl	80026cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800242e:	200f      	movs	r0, #15
 8002430:	f000 f808 	bl	8002444 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002434:	f7ff fe34 	bl	80020a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40023c00 	.word	0x40023c00

08002444 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800244c:	4b12      	ldr	r3, [pc, #72]	@ (8002498 <HAL_InitTick+0x54>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b12      	ldr	r3, [pc, #72]	@ (800249c <HAL_InitTick+0x58>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	4619      	mov	r1, r3
 8002456:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800245a:	fbb3 f3f1 	udiv	r3, r3, r1
 800245e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002462:	4618      	mov	r0, r3
 8002464:	f000 f967 	bl	8002736 <HAL_SYSTICK_Config>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e00e      	b.n	8002490 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b0f      	cmp	r3, #15
 8002476:	d80a      	bhi.n	800248e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002478:	2200      	movs	r2, #0
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002480:	f000 f92f 	bl	80026e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002484:	4a06      	ldr	r2, [pc, #24]	@ (80024a0 <HAL_InitTick+0x5c>)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
 800248c:	e000      	b.n	8002490 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
}
 8002490:	4618      	mov	r0, r3
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	2000007c 	.word	0x2000007c
 800249c:	20000084 	.word	0x20000084
 80024a0:	20000080 	.word	0x20000080

080024a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024a8:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <HAL_IncTick+0x20>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	461a      	mov	r2, r3
 80024ae:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <HAL_IncTick+0x24>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4413      	add	r3, r2
 80024b4:	4a04      	ldr	r2, [pc, #16]	@ (80024c8 <HAL_IncTick+0x24>)
 80024b6:	6013      	str	r3, [r2, #0]
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	20000084 	.word	0x20000084
 80024c8:	20000254 	.word	0x20000254

080024cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return uwTick;
 80024d0:	4b03      	ldr	r3, [pc, #12]	@ (80024e0 <HAL_GetTick+0x14>)
 80024d2:	681b      	ldr	r3, [r3, #0]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	20000254 	.word	0x20000254

080024e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024ec:	f7ff ffee 	bl	80024cc <HAL_GetTick>
 80024f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024fc:	d005      	beq.n	800250a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002528 <HAL_Delay+0x44>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	461a      	mov	r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4413      	add	r3, r2
 8002508:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800250a:	bf00      	nop
 800250c:	f7ff ffde 	bl	80024cc <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	429a      	cmp	r2, r3
 800251a:	d8f7      	bhi.n	800250c <HAL_Delay+0x28>
  {
  }
}
 800251c:	bf00      	nop
 800251e:	bf00      	nop
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20000084 	.word	0x20000084

0800252c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800253c:	4b0c      	ldr	r3, [pc, #48]	@ (8002570 <__NVIC_SetPriorityGrouping+0x44>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002548:	4013      	ands	r3, r2
 800254a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002554:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800255c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800255e:	4a04      	ldr	r2, [pc, #16]	@ (8002570 <__NVIC_SetPriorityGrouping+0x44>)
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	60d3      	str	r3, [r2, #12]
}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002578:	4b04      	ldr	r3, [pc, #16]	@ (800258c <__NVIC_GetPriorityGrouping+0x18>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	0a1b      	lsrs	r3, r3, #8
 800257e:	f003 0307 	and.w	r3, r3, #7
}
 8002582:	4618      	mov	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	db0b      	blt.n	80025ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	f003 021f 	and.w	r2, r3, #31
 80025a8:	4907      	ldr	r1, [pc, #28]	@ (80025c8 <__NVIC_EnableIRQ+0x38>)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	2001      	movs	r0, #1
 80025b2:	fa00 f202 	lsl.w	r2, r0, r2
 80025b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000e100 	.word	0xe000e100

080025cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	6039      	str	r1, [r7, #0]
 80025d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	db0a      	blt.n	80025f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	490c      	ldr	r1, [pc, #48]	@ (8002618 <__NVIC_SetPriority+0x4c>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	0112      	lsls	r2, r2, #4
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	440b      	add	r3, r1
 80025f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025f4:	e00a      	b.n	800260c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4908      	ldr	r1, [pc, #32]	@ (800261c <__NVIC_SetPriority+0x50>)
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	f003 030f 	and.w	r3, r3, #15
 8002602:	3b04      	subs	r3, #4
 8002604:	0112      	lsls	r2, r2, #4
 8002606:	b2d2      	uxtb	r2, r2
 8002608:	440b      	add	r3, r1
 800260a:	761a      	strb	r2, [r3, #24]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000e100 	.word	0xe000e100
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002620:	b480      	push	{r7}
 8002622:	b089      	sub	sp, #36	@ 0x24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f1c3 0307 	rsb	r3, r3, #7
 800263a:	2b04      	cmp	r3, #4
 800263c:	bf28      	it	cs
 800263e:	2304      	movcs	r3, #4
 8002640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3304      	adds	r3, #4
 8002646:	2b06      	cmp	r3, #6
 8002648:	d902      	bls.n	8002650 <NVIC_EncodePriority+0x30>
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	3b03      	subs	r3, #3
 800264e:	e000      	b.n	8002652 <NVIC_EncodePriority+0x32>
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002654:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43da      	mvns	r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	401a      	ands	r2, r3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002668:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	fa01 f303 	lsl.w	r3, r1, r3
 8002672:	43d9      	mvns	r1, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002678:	4313      	orrs	r3, r2
         );
}
 800267a:	4618      	mov	r0, r3
 800267c:	3724      	adds	r7, #36	@ 0x24
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
	...

08002688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3b01      	subs	r3, #1
 8002694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002698:	d301      	bcc.n	800269e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800269a:	2301      	movs	r3, #1
 800269c:	e00f      	b.n	80026be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800269e:	4a0a      	ldr	r2, [pc, #40]	@ (80026c8 <SysTick_Config+0x40>)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026a6:	210f      	movs	r1, #15
 80026a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80026ac:	f7ff ff8e 	bl	80025cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026b0:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <SysTick_Config+0x40>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026b6:	4b04      	ldr	r3, [pc, #16]	@ (80026c8 <SysTick_Config+0x40>)
 80026b8:	2207      	movs	r2, #7
 80026ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	e000e010 	.word	0xe000e010

080026cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7ff ff29 	bl	800252c <__NVIC_SetPriorityGrouping>
}
 80026da:	bf00      	nop
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b086      	sub	sp, #24
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	4603      	mov	r3, r0
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f4:	f7ff ff3e 	bl	8002574 <__NVIC_GetPriorityGrouping>
 80026f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	68b9      	ldr	r1, [r7, #8]
 80026fe:	6978      	ldr	r0, [r7, #20]
 8002700:	f7ff ff8e 	bl	8002620 <NVIC_EncodePriority>
 8002704:	4602      	mov	r2, r0
 8002706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270a:	4611      	mov	r1, r2
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff ff5d 	bl	80025cc <__NVIC_SetPriority>
}
 8002712:	bf00      	nop
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	4603      	mov	r3, r0
 8002722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff31 	bl	8002590 <__NVIC_EnableIRQ>
}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b082      	sub	sp, #8
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff ffa2 	bl	8002688 <SysTick_Config>
 8002744:	4603      	mov	r3, r0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002750:	b480      	push	{r7}
 8002752:	b089      	sub	sp, #36	@ 0x24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800275a:	2300      	movs	r3, #0
 800275c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800275e:	2300      	movs	r3, #0
 8002760:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002762:	2300      	movs	r3, #0
 8002764:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002766:	2300      	movs	r3, #0
 8002768:	61fb      	str	r3, [r7, #28]
 800276a:	e159      	b.n	8002a20 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800276c:	2201      	movs	r2, #1
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	429a      	cmp	r2, r3
 8002786:	f040 8148 	bne.w	8002a1a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	2b01      	cmp	r3, #1
 8002794:	d005      	beq.n	80027a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d130      	bne.n	8002804 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	2203      	movs	r2, #3
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4013      	ands	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	68da      	ldr	r2, [r3, #12]
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027d8:	2201      	movs	r2, #1
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	091b      	lsrs	r3, r3, #4
 80027ee:	f003 0201 	and.w	r2, r3, #1
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 0303 	and.w	r3, r3, #3
 800280c:	2b03      	cmp	r3, #3
 800280e:	d017      	beq.n	8002840 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	2203      	movs	r2, #3
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4013      	ands	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4313      	orrs	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f003 0303 	and.w	r3, r3, #3
 8002848:	2b02      	cmp	r3, #2
 800284a:	d123      	bne.n	8002894 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	08da      	lsrs	r2, r3, #3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	3208      	adds	r2, #8
 8002854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002858:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	220f      	movs	r2, #15
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4013      	ands	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	691a      	ldr	r2, [r3, #16]
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 0307 	and.w	r3, r3, #7
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	08da      	lsrs	r2, r3, #3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	3208      	adds	r2, #8
 800288e:	69b9      	ldr	r1, [r7, #24]
 8002890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	2203      	movs	r2, #3
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43db      	mvns	r3, r3
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	4013      	ands	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f003 0203 	and.w	r2, r3, #3
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4313      	orrs	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 80a2 	beq.w	8002a1a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	4b57      	ldr	r3, [pc, #348]	@ (8002a38 <HAL_GPIO_Init+0x2e8>)
 80028dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028de:	4a56      	ldr	r2, [pc, #344]	@ (8002a38 <HAL_GPIO_Init+0x2e8>)
 80028e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80028e6:	4b54      	ldr	r3, [pc, #336]	@ (8002a38 <HAL_GPIO_Init+0x2e8>)
 80028e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028f2:	4a52      	ldr	r2, [pc, #328]	@ (8002a3c <HAL_GPIO_Init+0x2ec>)
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	089b      	lsrs	r3, r3, #2
 80028f8:	3302      	adds	r3, #2
 80028fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	220f      	movs	r2, #15
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4013      	ands	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a49      	ldr	r2, [pc, #292]	@ (8002a40 <HAL_GPIO_Init+0x2f0>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d019      	beq.n	8002952 <HAL_GPIO_Init+0x202>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a48      	ldr	r2, [pc, #288]	@ (8002a44 <HAL_GPIO_Init+0x2f4>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d013      	beq.n	800294e <HAL_GPIO_Init+0x1fe>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a47      	ldr	r2, [pc, #284]	@ (8002a48 <HAL_GPIO_Init+0x2f8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d00d      	beq.n	800294a <HAL_GPIO_Init+0x1fa>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a46      	ldr	r2, [pc, #280]	@ (8002a4c <HAL_GPIO_Init+0x2fc>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d007      	beq.n	8002946 <HAL_GPIO_Init+0x1f6>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a45      	ldr	r2, [pc, #276]	@ (8002a50 <HAL_GPIO_Init+0x300>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d101      	bne.n	8002942 <HAL_GPIO_Init+0x1f2>
 800293e:	2304      	movs	r3, #4
 8002940:	e008      	b.n	8002954 <HAL_GPIO_Init+0x204>
 8002942:	2307      	movs	r3, #7
 8002944:	e006      	b.n	8002954 <HAL_GPIO_Init+0x204>
 8002946:	2303      	movs	r3, #3
 8002948:	e004      	b.n	8002954 <HAL_GPIO_Init+0x204>
 800294a:	2302      	movs	r3, #2
 800294c:	e002      	b.n	8002954 <HAL_GPIO_Init+0x204>
 800294e:	2301      	movs	r3, #1
 8002950:	e000      	b.n	8002954 <HAL_GPIO_Init+0x204>
 8002952:	2300      	movs	r3, #0
 8002954:	69fa      	ldr	r2, [r7, #28]
 8002956:	f002 0203 	and.w	r2, r2, #3
 800295a:	0092      	lsls	r2, r2, #2
 800295c:	4093      	lsls	r3, r2
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002964:	4935      	ldr	r1, [pc, #212]	@ (8002a3c <HAL_GPIO_Init+0x2ec>)
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	089b      	lsrs	r3, r3, #2
 800296a:	3302      	adds	r3, #2
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002972:	4b38      	ldr	r3, [pc, #224]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	43db      	mvns	r3, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4013      	ands	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002996:	4a2f      	ldr	r2, [pc, #188]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800299c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	43db      	mvns	r3, r3
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	4013      	ands	r3, r2
 80029aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d003      	beq.n	80029c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	4313      	orrs	r3, r2
 80029be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029c0:	4a24      	ldr	r2, [pc, #144]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029c6:	4b23      	ldr	r3, [pc, #140]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	43db      	mvns	r3, r3
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	4013      	ands	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029f0:	4b18      	ldr	r3, [pc, #96]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	43db      	mvns	r3, r3
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	4013      	ands	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d003      	beq.n	8002a14 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a14:	4a0f      	ldr	r2, [pc, #60]	@ (8002a54 <HAL_GPIO_Init+0x304>)
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	61fb      	str	r3, [r7, #28]
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	2b0f      	cmp	r3, #15
 8002a24:	f67f aea2 	bls.w	800276c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a28:	bf00      	nop
 8002a2a:	bf00      	nop
 8002a2c:	3724      	adds	r7, #36	@ 0x24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	40013800 	.word	0x40013800
 8002a40:	40020000 	.word	0x40020000
 8002a44:	40020400 	.word	0x40020400
 8002a48:	40020800 	.word	0x40020800
 8002a4c:	40020c00 	.word	0x40020c00
 8002a50:	40021000 	.word	0x40021000
 8002a54:	40013c00 	.word	0x40013c00

08002a58 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b087      	sub	sp, #28
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002a66:	2300      	movs	r3, #0
 8002a68:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	e0bb      	b.n	8002bec <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a74:	2201      	movs	r2, #1
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	f040 80ab 	bne.w	8002be6 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002a90:	4a5c      	ldr	r2, [pc, #368]	@ (8002c04 <HAL_GPIO_DeInit+0x1ac>)
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	089b      	lsrs	r3, r3, #2
 8002a96:	3302      	adds	r3, #2
 8002a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	220f      	movs	r2, #15
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	68ba      	ldr	r2, [r7, #8]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a54      	ldr	r2, [pc, #336]	@ (8002c08 <HAL_GPIO_DeInit+0x1b0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d019      	beq.n	8002aee <HAL_GPIO_DeInit+0x96>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a53      	ldr	r2, [pc, #332]	@ (8002c0c <HAL_GPIO_DeInit+0x1b4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d013      	beq.n	8002aea <HAL_GPIO_DeInit+0x92>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a52      	ldr	r2, [pc, #328]	@ (8002c10 <HAL_GPIO_DeInit+0x1b8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00d      	beq.n	8002ae6 <HAL_GPIO_DeInit+0x8e>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a51      	ldr	r2, [pc, #324]	@ (8002c14 <HAL_GPIO_DeInit+0x1bc>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d007      	beq.n	8002ae2 <HAL_GPIO_DeInit+0x8a>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a50      	ldr	r2, [pc, #320]	@ (8002c18 <HAL_GPIO_DeInit+0x1c0>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d101      	bne.n	8002ade <HAL_GPIO_DeInit+0x86>
 8002ada:	2304      	movs	r3, #4
 8002adc:	e008      	b.n	8002af0 <HAL_GPIO_DeInit+0x98>
 8002ade:	2307      	movs	r3, #7
 8002ae0:	e006      	b.n	8002af0 <HAL_GPIO_DeInit+0x98>
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e004      	b.n	8002af0 <HAL_GPIO_DeInit+0x98>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e002      	b.n	8002af0 <HAL_GPIO_DeInit+0x98>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <HAL_GPIO_DeInit+0x98>
 8002aee:	2300      	movs	r3, #0
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	f002 0203 	and.w	r2, r2, #3
 8002af6:	0092      	lsls	r2, r2, #2
 8002af8:	4093      	lsls	r3, r2
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d132      	bne.n	8002b66 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002b00:	4b46      	ldr	r3, [pc, #280]	@ (8002c1c <HAL_GPIO_DeInit+0x1c4>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	43db      	mvns	r3, r3
 8002b08:	4944      	ldr	r1, [pc, #272]	@ (8002c1c <HAL_GPIO_DeInit+0x1c4>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002b0e:	4b43      	ldr	r3, [pc, #268]	@ (8002c1c <HAL_GPIO_DeInit+0x1c4>)
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	4941      	ldr	r1, [pc, #260]	@ (8002c1c <HAL_GPIO_DeInit+0x1c4>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002b1c:	4b3f      	ldr	r3, [pc, #252]	@ (8002c1c <HAL_GPIO_DeInit+0x1c4>)
 8002b1e:	68da      	ldr	r2, [r3, #12]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	43db      	mvns	r3, r3
 8002b24:	493d      	ldr	r1, [pc, #244]	@ (8002c1c <HAL_GPIO_DeInit+0x1c4>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002b2a:	4b3c      	ldr	r3, [pc, #240]	@ (8002c1c <HAL_GPIO_DeInit+0x1c4>)
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	493a      	ldr	r1, [pc, #232]	@ (8002c1c <HAL_GPIO_DeInit+0x1c4>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	220f      	movs	r2, #15
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002b48:	4a2e      	ldr	r2, [pc, #184]	@ (8002c04 <HAL_GPIO_DeInit+0x1ac>)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	089b      	lsrs	r3, r3, #2
 8002b4e:	3302      	adds	r3, #2
 8002b50:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	43da      	mvns	r2, r3
 8002b58:	482a      	ldr	r0, [pc, #168]	@ (8002c04 <HAL_GPIO_DeInit+0x1ac>)
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	089b      	lsrs	r3, r3, #2
 8002b5e:	400a      	ands	r2, r1
 8002b60:	3302      	adds	r3, #2
 8002b62:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	2103      	movs	r1, #3
 8002b70:	fa01 f303 	lsl.w	r3, r1, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	401a      	ands	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	08da      	lsrs	r2, r3, #3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3208      	adds	r2, #8
 8002b84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	220f      	movs	r2, #15
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43db      	mvns	r3, r3
 8002b98:	697a      	ldr	r2, [r7, #20]
 8002b9a:	08d2      	lsrs	r2, r2, #3
 8002b9c:	4019      	ands	r1, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3208      	adds	r2, #8
 8002ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	68da      	ldr	r2, [r3, #12]
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	2103      	movs	r1, #3
 8002bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	401a      	ands	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	2103      	movs	r1, #3
 8002bda:	fa01 f303 	lsl.w	r3, r1, r3
 8002bde:	43db      	mvns	r3, r3
 8002be0:	401a      	ands	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	3301      	adds	r3, #1
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	2b0f      	cmp	r3, #15
 8002bf0:	f67f af40 	bls.w	8002a74 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	40013800 	.word	0x40013800
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	40020400 	.word	0x40020400
 8002c10:	40020800 	.word	0x40020800
 8002c14:	40020c00 	.word	0x40020c00
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40013c00 	.word	0x40013c00

08002c20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	887b      	ldrh	r3, [r7, #2]
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d002      	beq.n	8002c3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	73fb      	strb	r3, [r7, #15]
 8002c3c:	e001      	b.n	8002c42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	807b      	strh	r3, [r7, #2]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c60:	787b      	ldrb	r3, [r7, #1]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c66:	887a      	ldrh	r2, [r7, #2]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c6c:	e003      	b.n	8002c76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c6e:	887b      	ldrh	r3, [r7, #2]
 8002c70:	041a      	lsls	r2, r3, #16
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	619a      	str	r2, [r3, #24]
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
	...

08002c84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c8e:	4b08      	ldr	r3, [pc, #32]	@ (8002cb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c90:	695a      	ldr	r2, [r3, #20]
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	4013      	ands	r3, r2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d006      	beq.n	8002ca8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c9a:	4a05      	ldr	r2, [pc, #20]	@ (8002cb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c9c:	88fb      	ldrh	r3, [r7, #6]
 8002c9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ca0:	88fb      	ldrh	r3, [r7, #6]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff f870 	bl	8001d88 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40013c00 	.word	0x40013c00

08002cb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e12b      	b.n	8002f1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d106      	bne.n	8002ce0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7fe fcfc 	bl	80016d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2224      	movs	r2, #36	@ 0x24
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 0201 	bic.w	r2, r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d18:	f001 f90a 	bl	8003f30 <HAL_RCC_GetPCLK1Freq>
 8002d1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	4a81      	ldr	r2, [pc, #516]	@ (8002f28 <HAL_I2C_Init+0x274>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d807      	bhi.n	8002d38 <HAL_I2C_Init+0x84>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4a80      	ldr	r2, [pc, #512]	@ (8002f2c <HAL_I2C_Init+0x278>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	bf94      	ite	ls
 8002d30:	2301      	movls	r3, #1
 8002d32:	2300      	movhi	r3, #0
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	e006      	b.n	8002d46 <HAL_I2C_Init+0x92>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4a7d      	ldr	r2, [pc, #500]	@ (8002f30 <HAL_I2C_Init+0x27c>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	bf94      	ite	ls
 8002d40:	2301      	movls	r3, #1
 8002d42:	2300      	movhi	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e0e7      	b.n	8002f1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4a78      	ldr	r2, [pc, #480]	@ (8002f34 <HAL_I2C_Init+0x280>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	0c9b      	lsrs	r3, r3, #18
 8002d58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68ba      	ldr	r2, [r7, #8]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	4a6a      	ldr	r2, [pc, #424]	@ (8002f28 <HAL_I2C_Init+0x274>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d802      	bhi.n	8002d88 <HAL_I2C_Init+0xd4>
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	3301      	adds	r3, #1
 8002d86:	e009      	b.n	8002d9c <HAL_I2C_Init+0xe8>
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d8e:	fb02 f303 	mul.w	r3, r2, r3
 8002d92:	4a69      	ldr	r2, [pc, #420]	@ (8002f38 <HAL_I2C_Init+0x284>)
 8002d94:	fba2 2303 	umull	r2, r3, r2, r3
 8002d98:	099b      	lsrs	r3, r3, #6
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	6812      	ldr	r2, [r2, #0]
 8002da0:	430b      	orrs	r3, r1
 8002da2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002dae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	495c      	ldr	r1, [pc, #368]	@ (8002f28 <HAL_I2C_Init+0x274>)
 8002db8:	428b      	cmp	r3, r1
 8002dba:	d819      	bhi.n	8002df0 <HAL_I2C_Init+0x13c>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	1e59      	subs	r1, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dca:	1c59      	adds	r1, r3, #1
 8002dcc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002dd0:	400b      	ands	r3, r1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00a      	beq.n	8002dec <HAL_I2C_Init+0x138>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	1e59      	subs	r1, r3, #1
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002de4:	3301      	adds	r3, #1
 8002de6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dea:	e051      	b.n	8002e90 <HAL_I2C_Init+0x1dc>
 8002dec:	2304      	movs	r3, #4
 8002dee:	e04f      	b.n	8002e90 <HAL_I2C_Init+0x1dc>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d111      	bne.n	8002e1c <HAL_I2C_Init+0x168>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	1e58      	subs	r0, r3, #1
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6859      	ldr	r1, [r3, #4]
 8002e00:	460b      	mov	r3, r1
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	440b      	add	r3, r1
 8002e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bf0c      	ite	eq
 8002e14:	2301      	moveq	r3, #1
 8002e16:	2300      	movne	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	e012      	b.n	8002e42 <HAL_I2C_Init+0x18e>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	1e58      	subs	r0, r3, #1
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6859      	ldr	r1, [r3, #4]
 8002e24:	460b      	mov	r3, r1
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	440b      	add	r3, r1
 8002e2a:	0099      	lsls	r1, r3, #2
 8002e2c:	440b      	add	r3, r1
 8002e2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e32:	3301      	adds	r3, #1
 8002e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	bf0c      	ite	eq
 8002e3c:	2301      	moveq	r3, #1
 8002e3e:	2300      	movne	r3, #0
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_I2C_Init+0x196>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e022      	b.n	8002e90 <HAL_I2C_Init+0x1dc>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10e      	bne.n	8002e70 <HAL_I2C_Init+0x1bc>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	1e58      	subs	r0, r3, #1
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6859      	ldr	r1, [r3, #4]
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	440b      	add	r3, r1
 8002e60:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e64:	3301      	adds	r3, #1
 8002e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e6e:	e00f      	b.n	8002e90 <HAL_I2C_Init+0x1dc>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	1e58      	subs	r0, r3, #1
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6859      	ldr	r1, [r3, #4]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	0099      	lsls	r1, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e86:	3301      	adds	r3, #1
 8002e88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	6809      	ldr	r1, [r1, #0]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69da      	ldr	r2, [r3, #28]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ebe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	6911      	ldr	r1, [r2, #16]
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	68d2      	ldr	r2, [r2, #12]
 8002eca:	4311      	orrs	r1, r2
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6812      	ldr	r2, [r2, #0]
 8002ed0:	430b      	orrs	r3, r1
 8002ed2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	695a      	ldr	r2, [r3, #20]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0201 	orr.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3710      	adds	r7, #16
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	000186a0 	.word	0x000186a0
 8002f2c:	001e847f 	.word	0x001e847f
 8002f30:	003d08ff 	.word	0x003d08ff
 8002f34:	431bde83 	.word	0x431bde83
 8002f38:	10624dd3 	.word	0x10624dd3

08002f3c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e021      	b.n	8002f92 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2224      	movs	r2, #36	@ 0x24
 8002f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0201 	bic.w	r2, r2, #1
 8002f64:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f7fe fbfe 	bl	8001768 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
	...

08002f9c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b088      	sub	sp, #32
 8002fa0:	af02      	add	r7, sp, #8
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	607a      	str	r2, [r7, #4]
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	460b      	mov	r3, r1
 8002faa:	817b      	strh	r3, [r7, #10]
 8002fac:	4613      	mov	r3, r2
 8002fae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fb0:	f7ff fa8c 	bl	80024cc <HAL_GetTick>
 8002fb4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b20      	cmp	r3, #32
 8002fc0:	f040 80e0 	bne.w	8003184 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	9300      	str	r3, [sp, #0]
 8002fc8:	2319      	movs	r3, #25
 8002fca:	2201      	movs	r2, #1
 8002fcc:	4970      	ldr	r1, [pc, #448]	@ (8003190 <HAL_I2C_Master_Transmit+0x1f4>)
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 f964 	bl	800329c <I2C_WaitOnFlagUntilTimeout>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002fda:	2302      	movs	r3, #2
 8002fdc:	e0d3      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d101      	bne.n	8002fec <HAL_I2C_Master_Transmit+0x50>
 8002fe8:	2302      	movs	r3, #2
 8002fea:	e0cc      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1ea>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d007      	beq.n	8003012 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f042 0201 	orr.w	r2, r2, #1
 8003010:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003020:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2221      	movs	r2, #33	@ 0x21
 8003026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2210      	movs	r2, #16
 800302e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	893a      	ldrh	r2, [r7, #8]
 8003042:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4a50      	ldr	r2, [pc, #320]	@ (8003194 <HAL_I2C_Master_Transmit+0x1f8>)
 8003052:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003054:	8979      	ldrh	r1, [r7, #10]
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	6a3a      	ldr	r2, [r7, #32]
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f89c 	bl	8003198 <I2C_MasterRequestWrite>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e08d      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800306a:	2300      	movs	r3, #0
 800306c:	613b      	str	r3, [r7, #16]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	613b      	str	r3, [r7, #16]
 800307e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003080:	e066      	b.n	8003150 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	6a39      	ldr	r1, [r7, #32]
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fa22 	bl	80034d0 <I2C_WaitOnTXEFlagUntilTimeout>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00d      	beq.n	80030ae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003096:	2b04      	cmp	r3, #4
 8003098:	d107      	bne.n	80030aa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e06b      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b2:	781a      	ldrb	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030be:	1c5a      	adds	r2, r3, #1
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d11b      	bne.n	8003124 <HAL_I2C_Master_Transmit+0x188>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d017      	beq.n	8003124 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f8:	781a      	ldrb	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003104:	1c5a      	adds	r2, r3, #1
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800310e:	b29b      	uxth	r3, r3
 8003110:	3b01      	subs	r3, #1
 8003112:	b29a      	uxth	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800311c:	3b01      	subs	r3, #1
 800311e:	b29a      	uxth	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	6a39      	ldr	r1, [r7, #32]
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f000 fa19 	bl	8003560 <I2C_WaitOnBTFFlagUntilTimeout>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00d      	beq.n	8003150 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003138:	2b04      	cmp	r3, #4
 800313a:	d107      	bne.n	800314c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800314a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e01a      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003154:	2b00      	cmp	r3, #0
 8003156:	d194      	bne.n	8003082 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003166:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2220      	movs	r2, #32
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003180:	2300      	movs	r3, #0
 8003182:	e000      	b.n	8003186 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003184:	2302      	movs	r3, #2
  }
}
 8003186:	4618      	mov	r0, r3
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	00100002 	.word	0x00100002
 8003194:	ffff0000 	.word	0xffff0000

08003198 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b088      	sub	sp, #32
 800319c:	af02      	add	r7, sp, #8
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	607a      	str	r2, [r7, #4]
 80031a2:	603b      	str	r3, [r7, #0]
 80031a4:	460b      	mov	r3, r1
 80031a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d006      	beq.n	80031c2 <I2C_MasterRequestWrite+0x2a>
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d003      	beq.n	80031c2 <I2C_MasterRequestWrite+0x2a>
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031c0:	d108      	bne.n	80031d4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	e00b      	b.n	80031ec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d8:	2b12      	cmp	r3, #18
 80031da:	d107      	bne.n	80031ec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031f8:	68f8      	ldr	r0, [r7, #12]
 80031fa:	f000 f84f 	bl	800329c <I2C_WaitOnFlagUntilTimeout>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d00d      	beq.n	8003220 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800320e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003212:	d103      	bne.n	800321c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800321a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e035      	b.n	800328c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003228:	d108      	bne.n	800323c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800322a:	897b      	ldrh	r3, [r7, #10]
 800322c:	b2db      	uxtb	r3, r3
 800322e:	461a      	mov	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003238:	611a      	str	r2, [r3, #16]
 800323a:	e01b      	b.n	8003274 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800323c:	897b      	ldrh	r3, [r7, #10]
 800323e:	11db      	asrs	r3, r3, #7
 8003240:	b2db      	uxtb	r3, r3
 8003242:	f003 0306 	and.w	r3, r3, #6
 8003246:	b2db      	uxtb	r3, r3
 8003248:	f063 030f 	orn	r3, r3, #15
 800324c:	b2da      	uxtb	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	490e      	ldr	r1, [pc, #56]	@ (8003294 <I2C_MasterRequestWrite+0xfc>)
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f000 f898 	bl	8003390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e010      	b.n	800328c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800326a:	897b      	ldrh	r3, [r7, #10]
 800326c:	b2da      	uxtb	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	4907      	ldr	r1, [pc, #28]	@ (8003298 <I2C_MasterRequestWrite+0x100>)
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 f888 	bl	8003390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3718      	adds	r7, #24
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	00010008 	.word	0x00010008
 8003298:	00010002 	.word	0x00010002

0800329c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	603b      	str	r3, [r7, #0]
 80032a8:	4613      	mov	r3, r2
 80032aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032ac:	e048      	b.n	8003340 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032b4:	d044      	beq.n	8003340 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032b6:	f7ff f909 	bl	80024cc <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d302      	bcc.n	80032cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d139      	bne.n	8003340 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	0c1b      	lsrs	r3, r3, #16
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d10d      	bne.n	80032f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	43da      	mvns	r2, r3
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	4013      	ands	r3, r2
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	bf0c      	ite	eq
 80032e8:	2301      	moveq	r3, #1
 80032ea:	2300      	movne	r3, #0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	461a      	mov	r2, r3
 80032f0:	e00c      	b.n	800330c <I2C_WaitOnFlagUntilTimeout+0x70>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	43da      	mvns	r2, r3
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	4013      	ands	r3, r2
 80032fe:	b29b      	uxth	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	bf0c      	ite	eq
 8003304:	2301      	moveq	r3, #1
 8003306:	2300      	movne	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	461a      	mov	r2, r3
 800330c:	79fb      	ldrb	r3, [r7, #7]
 800330e:	429a      	cmp	r2, r3
 8003310:	d116      	bne.n	8003340 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2220      	movs	r2, #32
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332c:	f043 0220 	orr.w	r2, r3, #32
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e023      	b.n	8003388 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	0c1b      	lsrs	r3, r3, #16
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b01      	cmp	r3, #1
 8003348:	d10d      	bne.n	8003366 <I2C_WaitOnFlagUntilTimeout+0xca>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	43da      	mvns	r2, r3
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	4013      	ands	r3, r2
 8003356:	b29b      	uxth	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	bf0c      	ite	eq
 800335c:	2301      	moveq	r3, #1
 800335e:	2300      	movne	r3, #0
 8003360:	b2db      	uxtb	r3, r3
 8003362:	461a      	mov	r2, r3
 8003364:	e00c      	b.n	8003380 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	43da      	mvns	r2, r3
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	4013      	ands	r3, r2
 8003372:	b29b      	uxth	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	bf0c      	ite	eq
 8003378:	2301      	moveq	r3, #1
 800337a:	2300      	movne	r3, #0
 800337c:	b2db      	uxtb	r3, r3
 800337e:	461a      	mov	r2, r3
 8003380:	79fb      	ldrb	r3, [r7, #7]
 8003382:	429a      	cmp	r2, r3
 8003384:	d093      	beq.n	80032ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3710      	adds	r7, #16
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
 800339c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800339e:	e071      	b.n	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033ae:	d123      	bne.n	80033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	f043 0204 	orr.w	r2, r3, #4
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e067      	b.n	80034c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033fe:	d041      	beq.n	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003400:	f7ff f864 	bl	80024cc <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	429a      	cmp	r2, r3
 800340e:	d302      	bcc.n	8003416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d136      	bne.n	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	0c1b      	lsrs	r3, r3, #16
 800341a:	b2db      	uxtb	r3, r3
 800341c:	2b01      	cmp	r3, #1
 800341e:	d10c      	bne.n	800343a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	43da      	mvns	r2, r3
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	4013      	ands	r3, r2
 800342c:	b29b      	uxth	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	bf14      	ite	ne
 8003432:	2301      	movne	r3, #1
 8003434:	2300      	moveq	r3, #0
 8003436:	b2db      	uxtb	r3, r3
 8003438:	e00b      	b.n	8003452 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	43da      	mvns	r2, r3
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	4013      	ands	r3, r2
 8003446:	b29b      	uxth	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	bf14      	ite	ne
 800344c:	2301      	movne	r3, #1
 800344e:	2300      	moveq	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d016      	beq.n	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003470:	f043 0220 	orr.w	r2, r3, #32
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e021      	b.n	80034c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	0c1b      	lsrs	r3, r3, #16
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b01      	cmp	r3, #1
 800348c:	d10c      	bne.n	80034a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	43da      	mvns	r2, r3
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	4013      	ands	r3, r2
 800349a:	b29b      	uxth	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	bf14      	ite	ne
 80034a0:	2301      	movne	r3, #1
 80034a2:	2300      	moveq	r3, #0
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	e00b      	b.n	80034c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	43da      	mvns	r2, r3
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	4013      	ands	r3, r2
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	bf14      	ite	ne
 80034ba:	2301      	movne	r3, #1
 80034bc:	2300      	moveq	r3, #0
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f47f af6d 	bne.w	80033a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034dc:	e034      	b.n	8003548 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 f886 	bl	80035f0 <I2C_IsAcknowledgeFailed>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e034      	b.n	8003558 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034f4:	d028      	beq.n	8003548 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f6:	f7fe ffe9 	bl	80024cc <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	429a      	cmp	r2, r3
 8003504:	d302      	bcc.n	800350c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d11d      	bne.n	8003548 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003516:	2b80      	cmp	r3, #128	@ 0x80
 8003518:	d016      	beq.n	8003548 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2220      	movs	r2, #32
 8003524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003534:	f043 0220 	orr.w	r2, r3, #32
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e007      	b.n	8003558 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003552:	2b80      	cmp	r3, #128	@ 0x80
 8003554:	d1c3      	bne.n	80034de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3710      	adds	r7, #16
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800356c:	e034      	b.n	80035d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 f83e 	bl	80035f0 <I2C_IsAcknowledgeFailed>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e034      	b.n	80035e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003584:	d028      	beq.n	80035d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003586:	f7fe ffa1 	bl	80024cc <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	429a      	cmp	r2, r3
 8003594:	d302      	bcc.n	800359c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d11d      	bne.n	80035d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d016      	beq.n	80035d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2220      	movs	r2, #32
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c4:	f043 0220 	orr.w	r2, r3, #32
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e007      	b.n	80035e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	2b04      	cmp	r3, #4
 80035e4:	d1c3      	bne.n	800356e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3710      	adds	r7, #16
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003602:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003606:	d11b      	bne.n	8003640 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003610:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2220      	movs	r2, #32
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362c:	f043 0204 	orr.w	r2, r3, #4
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e000      	b.n	8003642 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
	...

08003650 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e267      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d075      	beq.n	800375a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800366e:	4b88      	ldr	r3, [pc, #544]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 030c 	and.w	r3, r3, #12
 8003676:	2b04      	cmp	r3, #4
 8003678:	d00c      	beq.n	8003694 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800367a:	4b85      	ldr	r3, [pc, #532]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003682:	2b08      	cmp	r3, #8
 8003684:	d112      	bne.n	80036ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003686:	4b82      	ldr	r3, [pc, #520]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800368e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003692:	d10b      	bne.n	80036ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003694:	4b7e      	ldr	r3, [pc, #504]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d05b      	beq.n	8003758 <HAL_RCC_OscConfig+0x108>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d157      	bne.n	8003758 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e242      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036b4:	d106      	bne.n	80036c4 <HAL_RCC_OscConfig+0x74>
 80036b6:	4b76      	ldr	r3, [pc, #472]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a75      	ldr	r2, [pc, #468]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	e01d      	b.n	8003700 <HAL_RCC_OscConfig+0xb0>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036cc:	d10c      	bne.n	80036e8 <HAL_RCC_OscConfig+0x98>
 80036ce:	4b70      	ldr	r3, [pc, #448]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a6f      	ldr	r2, [pc, #444]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036d8:	6013      	str	r3, [r2, #0]
 80036da:	4b6d      	ldr	r3, [pc, #436]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a6c      	ldr	r2, [pc, #432]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e4:	6013      	str	r3, [r2, #0]
 80036e6:	e00b      	b.n	8003700 <HAL_RCC_OscConfig+0xb0>
 80036e8:	4b69      	ldr	r3, [pc, #420]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a68      	ldr	r2, [pc, #416]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	4b66      	ldr	r3, [pc, #408]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a65      	ldr	r2, [pc, #404]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80036fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d013      	beq.n	8003730 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003708:	f7fe fee0 	bl	80024cc <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003710:	f7fe fedc 	bl	80024cc <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b64      	cmp	r3, #100	@ 0x64
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e207      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003722:	4b5b      	ldr	r3, [pc, #364]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0f0      	beq.n	8003710 <HAL_RCC_OscConfig+0xc0>
 800372e:	e014      	b.n	800375a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003730:	f7fe fecc 	bl	80024cc <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003738:	f7fe fec8 	bl	80024cc <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b64      	cmp	r3, #100	@ 0x64
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e1f3      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800374a:	4b51      	ldr	r3, [pc, #324]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1f0      	bne.n	8003738 <HAL_RCC_OscConfig+0xe8>
 8003756:	e000      	b.n	800375a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003758:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d063      	beq.n	800382e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003766:	4b4a      	ldr	r3, [pc, #296]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 030c 	and.w	r3, r3, #12
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00b      	beq.n	800378a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003772:	4b47      	ldr	r3, [pc, #284]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800377a:	2b08      	cmp	r3, #8
 800377c:	d11c      	bne.n	80037b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800377e:	4b44      	ldr	r3, [pc, #272]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d116      	bne.n	80037b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800378a:	4b41      	ldr	r3, [pc, #260]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d005      	beq.n	80037a2 <HAL_RCC_OscConfig+0x152>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d001      	beq.n	80037a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e1c7      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	4937      	ldr	r1, [pc, #220]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037b6:	e03a      	b.n	800382e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d020      	beq.n	8003802 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037c0:	4b34      	ldr	r3, [pc, #208]	@ (8003894 <HAL_RCC_OscConfig+0x244>)
 80037c2:	2201      	movs	r2, #1
 80037c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c6:	f7fe fe81 	bl	80024cc <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ce:	f7fe fe7d 	bl	80024cc <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e1a8      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0f0      	beq.n	80037ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037ec:	4b28      	ldr	r3, [pc, #160]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	4925      	ldr	r1, [pc, #148]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	600b      	str	r3, [r1, #0]
 8003800:	e015      	b.n	800382e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003802:	4b24      	ldr	r3, [pc, #144]	@ (8003894 <HAL_RCC_OscConfig+0x244>)
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003808:	f7fe fe60 	bl	80024cc <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003810:	f7fe fe5c 	bl	80024cc <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e187      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003822:	4b1b      	ldr	r3, [pc, #108]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1f0      	bne.n	8003810 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0308 	and.w	r3, r3, #8
 8003836:	2b00      	cmp	r3, #0
 8003838:	d036      	beq.n	80038a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d016      	beq.n	8003870 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003842:	4b15      	ldr	r3, [pc, #84]	@ (8003898 <HAL_RCC_OscConfig+0x248>)
 8003844:	2201      	movs	r2, #1
 8003846:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003848:	f7fe fe40 	bl	80024cc <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003850:	f7fe fe3c 	bl	80024cc <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e167      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003862:	4b0b      	ldr	r3, [pc, #44]	@ (8003890 <HAL_RCC_OscConfig+0x240>)
 8003864:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0f0      	beq.n	8003850 <HAL_RCC_OscConfig+0x200>
 800386e:	e01b      	b.n	80038a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003870:	4b09      	ldr	r3, [pc, #36]	@ (8003898 <HAL_RCC_OscConfig+0x248>)
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003876:	f7fe fe29 	bl	80024cc <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800387c:	e00e      	b.n	800389c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800387e:	f7fe fe25 	bl	80024cc <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d907      	bls.n	800389c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e150      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
 8003890:	40023800 	.word	0x40023800
 8003894:	42470000 	.word	0x42470000
 8003898:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800389c:	4b88      	ldr	r3, [pc, #544]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 800389e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1ea      	bne.n	800387e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f000 8097 	beq.w	80039e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038b6:	2300      	movs	r3, #0
 80038b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038ba:	4b81      	ldr	r3, [pc, #516]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10f      	bne.n	80038e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038c6:	2300      	movs	r3, #0
 80038c8:	60bb      	str	r3, [r7, #8]
 80038ca:	4b7d      	ldr	r3, [pc, #500]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	4a7c      	ldr	r2, [pc, #496]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 80038d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80038d6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038de:	60bb      	str	r3, [r7, #8]
 80038e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038e2:	2301      	movs	r3, #1
 80038e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e6:	4b77      	ldr	r3, [pc, #476]	@ (8003ac4 <HAL_RCC_OscConfig+0x474>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d118      	bne.n	8003924 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038f2:	4b74      	ldr	r3, [pc, #464]	@ (8003ac4 <HAL_RCC_OscConfig+0x474>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a73      	ldr	r2, [pc, #460]	@ (8003ac4 <HAL_RCC_OscConfig+0x474>)
 80038f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038fe:	f7fe fde5 	bl	80024cc <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003906:	f7fe fde1 	bl	80024cc <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e10c      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003918:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac4 <HAL_RCC_OscConfig+0x474>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0f0      	beq.n	8003906 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d106      	bne.n	800393a <HAL_RCC_OscConfig+0x2ea>
 800392c:	4b64      	ldr	r3, [pc, #400]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 800392e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003930:	4a63      	ldr	r2, [pc, #396]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003932:	f043 0301 	orr.w	r3, r3, #1
 8003936:	6713      	str	r3, [r2, #112]	@ 0x70
 8003938:	e01c      	b.n	8003974 <HAL_RCC_OscConfig+0x324>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	2b05      	cmp	r3, #5
 8003940:	d10c      	bne.n	800395c <HAL_RCC_OscConfig+0x30c>
 8003942:	4b5f      	ldr	r3, [pc, #380]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003946:	4a5e      	ldr	r2, [pc, #376]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003948:	f043 0304 	orr.w	r3, r3, #4
 800394c:	6713      	str	r3, [r2, #112]	@ 0x70
 800394e:	4b5c      	ldr	r3, [pc, #368]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003952:	4a5b      	ldr	r2, [pc, #364]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003954:	f043 0301 	orr.w	r3, r3, #1
 8003958:	6713      	str	r3, [r2, #112]	@ 0x70
 800395a:	e00b      	b.n	8003974 <HAL_RCC_OscConfig+0x324>
 800395c:	4b58      	ldr	r3, [pc, #352]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 800395e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003960:	4a57      	ldr	r2, [pc, #348]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003962:	f023 0301 	bic.w	r3, r3, #1
 8003966:	6713      	str	r3, [r2, #112]	@ 0x70
 8003968:	4b55      	ldr	r3, [pc, #340]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 800396a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800396c:	4a54      	ldr	r2, [pc, #336]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 800396e:	f023 0304 	bic.w	r3, r3, #4
 8003972:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d015      	beq.n	80039a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397c:	f7fe fda6 	bl	80024cc <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003982:	e00a      	b.n	800399a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003984:	f7fe fda2 	bl	80024cc <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003992:	4293      	cmp	r3, r2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e0cb      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800399a:	4b49      	ldr	r3, [pc, #292]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 800399c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d0ee      	beq.n	8003984 <HAL_RCC_OscConfig+0x334>
 80039a6:	e014      	b.n	80039d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039a8:	f7fe fd90 	bl	80024cc <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039ae:	e00a      	b.n	80039c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039b0:	f7fe fd8c 	bl	80024cc <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039be:	4293      	cmp	r3, r2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e0b5      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039c6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 80039c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1ee      	bne.n	80039b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039d2:	7dfb      	ldrb	r3, [r7, #23]
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d105      	bne.n	80039e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039d8:	4b39      	ldr	r3, [pc, #228]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 80039da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039dc:	4a38      	ldr	r2, [pc, #224]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 80039de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f000 80a1 	beq.w	8003b30 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039ee:	4b34      	ldr	r3, [pc, #208]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 030c 	and.w	r3, r3, #12
 80039f6:	2b08      	cmp	r3, #8
 80039f8:	d05c      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d141      	bne.n	8003a86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a02:	4b31      	ldr	r3, [pc, #196]	@ (8003ac8 <HAL_RCC_OscConfig+0x478>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a08:	f7fe fd60 	bl	80024cc <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a10:	f7fe fd5c 	bl	80024cc <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e087      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a22:	4b27      	ldr	r3, [pc, #156]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f0      	bne.n	8003a10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	69da      	ldr	r2, [r3, #28]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3c:	019b      	lsls	r3, r3, #6
 8003a3e:	431a      	orrs	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a44:	085b      	lsrs	r3, r3, #1
 8003a46:	3b01      	subs	r3, #1
 8003a48:	041b      	lsls	r3, r3, #16
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a50:	061b      	lsls	r3, r3, #24
 8003a52:	491b      	ldr	r1, [pc, #108]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a58:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac8 <HAL_RCC_OscConfig+0x478>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5e:	f7fe fd35 	bl	80024cc <HAL_GetTick>
 8003a62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a66:	f7fe fd31 	bl	80024cc <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e05c      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a78:	4b11      	ldr	r3, [pc, #68]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d0f0      	beq.n	8003a66 <HAL_RCC_OscConfig+0x416>
 8003a84:	e054      	b.n	8003b30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a86:	4b10      	ldr	r3, [pc, #64]	@ (8003ac8 <HAL_RCC_OscConfig+0x478>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8c:	f7fe fd1e 	bl	80024cc <HAL_GetTick>
 8003a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a92:	e008      	b.n	8003aa6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a94:	f7fe fd1a 	bl	80024cc <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e045      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aa6:	4b06      	ldr	r3, [pc, #24]	@ (8003ac0 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f0      	bne.n	8003a94 <HAL_RCC_OscConfig+0x444>
 8003ab2:	e03d      	b.n	8003b30 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d107      	bne.n	8003acc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e038      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	40007000 	.word	0x40007000
 8003ac8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003acc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b3c <HAL_RCC_OscConfig+0x4ec>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d028      	beq.n	8003b2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d121      	bne.n	8003b2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d11a      	bne.n	8003b2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003afc:	4013      	ands	r3, r2
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d111      	bne.n	8003b2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b12:	085b      	lsrs	r3, r3, #1
 8003b14:	3b01      	subs	r3, #1
 8003b16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d107      	bne.n	8003b2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d001      	beq.n	8003b30 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e000      	b.n	8003b32 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3718      	adds	r7, #24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40023800 	.word	0x40023800

08003b40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e0cc      	b.n	8003cee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b54:	4b68      	ldr	r3, [pc, #416]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d90c      	bls.n	8003b7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b62:	4b65      	ldr	r3, [pc, #404]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b64:	683a      	ldr	r2, [r7, #0]
 8003b66:	b2d2      	uxtb	r2, r2
 8003b68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b6a:	4b63      	ldr	r3, [pc, #396]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d001      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e0b8      	b.n	8003cee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d020      	beq.n	8003bca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d005      	beq.n	8003ba0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b94:	4b59      	ldr	r3, [pc, #356]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	4a58      	ldr	r2, [pc, #352]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b9a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b9e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0308 	and.w	r3, r3, #8
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d005      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bac:	4b53      	ldr	r3, [pc, #332]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	4a52      	ldr	r2, [pc, #328]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bb2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb8:	4b50      	ldr	r3, [pc, #320]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	494d      	ldr	r1, [pc, #308]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d044      	beq.n	8003c60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d107      	bne.n	8003bee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bde:	4b47      	ldr	r3, [pc, #284]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d119      	bne.n	8003c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e07f      	b.n	8003cee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d003      	beq.n	8003bfe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bfa:	2b03      	cmp	r3, #3
 8003bfc:	d107      	bne.n	8003c0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bfe:	4b3f      	ldr	r3, [pc, #252]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d109      	bne.n	8003c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e06f      	b.n	8003cee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0e:	4b3b      	ldr	r3, [pc, #236]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e067      	b.n	8003cee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c1e:	4b37      	ldr	r3, [pc, #220]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f023 0203 	bic.w	r2, r3, #3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	4934      	ldr	r1, [pc, #208]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c30:	f7fe fc4c 	bl	80024cc <HAL_GetTick>
 8003c34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c36:	e00a      	b.n	8003c4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c38:	f7fe fc48 	bl	80024cc <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e04f      	b.n	8003cee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c4e:	4b2b      	ldr	r3, [pc, #172]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f003 020c 	and.w	r2, r3, #12
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d1eb      	bne.n	8003c38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c60:	4b25      	ldr	r3, [pc, #148]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d20c      	bcs.n	8003c88 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c6e:	4b22      	ldr	r3, [pc, #136]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	b2d2      	uxtb	r2, r2
 8003c74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c76:	4b20      	ldr	r3, [pc, #128]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0307 	and.w	r3, r3, #7
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d001      	beq.n	8003c88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e032      	b.n	8003cee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0304 	and.w	r3, r3, #4
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d008      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c94:	4b19      	ldr	r3, [pc, #100]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	4916      	ldr	r1, [pc, #88]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d009      	beq.n	8003cc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cb2:	4b12      	ldr	r3, [pc, #72]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	490e      	ldr	r1, [pc, #56]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cc6:	f000 f821 	bl	8003d0c <HAL_RCC_GetSysClockFreq>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cfc <HAL_RCC_ClockConfig+0x1bc>)
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	091b      	lsrs	r3, r3, #4
 8003cd2:	f003 030f 	and.w	r3, r3, #15
 8003cd6:	490a      	ldr	r1, [pc, #40]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c0>)
 8003cd8:	5ccb      	ldrb	r3, [r1, r3]
 8003cda:	fa22 f303 	lsr.w	r3, r2, r3
 8003cde:	4a09      	ldr	r2, [pc, #36]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ce2:	4b09      	ldr	r3, [pc, #36]	@ (8003d08 <HAL_RCC_ClockConfig+0x1c8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7fe fbac 	bl	8002444 <HAL_InitTick>

  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40023c00 	.word	0x40023c00
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	08004aac 	.word	0x08004aac
 8003d04:	2000007c 	.word	0x2000007c
 8003d08:	20000080 	.word	0x20000080

08003d0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d10:	b094      	sub	sp, #80	@ 0x50
 8003d12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d24:	4b79      	ldr	r3, [pc, #484]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 030c 	and.w	r3, r3, #12
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d00d      	beq.n	8003d4c <HAL_RCC_GetSysClockFreq+0x40>
 8003d30:	2b08      	cmp	r3, #8
 8003d32:	f200 80e1 	bhi.w	8003ef8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d002      	beq.n	8003d40 <HAL_RCC_GetSysClockFreq+0x34>
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	d003      	beq.n	8003d46 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d3e:	e0db      	b.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d40:	4b73      	ldr	r3, [pc, #460]	@ (8003f10 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d42:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d44:	e0db      	b.n	8003efe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d46:	4b73      	ldr	r3, [pc, #460]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x208>)
 8003d48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d4a:	e0d8      	b.n	8003efe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d4c:	4b6f      	ldr	r3, [pc, #444]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d54:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d56:	4b6d      	ldr	r3, [pc, #436]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d063      	beq.n	8003e2a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d62:	4b6a      	ldr	r3, [pc, #424]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	099b      	lsrs	r3, r3, #6
 8003d68:	2200      	movs	r2, #0
 8003d6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d74:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d76:	2300      	movs	r3, #0
 8003d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d7a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d7e:	4622      	mov	r2, r4
 8003d80:	462b      	mov	r3, r5
 8003d82:	f04f 0000 	mov.w	r0, #0
 8003d86:	f04f 0100 	mov.w	r1, #0
 8003d8a:	0159      	lsls	r1, r3, #5
 8003d8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d90:	0150      	lsls	r0, r2, #5
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	4621      	mov	r1, r4
 8003d98:	1a51      	subs	r1, r2, r1
 8003d9a:	6139      	str	r1, [r7, #16]
 8003d9c:	4629      	mov	r1, r5
 8003d9e:	eb63 0301 	sbc.w	r3, r3, r1
 8003da2:	617b      	str	r3, [r7, #20]
 8003da4:	f04f 0200 	mov.w	r2, #0
 8003da8:	f04f 0300 	mov.w	r3, #0
 8003dac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003db0:	4659      	mov	r1, fp
 8003db2:	018b      	lsls	r3, r1, #6
 8003db4:	4651      	mov	r1, sl
 8003db6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dba:	4651      	mov	r1, sl
 8003dbc:	018a      	lsls	r2, r1, #6
 8003dbe:	4651      	mov	r1, sl
 8003dc0:	ebb2 0801 	subs.w	r8, r2, r1
 8003dc4:	4659      	mov	r1, fp
 8003dc6:	eb63 0901 	sbc.w	r9, r3, r1
 8003dca:	f04f 0200 	mov.w	r2, #0
 8003dce:	f04f 0300 	mov.w	r3, #0
 8003dd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dde:	4690      	mov	r8, r2
 8003de0:	4699      	mov	r9, r3
 8003de2:	4623      	mov	r3, r4
 8003de4:	eb18 0303 	adds.w	r3, r8, r3
 8003de8:	60bb      	str	r3, [r7, #8]
 8003dea:	462b      	mov	r3, r5
 8003dec:	eb49 0303 	adc.w	r3, r9, r3
 8003df0:	60fb      	str	r3, [r7, #12]
 8003df2:	f04f 0200 	mov.w	r2, #0
 8003df6:	f04f 0300 	mov.w	r3, #0
 8003dfa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003dfe:	4629      	mov	r1, r5
 8003e00:	024b      	lsls	r3, r1, #9
 8003e02:	4621      	mov	r1, r4
 8003e04:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e08:	4621      	mov	r1, r4
 8003e0a:	024a      	lsls	r2, r1, #9
 8003e0c:	4610      	mov	r0, r2
 8003e0e:	4619      	mov	r1, r3
 8003e10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e12:	2200      	movs	r2, #0
 8003e14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e1c:	f7fc f9dc 	bl	80001d8 <__aeabi_uldivmod>
 8003e20:	4602      	mov	r2, r0
 8003e22:	460b      	mov	r3, r1
 8003e24:	4613      	mov	r3, r2
 8003e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e28:	e058      	b.n	8003edc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e2a:	4b38      	ldr	r3, [pc, #224]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	099b      	lsrs	r3, r3, #6
 8003e30:	2200      	movs	r2, #0
 8003e32:	4618      	mov	r0, r3
 8003e34:	4611      	mov	r1, r2
 8003e36:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e3a:	623b      	str	r3, [r7, #32]
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e44:	4642      	mov	r2, r8
 8003e46:	464b      	mov	r3, r9
 8003e48:	f04f 0000 	mov.w	r0, #0
 8003e4c:	f04f 0100 	mov.w	r1, #0
 8003e50:	0159      	lsls	r1, r3, #5
 8003e52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e56:	0150      	lsls	r0, r2, #5
 8003e58:	4602      	mov	r2, r0
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	4641      	mov	r1, r8
 8003e5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e62:	4649      	mov	r1, r9
 8003e64:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	f04f 0300 	mov.w	r3, #0
 8003e70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e7c:	ebb2 040a 	subs.w	r4, r2, sl
 8003e80:	eb63 050b 	sbc.w	r5, r3, fp
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	f04f 0300 	mov.w	r3, #0
 8003e8c:	00eb      	lsls	r3, r5, #3
 8003e8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e92:	00e2      	lsls	r2, r4, #3
 8003e94:	4614      	mov	r4, r2
 8003e96:	461d      	mov	r5, r3
 8003e98:	4643      	mov	r3, r8
 8003e9a:	18e3      	adds	r3, r4, r3
 8003e9c:	603b      	str	r3, [r7, #0]
 8003e9e:	464b      	mov	r3, r9
 8003ea0:	eb45 0303 	adc.w	r3, r5, r3
 8003ea4:	607b      	str	r3, [r7, #4]
 8003ea6:	f04f 0200 	mov.w	r2, #0
 8003eaa:	f04f 0300 	mov.w	r3, #0
 8003eae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003eb2:	4629      	mov	r1, r5
 8003eb4:	028b      	lsls	r3, r1, #10
 8003eb6:	4621      	mov	r1, r4
 8003eb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ebc:	4621      	mov	r1, r4
 8003ebe:	028a      	lsls	r2, r1, #10
 8003ec0:	4610      	mov	r0, r2
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	61bb      	str	r3, [r7, #24]
 8003eca:	61fa      	str	r2, [r7, #28]
 8003ecc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ed0:	f7fc f982 	bl	80001d8 <__aeabi_uldivmod>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4613      	mov	r3, r2
 8003eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003edc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x200>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	0c1b      	lsrs	r3, r3, #16
 8003ee2:	f003 0303 	and.w	r3, r3, #3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	005b      	lsls	r3, r3, #1
 8003eea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003eec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003eee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ef6:	e002      	b.n	8003efe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ef8:	4b05      	ldr	r3, [pc, #20]	@ (8003f10 <HAL_RCC_GetSysClockFreq+0x204>)
 8003efa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003efc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003efe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3750      	adds	r7, #80	@ 0x50
 8003f04:	46bd      	mov	sp, r7
 8003f06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40023800 	.word	0x40023800
 8003f10:	00f42400 	.word	0x00f42400
 8003f14:	007a1200 	.word	0x007a1200

08003f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f1c:	4b03      	ldr	r3, [pc, #12]	@ (8003f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	2000007c 	.word	0x2000007c

08003f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f34:	f7ff fff0 	bl	8003f18 <HAL_RCC_GetHCLKFreq>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	4b05      	ldr	r3, [pc, #20]	@ (8003f50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	0a9b      	lsrs	r3, r3, #10
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	4903      	ldr	r1, [pc, #12]	@ (8003f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f46:	5ccb      	ldrb	r3, [r1, r3]
 8003f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40023800 	.word	0x40023800
 8003f54:	08004abc 	.word	0x08004abc

08003f58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e041      	b.n	8003fee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d106      	bne.n	8003f84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7fe f9b8 	bl	80022f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2202      	movs	r2, #2
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	3304      	adds	r3, #4
 8003f94:	4619      	mov	r1, r3
 8003f96:	4610      	mov	r0, r2
 8003f98:	f000 fa4a 	bl	8004430 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3708      	adds	r7, #8
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
	...

08003ff8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b01      	cmp	r3, #1
 800400a:	d001      	beq.n	8004010 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e03c      	b.n	800408a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2202      	movs	r2, #2
 8004014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a1e      	ldr	r2, [pc, #120]	@ (8004098 <HAL_TIM_Base_Start+0xa0>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d018      	beq.n	8004054 <HAL_TIM_Base_Start+0x5c>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800402a:	d013      	beq.n	8004054 <HAL_TIM_Base_Start+0x5c>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a1a      	ldr	r2, [pc, #104]	@ (800409c <HAL_TIM_Base_Start+0xa4>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d00e      	beq.n	8004054 <HAL_TIM_Base_Start+0x5c>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a19      	ldr	r2, [pc, #100]	@ (80040a0 <HAL_TIM_Base_Start+0xa8>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d009      	beq.n	8004054 <HAL_TIM_Base_Start+0x5c>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a17      	ldr	r2, [pc, #92]	@ (80040a4 <HAL_TIM_Base_Start+0xac>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d004      	beq.n	8004054 <HAL_TIM_Base_Start+0x5c>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a16      	ldr	r2, [pc, #88]	@ (80040a8 <HAL_TIM_Base_Start+0xb0>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d111      	bne.n	8004078 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2b06      	cmp	r3, #6
 8004064:	d010      	beq.n	8004088 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f042 0201 	orr.w	r2, r2, #1
 8004074:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004076:	e007      	b.n	8004088 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f042 0201 	orr.w	r2, r2, #1
 8004086:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3714      	adds	r7, #20
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40010000 	.word	0x40010000
 800409c:	40000400 	.word	0x40000400
 80040a0:	40000800 	.word	0x40000800
 80040a4:	40000c00 	.word	0x40000c00
 80040a8:	40014000 	.word	0x40014000

080040ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e041      	b.n	8004142 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d106      	bne.n	80040d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f7fe f8ec 	bl	80022b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	3304      	adds	r3, #4
 80040e8:	4619      	mov	r1, r3
 80040ea:	4610      	mov	r0, r2
 80040ec:	f000 f9a0 	bl	8004430 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
	...

0800414c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d109      	bne.n	8004170 <HAL_TIM_PWM_Start+0x24>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b01      	cmp	r3, #1
 8004166:	bf14      	ite	ne
 8004168:	2301      	movne	r3, #1
 800416a:	2300      	moveq	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	e022      	b.n	80041b6 <HAL_TIM_PWM_Start+0x6a>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	2b04      	cmp	r3, #4
 8004174:	d109      	bne.n	800418a <HAL_TIM_PWM_Start+0x3e>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b01      	cmp	r3, #1
 8004180:	bf14      	ite	ne
 8004182:	2301      	movne	r3, #1
 8004184:	2300      	moveq	r3, #0
 8004186:	b2db      	uxtb	r3, r3
 8004188:	e015      	b.n	80041b6 <HAL_TIM_PWM_Start+0x6a>
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b08      	cmp	r3, #8
 800418e:	d109      	bne.n	80041a4 <HAL_TIM_PWM_Start+0x58>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b01      	cmp	r3, #1
 800419a:	bf14      	ite	ne
 800419c:	2301      	movne	r3, #1
 800419e:	2300      	moveq	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	e008      	b.n	80041b6 <HAL_TIM_PWM_Start+0x6a>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	bf14      	ite	ne
 80041b0:	2301      	movne	r3, #1
 80041b2:	2300      	moveq	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e068      	b.n	8004290 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d104      	bne.n	80041ce <HAL_TIM_PWM_Start+0x82>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041cc:	e013      	b.n	80041f6 <HAL_TIM_PWM_Start+0xaa>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2b04      	cmp	r3, #4
 80041d2:	d104      	bne.n	80041de <HAL_TIM_PWM_Start+0x92>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2202      	movs	r2, #2
 80041d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041dc:	e00b      	b.n	80041f6 <HAL_TIM_PWM_Start+0xaa>
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	2b08      	cmp	r3, #8
 80041e2:	d104      	bne.n	80041ee <HAL_TIM_PWM_Start+0xa2>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2202      	movs	r2, #2
 80041e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041ec:	e003      	b.n	80041f6 <HAL_TIM_PWM_Start+0xaa>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2202      	movs	r2, #2
 80041f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2201      	movs	r2, #1
 80041fc:	6839      	ldr	r1, [r7, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 fb28 	bl	8004854 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a23      	ldr	r2, [pc, #140]	@ (8004298 <HAL_TIM_PWM_Start+0x14c>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d107      	bne.n	800421e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800421c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a1d      	ldr	r2, [pc, #116]	@ (8004298 <HAL_TIM_PWM_Start+0x14c>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d018      	beq.n	800425a <HAL_TIM_PWM_Start+0x10e>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004230:	d013      	beq.n	800425a <HAL_TIM_PWM_Start+0x10e>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a19      	ldr	r2, [pc, #100]	@ (800429c <HAL_TIM_PWM_Start+0x150>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d00e      	beq.n	800425a <HAL_TIM_PWM_Start+0x10e>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a17      	ldr	r2, [pc, #92]	@ (80042a0 <HAL_TIM_PWM_Start+0x154>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d009      	beq.n	800425a <HAL_TIM_PWM_Start+0x10e>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a16      	ldr	r2, [pc, #88]	@ (80042a4 <HAL_TIM_PWM_Start+0x158>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d004      	beq.n	800425a <HAL_TIM_PWM_Start+0x10e>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a14      	ldr	r2, [pc, #80]	@ (80042a8 <HAL_TIM_PWM_Start+0x15c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d111      	bne.n	800427e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b06      	cmp	r3, #6
 800426a:	d010      	beq.n	800428e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0201 	orr.w	r2, r2, #1
 800427a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427c:	e007      	b.n	800428e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f042 0201 	orr.w	r2, r2, #1
 800428c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	40010000 	.word	0x40010000
 800429c:	40000400 	.word	0x40000400
 80042a0:	40000800 	.word	0x40000800
 80042a4:	40000c00 	.word	0x40000c00
 80042a8:	40014000 	.word	0x40014000

080042ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b8:	2300      	movs	r3, #0
 80042ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d101      	bne.n	80042ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042c6:	2302      	movs	r3, #2
 80042c8:	e0ae      	b.n	8004428 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b0c      	cmp	r3, #12
 80042d6:	f200 809f 	bhi.w	8004418 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80042da:	a201      	add	r2, pc, #4	@ (adr r2, 80042e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e0:	08004315 	.word	0x08004315
 80042e4:	08004419 	.word	0x08004419
 80042e8:	08004419 	.word	0x08004419
 80042ec:	08004419 	.word	0x08004419
 80042f0:	08004355 	.word	0x08004355
 80042f4:	08004419 	.word	0x08004419
 80042f8:	08004419 	.word	0x08004419
 80042fc:	08004419 	.word	0x08004419
 8004300:	08004397 	.word	0x08004397
 8004304:	08004419 	.word	0x08004419
 8004308:	08004419 	.word	0x08004419
 800430c:	08004419 	.word	0x08004419
 8004310:	080043d7 	.word	0x080043d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68b9      	ldr	r1, [r7, #8]
 800431a:	4618      	mov	r0, r3
 800431c:	f000 f90e 	bl	800453c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699a      	ldr	r2, [r3, #24]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0208 	orr.w	r2, r2, #8
 800432e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	699a      	ldr	r2, [r3, #24]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0204 	bic.w	r2, r2, #4
 800433e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6999      	ldr	r1, [r3, #24]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	691a      	ldr	r2, [r3, #16]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	430a      	orrs	r2, r1
 8004350:	619a      	str	r2, [r3, #24]
      break;
 8004352:	e064      	b.n	800441e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	4618      	mov	r0, r3
 800435c:	f000 f954 	bl	8004608 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699a      	ldr	r2, [r3, #24]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800436e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699a      	ldr	r2, [r3, #24]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800437e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6999      	ldr	r1, [r3, #24]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	021a      	lsls	r2, r3, #8
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	619a      	str	r2, [r3, #24]
      break;
 8004394:	e043      	b.n	800441e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68b9      	ldr	r1, [r7, #8]
 800439c:	4618      	mov	r0, r3
 800439e:	f000 f99f 	bl	80046e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	69da      	ldr	r2, [r3, #28]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0208 	orr.w	r2, r2, #8
 80043b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	69da      	ldr	r2, [r3, #28]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f022 0204 	bic.w	r2, r2, #4
 80043c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	69d9      	ldr	r1, [r3, #28]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	691a      	ldr	r2, [r3, #16]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	430a      	orrs	r2, r1
 80043d2:	61da      	str	r2, [r3, #28]
      break;
 80043d4:	e023      	b.n	800441e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68b9      	ldr	r1, [r7, #8]
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 f9e9 	bl	80047b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69da      	ldr	r2, [r3, #28]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	69da      	ldr	r2, [r3, #28]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69d9      	ldr	r1, [r3, #28]
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	021a      	lsls	r2, r3, #8
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	61da      	str	r2, [r3, #28]
      break;
 8004416:	e002      	b.n	800441e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	75fb      	strb	r3, [r7, #23]
      break;
 800441c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004426:	7dfb      	ldrb	r3, [r7, #23]
}
 8004428:	4618      	mov	r0, r3
 800442a:	3718      	adds	r7, #24
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a37      	ldr	r2, [pc, #220]	@ (8004520 <TIM_Base_SetConfig+0xf0>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d00f      	beq.n	8004468 <TIM_Base_SetConfig+0x38>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800444e:	d00b      	beq.n	8004468 <TIM_Base_SetConfig+0x38>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a34      	ldr	r2, [pc, #208]	@ (8004524 <TIM_Base_SetConfig+0xf4>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d007      	beq.n	8004468 <TIM_Base_SetConfig+0x38>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a33      	ldr	r2, [pc, #204]	@ (8004528 <TIM_Base_SetConfig+0xf8>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d003      	beq.n	8004468 <TIM_Base_SetConfig+0x38>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a32      	ldr	r2, [pc, #200]	@ (800452c <TIM_Base_SetConfig+0xfc>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d108      	bne.n	800447a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800446e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	4313      	orrs	r3, r2
 8004478:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a28      	ldr	r2, [pc, #160]	@ (8004520 <TIM_Base_SetConfig+0xf0>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d01b      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004488:	d017      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a25      	ldr	r2, [pc, #148]	@ (8004524 <TIM_Base_SetConfig+0xf4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d013      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a24      	ldr	r2, [pc, #144]	@ (8004528 <TIM_Base_SetConfig+0xf8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d00f      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a23      	ldr	r2, [pc, #140]	@ (800452c <TIM_Base_SetConfig+0xfc>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d00b      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a22      	ldr	r2, [pc, #136]	@ (8004530 <TIM_Base_SetConfig+0x100>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d007      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a21      	ldr	r2, [pc, #132]	@ (8004534 <TIM_Base_SetConfig+0x104>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d003      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a20      	ldr	r2, [pc, #128]	@ (8004538 <TIM_Base_SetConfig+0x108>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d108      	bne.n	80044cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	689a      	ldr	r2, [r3, #8]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a0c      	ldr	r2, [pc, #48]	@ (8004520 <TIM_Base_SetConfig+0xf0>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d103      	bne.n	80044fa <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	691a      	ldr	r2, [r3, #16]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f043 0204 	orr.w	r2, r3, #4
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68fa      	ldr	r2, [r7, #12]
 8004510:	601a      	str	r2, [r3, #0]
}
 8004512:	bf00      	nop
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	40010000 	.word	0x40010000
 8004524:	40000400 	.word	0x40000400
 8004528:	40000800 	.word	0x40000800
 800452c:	40000c00 	.word	0x40000c00
 8004530:	40014000 	.word	0x40014000
 8004534:	40014400 	.word	0x40014400
 8004538:	40014800 	.word	0x40014800

0800453c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f023 0201 	bic.w	r2, r3, #1
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800456a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f023 0303 	bic.w	r3, r3, #3
 8004572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	f023 0302 	bic.w	r3, r3, #2
 8004584:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	4313      	orrs	r3, r2
 800458e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	4a1c      	ldr	r2, [pc, #112]	@ (8004604 <TIM_OC1_SetConfig+0xc8>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d10c      	bne.n	80045b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	f023 0308 	bic.w	r3, r3, #8
 800459e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	697a      	ldr	r2, [r7, #20]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f023 0304 	bic.w	r3, r3, #4
 80045b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a13      	ldr	r2, [pc, #76]	@ (8004604 <TIM_OC1_SetConfig+0xc8>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d111      	bne.n	80045de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	4313      	orrs	r3, r2
 80045dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685a      	ldr	r2, [r3, #4]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	697a      	ldr	r2, [r7, #20]
 80045f6:	621a      	str	r2, [r3, #32]
}
 80045f8:	bf00      	nop
 80045fa:	371c      	adds	r7, #28
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr
 8004604:	40010000 	.word	0x40010000

08004608 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004608:	b480      	push	{r7}
 800460a:	b087      	sub	sp, #28
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	f023 0210 	bic.w	r2, r3, #16
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800463e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	021b      	lsls	r3, r3, #8
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	4313      	orrs	r3, r2
 800464a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	f023 0320 	bic.w	r3, r3, #32
 8004652:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	4313      	orrs	r3, r2
 800465e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a1e      	ldr	r2, [pc, #120]	@ (80046dc <TIM_OC2_SetConfig+0xd4>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d10d      	bne.n	8004684 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800466e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	4313      	orrs	r3, r2
 800467a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004682:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a15      	ldr	r2, [pc, #84]	@ (80046dc <TIM_OC2_SetConfig+0xd4>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d113      	bne.n	80046b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004692:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800469a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	621a      	str	r2, [r3, #32]
}
 80046ce:	bf00      	nop
 80046d0:	371c      	adds	r7, #28
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40010000 	.word	0x40010000

080046e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a1b      	ldr	r3, [r3, #32]
 80046f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800470e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f023 0303 	bic.w	r3, r3, #3
 8004716:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004728:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	021b      	lsls	r3, r3, #8
 8004730:	697a      	ldr	r2, [r7, #20]
 8004732:	4313      	orrs	r3, r2
 8004734:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a1d      	ldr	r2, [pc, #116]	@ (80047b0 <TIM_OC3_SetConfig+0xd0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d10d      	bne.n	800475a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004744:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	021b      	lsls	r3, r3, #8
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	4313      	orrs	r3, r2
 8004750:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004758:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a14      	ldr	r2, [pc, #80]	@ (80047b0 <TIM_OC3_SetConfig+0xd0>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d113      	bne.n	800478a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	011b      	lsls	r3, r3, #4
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	011b      	lsls	r3, r3, #4
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	4313      	orrs	r3, r2
 8004788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	621a      	str	r2, [r3, #32]
}
 80047a4:	bf00      	nop
 80047a6:	371c      	adds	r7, #28
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr
 80047b0:	40010000 	.word	0x40010000

080047b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b087      	sub	sp, #28
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	021b      	lsls	r3, r3, #8
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	031b      	lsls	r3, r3, #12
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	4313      	orrs	r3, r2
 800480a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a10      	ldr	r2, [pc, #64]	@ (8004850 <TIM_OC4_SetConfig+0x9c>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d109      	bne.n	8004828 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800481a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	695b      	ldr	r3, [r3, #20]
 8004820:	019b      	lsls	r3, r3, #6
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	4313      	orrs	r3, r2
 8004826:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	621a      	str	r2, [r3, #32]
}
 8004842:	bf00      	nop
 8004844:	371c      	adds	r7, #28
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	40010000 	.word	0x40010000

08004854 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004854:	b480      	push	{r7}
 8004856:	b087      	sub	sp, #28
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	f003 031f 	and.w	r3, r3, #31
 8004866:	2201      	movs	r2, #1
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6a1a      	ldr	r2, [r3, #32]
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	43db      	mvns	r3, r3
 8004876:	401a      	ands	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a1a      	ldr	r2, [r3, #32]
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	f003 031f 	and.w	r3, r3, #31
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	fa01 f303 	lsl.w	r3, r1, r3
 800488c:	431a      	orrs	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	621a      	str	r2, [r3, #32]
}
 8004892:	bf00      	nop
 8004894:	371c      	adds	r7, #28
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
	...

080048a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d101      	bne.n	80048b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048b4:	2302      	movs	r3, #2
 80048b6:	e050      	b.n	800495a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004968 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d018      	beq.n	800492e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004904:	d013      	beq.n	800492e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a18      	ldr	r2, [pc, #96]	@ (800496c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d00e      	beq.n	800492e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a16      	ldr	r2, [pc, #88]	@ (8004970 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d009      	beq.n	800492e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a15      	ldr	r2, [pc, #84]	@ (8004974 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d004      	beq.n	800492e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a13      	ldr	r2, [pc, #76]	@ (8004978 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d10c      	bne.n	8004948 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004934:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	4313      	orrs	r3, r2
 800493e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	40010000 	.word	0x40010000
 800496c:	40000400 	.word	0x40000400
 8004970:	40000800 	.word	0x40000800
 8004974:	40000c00 	.word	0x40000c00
 8004978:	40014000 	.word	0x40014000

0800497c <memcmp>:
 800497c:	b510      	push	{r4, lr}
 800497e:	3901      	subs	r1, #1
 8004980:	4402      	add	r2, r0
 8004982:	4290      	cmp	r0, r2
 8004984:	d101      	bne.n	800498a <memcmp+0xe>
 8004986:	2000      	movs	r0, #0
 8004988:	e005      	b.n	8004996 <memcmp+0x1a>
 800498a:	7803      	ldrb	r3, [r0, #0]
 800498c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004990:	42a3      	cmp	r3, r4
 8004992:	d001      	beq.n	8004998 <memcmp+0x1c>
 8004994:	1b18      	subs	r0, r3, r4
 8004996:	bd10      	pop	{r4, pc}
 8004998:	3001      	adds	r0, #1
 800499a:	e7f2      	b.n	8004982 <memcmp+0x6>

0800499c <memset>:
 800499c:	4402      	add	r2, r0
 800499e:	4603      	mov	r3, r0
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d100      	bne.n	80049a6 <memset+0xa>
 80049a4:	4770      	bx	lr
 80049a6:	f803 1b01 	strb.w	r1, [r3], #1
 80049aa:	e7f9      	b.n	80049a0 <memset+0x4>

080049ac <__libc_init_array>:
 80049ac:	b570      	push	{r4, r5, r6, lr}
 80049ae:	4d0d      	ldr	r5, [pc, #52]	@ (80049e4 <__libc_init_array+0x38>)
 80049b0:	4c0d      	ldr	r4, [pc, #52]	@ (80049e8 <__libc_init_array+0x3c>)
 80049b2:	1b64      	subs	r4, r4, r5
 80049b4:	10a4      	asrs	r4, r4, #2
 80049b6:	2600      	movs	r6, #0
 80049b8:	42a6      	cmp	r6, r4
 80049ba:	d109      	bne.n	80049d0 <__libc_init_array+0x24>
 80049bc:	4d0b      	ldr	r5, [pc, #44]	@ (80049ec <__libc_init_array+0x40>)
 80049be:	4c0c      	ldr	r4, [pc, #48]	@ (80049f0 <__libc_init_array+0x44>)
 80049c0:	f000 f818 	bl	80049f4 <_init>
 80049c4:	1b64      	subs	r4, r4, r5
 80049c6:	10a4      	asrs	r4, r4, #2
 80049c8:	2600      	movs	r6, #0
 80049ca:	42a6      	cmp	r6, r4
 80049cc:	d105      	bne.n	80049da <__libc_init_array+0x2e>
 80049ce:	bd70      	pop	{r4, r5, r6, pc}
 80049d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80049d4:	4798      	blx	r3
 80049d6:	3601      	adds	r6, #1
 80049d8:	e7ee      	b.n	80049b8 <__libc_init_array+0xc>
 80049da:	f855 3b04 	ldr.w	r3, [r5], #4
 80049de:	4798      	blx	r3
 80049e0:	3601      	adds	r6, #1
 80049e2:	e7f2      	b.n	80049ca <__libc_init_array+0x1e>
 80049e4:	08004acc 	.word	0x08004acc
 80049e8:	08004acc 	.word	0x08004acc
 80049ec:	08004acc 	.word	0x08004acc
 80049f0:	08004ad0 	.word	0x08004ad0

080049f4 <_init>:
 80049f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049f6:	bf00      	nop
 80049f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049fa:	bc08      	pop	{r3}
 80049fc:	469e      	mov	lr, r3
 80049fe:	4770      	bx	lr

08004a00 <_fini>:
 8004a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a02:	bf00      	nop
 8004a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a06:	bc08      	pop	{r3}
 8004a08:	469e      	mov	lr, r3
 8004a0a:	4770      	bx	lr
