LISTING FOR LOGIC DESCRIPTION FILE: MemDecode.pld                    Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Feb 06 08:04:04 2026

  1:Name     MEMDecode ;
  2:PartNo   ATF22V10C ;
  3:Date     2025/12/10 ;
  4:Revision 14 ;
  5:Designer Frederic Segard ;
  6:Company  MicroHobbyist ;
  7:Assembly None ;
  8:Location None ;
  9:Device   g22v10 ;
 10:
 11:/* -------- Inputs -------- */
 12:PIN 1  = E ;         /* CPU Q clock */
 13:PIN 2  = A2 ;
 14:PIN 3  = A3 ;
 15:PIN 4  = A4 ;
 16:PIN 5  = A5 ;
 17:PIN 6  = A6 ;
 18:PIN 7  = A7 ;
 19:PIN 8  = A8 ;
 20:PIN 9  = A9 ;
 21:PIN 10 = A10 ;
 22:PIN 11 = A11 ;
 23:/*  12 = GND ;       /* Tie to Ground */
 24:PIN 13 = A12 ;
 25:PIN 14 = A13 ;
 26:PIN 15 = A14 ;
 27:PIN 16 = A15 ;
 28:
 29:/* -------- Outputs (active-LOW) -------- */
 30:/*  24 =  VCC        /* Tie to +5V */
 31:PIN 23 = !CBLK ;     /* MMU Constant Block Region window ($FE00-$FFFF) */
 32:PIN 22 = !IORQ ;     /* I/O mapped area ($FF00-$FFEF) */
 33:PIN 21 = !MREQ ;     /* All Memory area ($0000-$FDFF and $FFF0-$FFFF) */
 34:PIN 20 = !ROMdis ;   /* ROM disable ($FFE0) */
 35:PIN 19 = !SPDsel ;   /* Speed select ($FFE4) */
 36:PIN 18 = !IRQvec ;   /* IRQ Priority Interrupt Controller */
 37:PIN 17 = !FIRQvec ;  /* FIRQ Priority Interrupt Controller */
 38:
 39:/* Intermediate product terms */
 40:Fxxx = A15 & A14 & A13 & A12 ;
 41:xFxx = A11 & A10 & A9  & A8 ;
 42:xxFx = A7  & A6  & A5  & A4 ;
 43:FFFx = Fxxx & xFxx & xxFx ;
 44:
 45:/* $FE00-$FFFF (512B): I/O range + constant RAM range */
 46:BlockCONST = Fxxx & A11 & A10 & A9 ;
 47:
 48:/* $FF00-$FFEF (240B) : I/O range */
 49:BlockIO = Fxxx & xFxx & (!(A7 & A6 & A5 & A4)) ;
 50:
 51:/* $0000-$FEFF + $FFF0-$FFFF : General memory area */
 52:BlockMEM = !(Fxxx & xFxx) # FFFx ;
 53:

LISTING FOR LOGIC DESCRIPTION FILE: MemDecode.pld                    Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Feb 06 08:04:04 2026

 54:/* Output Equations (active-HIGH internal) */
 55:CBLK   = BlockCONST & E ;
 56:IORQ   = BlockIO    & E ;
 57:MREQ   = BlockMEM   & E ;
 58:
 59:FIELD ADDR = [A7..A2] ;
 60:ROMdis  = ADDR:[E0] & IORQ ;
 61:SPDsel  = ADDR:[E4] & IORQ ;
 62:IRQvec  = ADDR:[E8] & IORQ ;
 63:FIRQvec = ADDR:[EC] & IORQ ;
 64:
 65:
 66:



Jedec Fuse Checksum       (8805)
Jedec Transmit Checksum   (b7a1)
