read -sv run_verilog_mid/adder_32b_10_60_7a148dd3c28cce6ac771542403c1409a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_60_7a148dd3c28cce6ac771542403c1409a_yosys.v
