{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748295306022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748295306026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 09:35:05 2025 " "Processing started: Tue May 27 09:35:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748295306026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295306026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRP_PD-ASP -c IRP_PD-ASP " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRP_PD-ASP -c IRP_PD-ASP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295306026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748295306306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748295306306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312188 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312192 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312194 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312196 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312197 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312199 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312200 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "ReCOP/various_constants.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "ReCOP/registers.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312203 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "ReCOP/registers.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "ReCOP/registerfile.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312205 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "ReCOP/registerfile.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "ReCOP/regfile.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/regfile.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312206 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "ReCOP/regfile.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/regfile.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "ReCOP/recop_types.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "ReCOP/recop_pll.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312209 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "ReCOP/recop_pll.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/recop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/recop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop-combined " "Found design unit 1: recop-combined" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312211 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "ReCOP/prog_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312213 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "ReCOP/prog_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/prog_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/prog_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_counter-behaviour " "Found design unit 1: prog_counter-behaviour" {  } { { "ReCOP/prog_counter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312214 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "ReCOP/prog_counter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ReCOP/pll.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312216 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ReCOP/pll.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "ReCOP/opcodes.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "ReCOP/memory_model.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312219 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "ReCOP/memory_model.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "ReCOP/memory_arbiter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312220 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "ReCOP/memory_arbiter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/inst_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/inst_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_reg-behaviour " "Found design unit 1: inst_reg-behaviour" {  } { { "ReCOP/inst_reg.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/inst_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312222 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_reg " "Found entity 1: inst_reg" {  } { { "ReCOP/inst_reg.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/inst_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312224 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "ReCOP/data_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312226 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "ReCOP/data_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behaviour " "Found design unit 1: control_unit-behaviour" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312228 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/bcd2seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/bcd2seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd2seg7-aBcd2seg7 " "Found design unit 1: Bcd2seg7-aBcd2seg7" {  } { { "ReCOP/bcd2seg7.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/bcd2seg7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd2seg7 " "Found entity 1: Bcd2seg7" {  } { { "ReCOP/bcd2seg7.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/bcd2seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312231 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal generators/signal_rom_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file signal generators/signal_rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_rom_pkg " "Found design unit 1: signal_rom_pkg" {  } { { "signal generators/signal_rom_pkg.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/signal generators/signal_rom_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal generators/playsignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal generators/playsignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 play_signal-rtl " "Found design unit 1: play_signal-rtl" {  } { { "signal generators/playSignal.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/signal generators/playSignal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312234 ""} { "Info" "ISGN_ENTITY_NAME" "1 play_signal " "Found entity 1: play_signal" {  } { { "signal generators/playSignal.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/signal generators/playSignal.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/corasp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/corasp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CorAsp-rtl " "Found design unit 1: CorAsp-rtl" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312236 ""} { "Info" "ISGN_ENTITY_NAME" "1 CorAsp " "Found entity 1: CorAsp" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pdasp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pdasp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PdAsp-aPdASP " "Found design unit 1: PdAsp-aPdASP" {  } { { "src/PdAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/PdAsp.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312237 ""} { "Info" "ISGN_ENTITY_NAME" "1 PdAsp " "Found entity 1: PdAsp" {  } { { "src/PdAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/PdAsp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312239 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748295312520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recop_ledr TopLevel.vhd(34) " "Verilog HDL or VHDL warning at TopLevel.vhd(34): object \"recop_ledr\" assigned a value but never read" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295312522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_addr TopLevel.vhd(38) " "VHDL Signal Declaration warning at TopLevel.vhd(38): used implicit default value for signal \"signal_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295312523 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "send_port\[0\] TopLevel.vhd(32) " "Using initial value X (don't care) for net \"send_port\[0\]\" at TopLevel.vhd(32)" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312526 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "send_port\[3\] TopLevel.vhd(32) " "Using initial value X (don't care) for net \"send_port\[3\]\" at TopLevel.vhd(32)" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312526 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "src/TopLevel.vhd" "tdma_min" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "TdmaMin/TdmaMin.vhd" "slots" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "TdmaMin/TdmaMin.vhd" "fabric" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312564 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748295312579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\"" {  } { { "TdmaMin/TdmaMinFabric.vhd" "\\staging:2:stage" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "TdmaMin/TdmaMinStage.vhd" "\\switches:0:switch" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:0:interface" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "TdmaMin/TdmaMinInterface.vhd" "fifo" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295312892 ""}  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748295312892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295312963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295312963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295312964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295313014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295313062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295313105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295313146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295313180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:1:interface" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:2:interface" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:3:interface" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:4:interface" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:5:interface" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PdAsp PdAsp:asp_pd " "Elaborating entity \"PdAsp\" for hierarchy \"PdAsp:asp_pd\"" {  } { { "src/TopLevel.vhd" "asp_pd" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CorAsp CorAsp:asp_cor " "Elaborating entity \"CorAsp\" for hierarchy \"CorAsp:asp_cor\"" {  } { { "src/TopLevel.vhd" "asp_cor" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newest_avg_data_addr_signal CorAsp.vhd(23) " "Verilog HDL or VHDL warning at CorAsp.vhd(23): object \"newest_avg_data_addr_signal\" assigned a value but never read" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313735 "|TopLevel|CorAsp:asp_cor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_data_signal CorAsp.vhd(28) " "Verilog HDL or VHDL warning at CorAsp.vhd(28): object \"avg_data_signal\" assigned a value but never read" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313736 "|TopLevel|CorAsp:asp_cor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_data_mem_addr_signal CorAsp.vhd(33) " "Verilog HDL or VHDL warning at CorAsp.vhd(33): object \"avg_data_mem_addr_signal\" assigned a value but never read" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313736 "|TopLevel|CorAsp:asp_cor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correlation_rdy CorAsp.vhd(45) " "Verilog HDL or VHDL warning at CorAsp.vhd(45): object \"correlation_rdy\" assigned a value but never read" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313736 "|TopLevel|CorAsp:asp_cor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sendSignal.addr CorAsp.vhd(35) " "Using initial value X (don't care) for net \"sendSignal.addr\" at CorAsp.vhd(35)" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313736 "|TopLevel|CorAsp:asp_cor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recop recop:recop " "Elaborating entity \"recop\" for hierarchy \"recop:recop\"" {  } { { "src/TopLevel.vhd" "recop" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313737 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "send recop.vhd(26) " "VHDL Signal Declaration warning at recop.vhd(26): used implicit default value for signal \"send\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_pc_out recop.vhd(58) " "Verilog HDL or VHDL warning at recop.vhd(58): object \"debug_pc_out\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_fetch_state recop.vhd(59) " "Verilog HDL or VHDL warning at recop.vhd(59): object \"debug_fetch_state\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_instruction recop.vhd(60) " "Verilog HDL or VHDL warning at recop.vhd(60): object \"debug_instruction\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_prog_mem_in recop.vhd(61) " "Verilog HDL or VHDL warning at recop.vhd(61): object \"debug_prog_mem_in\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_prog_mem_out recop.vhd(62) " "Verilog HDL or VHDL warning at recop.vhd(62): object \"debug_prog_mem_out\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_rx_addr recop.vhd(63) " "Verilog HDL or VHDL warning at recop.vhd(63): object \"debug_rx_addr\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_rz_addr recop.vhd(64) " "Verilog HDL or VHDL warning at recop.vhd(64): object \"debug_rz_addr\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_rx_value recop.vhd(65) " "Verilog HDL or VHDL warning at recop.vhd(65): object \"debug_rx_value\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_rz_value recop.vhd(66) " "Verilog HDL or VHDL warning at recop.vhd(66): object \"debug_rz_value\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_ir_operand recop.vhd(67) " "Verilog HDL or VHDL warning at recop.vhd(67): object \"debug_ir_operand\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_state recop.vhd(71) " "Verilog HDL or VHDL warning at recop.vhd(71): object \"debug_state\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_next_state recop.vhd(72) " "Verilog HDL or VHDL warning at recop.vhd(72): object \"debug_next_state\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_flag recop.vhd(73) " "Verilog HDL or VHDL warning at recop.vhd(73): object \"debug_flag\" assigned a value but never read" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313758 "|TopLevel|recop:recop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd2seg7 recop:recop\|Bcd2seg7:hex0_inst " "Elaborating entity \"Bcd2seg7\" for hierarchy \"recop:recop\|Bcd2seg7:hex0_inst\"" {  } { { "ReCOP/recop.vhd" "hex0_inst" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath recop:recop\|datapath:impl_datapath " "Elaborating entity \"datapath\" for hierarchy \"recop:recop\|datapath:impl_datapath\"" {  } { { "ReCOP/recop.vhd" "impl_datapath" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313791 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rz_max datapath.vhd(131) " "VHDL Signal Declaration warning at datapath.vhd(131): used implicit default value for signal \"rz_max\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sip_hold datapath.vhd(132) " "VHDL Signal Declaration warning at datapath.vhd(132): used implicit default value for signal \"sip_hold\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "er_temp datapath.vhd(133) " "VHDL Signal Declaration warning at datapath.vhd(133): used implicit default value for signal \"er_temp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dprr_res datapath.vhd(134) " "VHDL Signal Declaration warning at datapath.vhd(134): used implicit default value for signal \"dprr_res\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dprr_res_reg datapath.vhd(135) " "VHDL Signal Declaration warning at datapath.vhd(135): used implicit default value for signal \"dprr_res_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dprr_wren datapath.vhd(136) " "VHDL Signal Declaration warning at datapath.vhd(136): used implicit default value for signal \"dprr_wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dpcr datapath.vhd(215) " "Verilog HDL or VHDL warning at datapath.vhd(215): object \"reg_dpcr\" assigned a value but never read" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_dpcr_lsb_sel datapath.vhd(216) " "VHDL Signal Declaration warning at datapath.vhd(216): used implicit default value for signal \"reg_dpcr_lsb_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 216 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_dpcr_wr datapath.vhd(217) " "VHDL Signal Declaration warning at datapath.vhd(217): used implicit default value for signal \"reg_dpcr_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 217 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_er datapath.vhd(218) " "Verilog HDL or VHDL warning at datapath.vhd(218): object \"reg_er\" assigned a value but never read" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_er_wr datapath.vhd(219) " "VHDL Signal Declaration warning at datapath.vhd(219): used implicit default value for signal \"reg_er_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 219 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_er_clr datapath.vhd(220) " "VHDL Signal Declaration warning at datapath.vhd(220): used implicit default value for signal \"reg_er_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 220 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_eot datapath.vhd(221) " "Verilog HDL or VHDL warning at datapath.vhd(221): object \"reg_eot\" assigned a value but never read" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_eot_wr datapath.vhd(222) " "VHDL Signal Declaration warning at datapath.vhd(222): used implicit default value for signal \"reg_eot_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 222 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_eot_clr datapath.vhd(223) " "VHDL Signal Declaration warning at datapath.vhd(223): used implicit default value for signal \"reg_eot_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 223 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_svop datapath.vhd(224) " "Verilog HDL or VHDL warning at datapath.vhd(224): object \"reg_svop\" assigned a value but never read" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_svop_wr datapath.vhd(225) " "VHDL Signal Declaration warning at datapath.vhd(225): used implicit default value for signal \"reg_svop_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_sip_r datapath.vhd(226) " "Verilog HDL or VHDL warning at datapath.vhd(226): object \"reg_sip_r\" assigned a value but never read" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_sip datapath.vhd(227) " "VHDL Signal Declaration warning at datapath.vhd(227): used implicit default value for signal \"reg_sip\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 227 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_sop datapath.vhd(228) " "Verilog HDL or VHDL warning at datapath.vhd(228): object \"reg_sop\" assigned a value but never read" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dprr datapath.vhd(229) " "Verilog HDL or VHDL warning at datapath.vhd(229): object \"reg_dprr\" assigned a value but never read" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_irq_wr datapath.vhd(230) " "VHDL Signal Declaration warning at datapath.vhd(230): used implicit default value for signal \"reg_irq_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 230 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_irq_clr datapath.vhd(231) " "VHDL Signal Declaration warning at datapath.vhd(231): used implicit default value for signal \"reg_irq_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_result_wen datapath.vhd(232) " "VHDL Signal Declaration warning at datapath.vhd(232): used implicit default value for signal \"reg_result_wen\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 232 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_result datapath.vhd(233) " "VHDL Signal Declaration warning at datapath.vhd(233): used implicit default value for signal \"reg_result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 233 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295313813 "|TopLevel|recop:recop|datapath:impl_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu recop:recop\|datapath:impl_datapath\|alu:impl_alu " "Elaborating entity \"alu\" for hierarchy \"recop:recop\|datapath:impl_datapath\|alu:impl_alu\"" {  } { { "ReCOP/datapath.vhd" "impl_alu" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313815 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(90) " "VHDL Process Statement warning at ALU.vhd(90): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(68) " "Inferred latch for \"result\[0\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(68) " "Inferred latch for \"result\[1\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(68) " "Inferred latch for \"result\[2\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(68) " "Inferred latch for \"result\[3\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(68) " "Inferred latch for \"result\[4\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(68) " "Inferred latch for \"result\[5\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(68) " "Inferred latch for \"result\[6\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(68) " "Inferred latch for \"result\[7\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.vhd(68) " "Inferred latch for \"result\[8\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.vhd(68) " "Inferred latch for \"result\[9\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.vhd(68) " "Inferred latch for \"result\[10\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.vhd(68) " "Inferred latch for \"result\[11\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.vhd(68) " "Inferred latch for \"result\[12\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.vhd(68) " "Inferred latch for \"result\[13\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.vhd(68) " "Inferred latch for \"result\[14\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.vhd(68) " "Inferred latch for \"result\[15\]\" at ALU.vhd(68)" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313834 "|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile recop:recop\|datapath:impl_datapath\|regfile:impl_rf " "Elaborating entity \"regfile\" for hierarchy \"recop:recop\|datapath:impl_datapath\|regfile:impl_rf\"" {  } { { "ReCOP/datapath.vhd" "impl_rf" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_counter recop:recop\|datapath:impl_datapath\|prog_counter:impl_pc " "Elaborating entity \"prog_counter\" for hierarchy \"recop:recop\|datapath:impl_datapath\|prog_counter:impl_pc\"" {  } { { "ReCOP/datapath.vhd" "impl_pc" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313856 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_write_flag prog_counter.vhd(29) " "VHDL Process Statement warning at prog_counter.vhd(29): signal \"pc_write_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReCOP/prog_counter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_counter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748295313874 "|TopLevel|recop:recop|datapath:impl_datapath|prog_counter:impl_pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_write_flag prog_counter.vhd(29) " "VHDL Process Statement warning at prog_counter.vhd(29): signal \"prev_write_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReCOP/prog_counter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_counter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748295313875 "|TopLevel|recop:recop|datapath:impl_datapath|prog_counter:impl_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_reg recop:recop\|datapath:impl_datapath\|inst_reg:impl_ir " "Elaborating entity \"inst_reg\" for hierarchy \"recop:recop\|datapath:impl_datapath\|inst_reg:impl_ir\"" {  } { { "ReCOP/datapath.vhd" "impl_ir" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm " "Elaborating entity \"prog_mem\" for hierarchy \"recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\"" {  } { { "ReCOP/datapath.vhd" "impl_pm" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\"" {  } { { "ReCOP/prog_mem.vhd" "altsyncram_component" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\"" {  } { { "ReCOP/prog_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component " "Instantiated megafunction \"recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file simple_test.mif " "Parameter \"init_file\" = \"simple_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295313952 ""}  } { { "ReCOP/prog_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748295313952 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_qdi1.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/altsyncram_qdi1.tdf" 2621 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdi1 " "Found entity 1: altsyncram_qdi1" {  } { { "db/altsyncram_qdi1.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/altsyncram_qdi1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295313986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295313986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdi1 recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated " "Elaborating entity \"altsyncram_qdi1\" for hierarchy \"recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295313987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295314045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295314045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_qdi1.tdf" "rden_decode" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/altsyncram_qdi1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295314100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295314100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"recop:recop\|datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_qdi1.tdf" "mux2" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/altsyncram_qdi1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem recop:recop\|datapath:impl_datapath\|data_mem:impl_dm " "Elaborating entity \"data_mem\" for hierarchy \"recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\"" {  } { { "ReCOP/datapath.vhd" "impl_dm" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\"" {  } { { "ReCOP/data_mem.vhd" "altsyncram_component" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/data_mem.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\"" {  } { { "ReCOP/data_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/data_mem.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748295314218 ""}  } { { "ReCOP/data_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/data_mem.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748295314218 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/altsyncram_q6j1.tdf" 413 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295314244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/db/altsyncram_q6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295314245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295314245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"recop:recop\|datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers recop:recop\|datapath:impl_datapath\|registers:impl_reg " "Elaborating entity \"registers\" for hierarchy \"recop:recop\|datapath:impl_datapath\|registers:impl_reg\"" {  } { { "ReCOP/datapath.vhd" "impl_reg" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit recop:recop\|control_unit:impl_control_unit " "Elaborating entity \"control_unit\" for hierarchy \"recop:recop\|control_unit:impl_control_unit\"" {  } { { "ReCOP/recop.vhd" "impl_control_unit" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "play_signal play_signal:SG " "Elaborating entity \"play_signal\" for hierarchy \"play_signal:SG\"" {  } { { "src/TopLevel.vhd" "SG" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295314306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "send playSignal.vhd(13) " "VHDL Signal Declaration warning at playSignal.vhd(13): used implicit default value for signal \"send\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signal generators/playSignal.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/signal generators/playSignal.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295314307 "|TopLevel|play_signal:SG"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sendSignal playSignal.vhd(18) " "Verilog HDL or VHDL warning at playSignal.vhd(18): object \"sendSignal\" assigned a value but never read" {  } { { "signal generators/playSignal.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/signal generators/playSignal.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748295314307 "|TopLevel|play_signal:SG"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748295315454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[3\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[2\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[1\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[0\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[4\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[5\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[6\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[7\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[8\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315501 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[9\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315502 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[10\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315502 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[11\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315502 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[12\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315502 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[13\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315502 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[14\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315502 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[15\] " "Latch recop:recop\|datapath:impl_datapath\|alu:impl_alu\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\] " "Ports D and ENA on the latch are fed by the same signal recop:recop\|control_unit:impl_control_unit\|alu_operation_signal\[2\]" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748295315502 ""}  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748295315502 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748295315880 "|TopLevel|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748295315880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748295315976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748295316443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748295316865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748295316865 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748295317134 "|TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748295317134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2491 " "Implemented 2491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748295317139 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748295317139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2037 " "Implemented 2037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748295317139 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748295317139 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748295317139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748295317139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748295317168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 27 09:35:17 2025 " "Processing ended: Tue May 27 09:35:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748295317168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748295317168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748295317168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295317168 ""}
