```verilog
assign sum = a ^ b; // XOR gate for the sum
assign cout = a & b; // AND gate for the carry-out

endmodule
```