// Seed: 4044387149
module module_0 #(
    parameter id_1 = 32'd0
);
  logic _id_1;
  pulldown id_2[-1 : id_1] ($realtime - 1, id_1, -1'b0);
  wire id_3[-1 : -1 'b0], id_4, id_5;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wire void id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input uwire id_6,
    output uwire id_7
);
  parameter id_9 = 1'b0;
  module_0 modCall_1 ();
  bit id_10, id_11;
  assign id_10 = 1 & -1'b0;
  id_12 :
  assert property (@(posedge 1) 1) id_11 = 1;
endmodule
