Isuru Nawinne , Josef Schneider , Haris Javaid , Sri Parameswaran, Hardware-based fast exploration of cache hierarchies in application specific MPSoCs, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
George Almási , Cǎlin Caşcaval , David A. Padua, Calculating stack distances efficiently, ACM SIGPLAN Notices, v.38 n.2 supplement, p.37-43, February 2003
Andhi Janapsatya , Aleksandar Ignjatović , Sri Parameswaran, Finding optimal L1 cache configuration for embedded systems, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Yun Liang , Tulika Mitra, Static analysis for fast and accurate design space exploration of caches, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004
Mohammad Shihabul Haque , Andhi Janapsatya , Sri Parameswaran, SuSeSim: a fast simulation strategy to find optimal L1 cache configuration for embedded systems, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France
Mohammad Shihabul Haque , Jorgen Peddersen , Andhi Janapsatya , Sri Parameswaran, DEW: a fast level 1 cache simulation approach for embedded processors with FIFO replacement policy, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Yun Liang , Tulika Mitra, Improved procedure placement for set associative caches, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Yun Liang , Tulika Mitra, An analytical approach for fast and accurate design space exploration of instruction caches, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.3, p.1-29, December 2013
Xianfeng Li , Hemendra Singh Negi , Tulika Mitra , Abhik Roychoudhury, Design space exploration of caches using compressed traces, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
Mohammad Shihabul Haque , Jorgen Peddersen , Andhi Janapsatya , Sri Parameswaran, SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Calin Cascaval , Evelyn Duesterwald , Peter F. Sweeney , Robert W. Wisniewski, Multiple Page Size Modeling and Optimization, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.339-349, September 17-21, 2005
Calin Cascaval , Luiz De Rose , David A. Padua , Daniel A. Reed, Compile-Time Based Performance Prediction, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.365-379, August 04-06, 1999
Xudong Shi , Feiqi Su , Jih-kwon Peir , Ye Xia , Zhen Yang, CMP cache performance projection: accessibility vs. capacity, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007
Mohammad Shihabul Haque , Roshan Ragel , Angelo Ambrose , Swarnalatha Radhakrishnan , Sri Parameswaran, DIMSim: a rapid two-level cache simulation approach for deadline-based MPSoCs, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland
Josef Schneider , Jorgen Peddersen , Sri Parameswaran, MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis, Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA
Timothy Sherwood , Mark Oskin , Brad Calder, Balancing design options with Sherpa, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA
Mohammad Shihabul Haque , Jorgen Peddersen , Sri Parameswaran, CIPARSim: cache intersection property assisted rapid single-pass FIFO cache simulation technique, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Yu-Ting Chen , Jason Cong , Glenn Reinman, HC-Sim: a fast and exact l1 cache simulator with scratchpad memory co-simulation support, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan
Thomas Y. Yeh , Glenn Reinman, Fast and fair: data-stream quality of service, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
