<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GICH_EISR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICH_EISR, End Interrupt Status Register</h1><p>The GICH_EISR characteristics are:</p><h2>Purpose</h2><p>Indicates which List registers have outstanding EOI maintenance interrupts.</p><h2>Configuration</h2><p></p><p><del>RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.</del></p><p>This register is available when the GIC implementation supports interrupt virtualization.</p><h2>Attributes</h2><p>GICH_EISR is a 32-bit register.</p><h2>Field descriptions</h2><p>The GICH_EISR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#0_31">RES0</a></td><td class="lr" colspan="16"><a href="#Status&lt;n>_15">Status&lt;n>, bit [n], for n = 0 to 15</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="Status&lt;n>_15">Status&lt;n>, bit [n], for n = 0 to 15</h4><p>EOI maintenance interrupt status for List register &lt;n>:</p><table class="valuetable"><tr><th>Status&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="ext-gich_lrn.html">GICH_LR&lt;n></a> does not have an EOI maintenance interrupt.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="ext-gich_lrn.html">GICH_LR&lt;n></a> has an EOI maintenance interrupt that has not been handled.</p></td></tr></table><p>For any <a href="ext-gich_lrn.html">GICH_LR&lt;n></a> register, the corresponding status bit is set to 1 if all of the following are true:</p><ul><li><a href="ext-gich_lrn.html">GICH_LR&lt;n></a>.State is <span class="binarynumber">0b00</span>.
</li><li><a href="ext-gich_lrn.html">GICH_LR&lt;n></a>.HW == 0.
</li><li><a href="ext-gich_lrn.html">GICH_LR&lt;n></a>.EOI == 1.
</li></ul><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><h2>Accessing the GICH_EISR</h2><p>This register is used only when System register access is not enabled. When System register access is enabled:</p><ul><li>For AArch32 implementations, <a href="AArch32-ich_eisr.html">ICH_EISR</a> provides equivalent functionality.
</li><li>For AArch64 implementations, <a href="AArch64-ich_eisr_el2.html">ICH_EISR_EL2</a> provides equivalent functionality.
</li></ul><p>Bits corresponding to unimplemented List registers are RAZ.</p><h4>GICH_EISR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Virtual interface control</td><td><span class="hexnumber">0x0020</span></td><td>GICH_EISR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RO</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>