module DoubbleBuffer (
    input wire clk,
	 input wire swap,
	 
	 input reg [8:0] data_1,
	 input reg [18:0] addr_1,
	 input reg [8:0] q_1,
	 
	 input reg [8:0] data_2,
	 input reg [18:0] addr_2,
	 input reg [8:0] q_2,
	 
	 
	 output reg [8:0] select_data,

);

reg active_buffer = 0;



// Write to frame buffer
always @(posedge clk) begin
  if (swap) begin
		// Toggle active buffer
		active_buffer <= ~active_buffer;
  end

end


endmodule
