Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /cad/xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fg_m3_fsm_driver_behav xil_defaultlib.tb_fg_m3_fsm_driver xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3027] 'fg_fsm_ref_counter' was previously declared with a different range [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fg_m3_counter_sv_302597614...
Compiling module xil_defaultlib.fg_m3_counter
Compiling module xil_defaultlib.fg_m3_fsm
Compiling module xil_defaultlib.fg_m3_lfsr
Compiling module xil_defaultlib.fg_m3_driver
Compiling module xil_defaultlib.fg_m3_fsm_driver
Compiling module xil_defaultlib.tb_fg_m3_fsm_driver
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fg_m3_fsm_driver_behav
