<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6391787 - Stepped upper electrode for plasma processing uniformity - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Stepped upper electrode for plasma processing uniformity"><meta name="DC.contributor" content="Rajinder Dhindsa" scheme="inventor"><meta name="DC.contributor" content="Mukund Srinivasan" scheme="inventor"><meta name="DC.contributor" content="Aaron Eppler" scheme="inventor"><meta name="DC.contributor" content="Eric Lenz" scheme="inventor"><meta name="DC.contributor" content="Lam Research Corporation" scheme="assignee"><meta name="DC.date" content="2000-10-13" scheme="dateSubmitted"><meta name="DC.description" content="A plasma discharge electrode having a front surface with a central portion thereof including gas outlets discharging a process gas which forms a plasma and a peripheral portion substantially surrounding the gas outlets. The peripheral portion has at least one step for controlling a density of the plasma formed by the electrode. The electrode can be used as the grounded upper electrode in a parallel plate plasma processing apparatus such as a plasma etching apparatus. The geometric features of the step and of a corresponding edge ring on the lower electrode can be varied to achieve the desired etch rate profile across a wafer surface."><meta name="DC.date" content="2002-5-21" scheme="issued"><meta name="DC.relation" content="US:5779803" scheme="references"><meta name="DC.relation" content="US:6123775" scheme="references"><meta name="citation_patent_number" content="US:6391787"><meta name="citation_patent_application_number" content="US:09/689,845"><link rel="canonical" href="http://www.google.com/patents/US6391787"/><meta property="og:url" content="http://www.google.com/patents/US6391787"/><meta name="title" content="Patent US6391787 - Stepped upper electrode for plasma processing uniformity"/><meta name="description" content="A plasma discharge electrode having a front surface with a central portion thereof including gas outlets discharging a process gas which forms a plasma and a peripheral portion substantially surrounding the gas outlets. The peripheral portion has at least one step for controlling a density of the plasma formed by the electrode. The electrode can be used as the grounded upper electrode in a parallel plate plasma processing apparatus such as a plasma etching apparatus. The geometric features of the step and of a corresponding edge ring on the lower electrode can be varied to achieve the desired etch rate profile across a wafer surface."/><meta property="og:title" content="Patent US6391787 - Stepped upper electrode for plasma processing uniformity"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("DijuU_e2Era7sQTtoILACw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("PRT"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("DijuU_e2Era7sQTtoILACw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("PRT"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6391787?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6391787"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=lRBaBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6391787&amp;usg=AFQjCNHwzCnoqFPbnvRbAYE9GU2BjLFRDw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6391787.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6391787.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6391787" style="display:none"><span itemprop="description">A plasma discharge electrode having a front surface with a central portion thereof including gas outlets discharging a process gas which forms a plasma and a peripheral portion substantially surrounding the gas outlets. The peripheral portion has at least one step for controlling a density of the plasma...</span><span itemprop="url">http://www.google.com/patents/US6391787?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6391787 - Stepped upper electrode for plasma processing uniformity</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6391787 - Stepped upper electrode for plasma processing uniformity" title="Patent US6391787 - Stepped upper electrode for plasma processing uniformity"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6391787 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/689,845</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 21, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Oct 13, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Oct 13, 2000</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN1723528A">CN1723528A</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN100437930C">CN100437930C</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN100589228C">CN100589228C</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN101308779A">CN101308779A</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE60140893D1">DE60140893D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1336191A2">EP1336191A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1336191B1">EP1336191B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6824627">US6824627</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020187647">US20020187647</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002031859A2">WO2002031859A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002031859A3">WO2002031859A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002031859A9">WO2002031859A9</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09689845, </span><span class="patent-bibdata-value">689845, </span><span class="patent-bibdata-value">US 6391787 B1, </span><span class="patent-bibdata-value">US 6391787B1, </span><span class="patent-bibdata-value">US-B1-6391787, </span><span class="patent-bibdata-value">US6391787 B1, </span><span class="patent-bibdata-value">US6391787B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Rajinder+Dhindsa%22">Rajinder Dhindsa</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Mukund+Srinivasan%22">Mukund Srinivasan</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Aaron+Eppler%22">Aaron Eppler</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Eric+Lenz%22">Eric Lenz</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Lam+Research+Corporation%22">Lam Research Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6391787.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6391787.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6391787.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (54),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (8),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6391787&usg=AFQjCNEB722aP9-otvrQlNA8XBJlyib55w">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6391787&usg=AFQjCNF40U1m0CKJO_uYgVrPvecr2OiOZg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6391787B1%26KC%3DB1%26FT%3DD&usg=AFQjCNFDn_R0ZNtgNRi4YD738hNw0QfPtA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54919969" lang="EN" load-source="patent-office">Stepped upper electrode for plasma processing uniformity</invention-title></span><br><span class="patent-number">US 6391787 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50320067" lang="EN" load-source="patent-office"> <div class="abstract">A plasma discharge electrode having a front surface with a central portion thereof including gas outlets discharging a process gas which forms a plasma and a peripheral portion substantially surrounding the gas outlets. The peripheral portion has at least one step for controlling a density of the plasma formed by the electrode. The electrode can be used as the grounded upper electrode in a parallel plate plasma processing apparatus such as a plasma etching apparatus. The geometric features of the step and of a corresponding edge ring on the lower electrode can be varied to achieve the desired etch rate profile across a wafer surface.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(10)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6391787B1/US06391787-20020521-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6391787B1/US06391787-20020521-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(29)</span></span></div><div class="patent-text"><div mxw-id="PCLM8293533" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6391787-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A shower head electrode for use in a plasma reaction chamber, said electrode comprising:</div>
      <div class="claim-text">a central portion; </div>
      <div class="claim-text">a plurality of gas outlets in the central portion of the electrode through which process gas can be delivered from an exposed surface of the electrode; and </div>
      <div class="claim-text">a step projecting from the exposed surface of the electrode, the step being located at a peripheral portion of the electrode and extending at least partially around the central portion of the electrode, the step controlling a localized density of the plasma formed adjacent the exposed surface of the electrode. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6391787-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00001">claim 1</claim-ref>, wherein the central portion of the electrode is substantially planar.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6391787-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00002">claim 2</claim-ref>, wherein said step has an inner surface adjacent to the central portion of the electrode, a bottom surface substantially parallel to the substantially planar surface of the electrode and an outer surface opposite the inner surface.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6391787-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00001">claim 1</claim-ref>, wherein the step is located inwardly from the outer periphery of the electrode such that a portion of the electrode extends beyond the step.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6391787-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00003">claim 3</claim-ref>, wherein the inner surface of the step forms an obtuse angle with respect to the substantially planar central portion of the electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6391787-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00005">claim 5</claim-ref>, wherein the inner surface forms an angle of 90 degrees or more with the substantially planar central portion of the electrode and the outer surface of the step forms an angle of 90 degrees or more with a plane parallel to the substantially planar central portion of the electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6391787-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00001">claim 1</claim-ref>, wherein the step is an integral part of a one-piece monolithic stepped electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6391787-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00001">claim 1</claim-ref>, wherein the step is formed as a separate piece and bonded to the exposed surface of the electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6391787-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00001">claim 1</claim-ref>, wherein the step comprises a separate piece movably mounted in a groove in the electrode such that thickness of the step can be adjusted.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6391787-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00001">claim 1</claim-ref>, wherein the step extends completely around the central portion of the electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6391787-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The electrode as claimed in <claim-ref idref="US-6391787-B1-CLM-00001">claim 1</claim-ref>, wherein the electrode is made from a material selected from the group consisting of silicon, silicon carbide, graphite and aluminum.</div>
    </div>
    </div> <div class="claim"> <div num="12" id="US-6391787-B1-CLM-00012" class="claim">
      <div class="claim-text">12. A method of treating a semiconductor substrate in a plasma chamber, said method comprising the steps of:</div>
      <div class="claim-text">supporting the semiconductor substrate on a bottom electrode; </div>
      <div class="claim-text">supplying process gas to the chamber; </div>
      <div class="claim-text">forming a plasma adjacent an exposed surface of an upper electrode; and </div>
      <div class="claim-text">processing the semiconductor substrate with the plasma; </div>
      <div class="claim-text">wherein the upper electrode comprises a showerhead electrode having a plurality of gas outlets supplying the process gas into the chamber, the showerhead electrode having a central portion and a peripheral portion surrounding the central portion, the peripheral portion including a step projecting from an exposed surface thereof and extending at least partially around the central portion, the step providing a predetermined localized density of the plasma formed adjacent the exposed surface of the showerhead electrode. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6391787-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The method as claimed in <claim-ref idref="US-6391787-B1-CLM-00012">claim 12</claim-ref>, wherein the step is located inwardly from the outer periphery of the electrode such that a portion of the electrode extends beyond the step.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6391787-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The method as claimed in <claim-ref idref="US-6391787-B1-CLM-00012">claim 12</claim-ref>, wherein the semiconductor substrate comprises a semiconductor wafer and the processing step comprises etching the semiconductor wafer with the plasma.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6391787-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The method as claimed in <claim-ref idref="US-6391787-B1-CLM-00012">claim 12</claim-ref>, wherein the upper electrode is grounded and the bottom electrode is powered during the processing step.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6391787-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The method as claimed in <claim-ref idref="US-6391787-B1-CLM-00012">claim 12</claim-ref>, wherein the plasma chamber further comprises an edge ring mounted on the bottom electrode, the edge ring including a recessed portion underlying an outer periphery of the semiconductor substrate mounted on the bottom electrode, at least part of the edge ring facing the step and cooperating therewith to provide the predetermined localized density of the plasma.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6391787-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The method as claimed in <claim-ref idref="US-6391787-B1-CLM-00012">claim 12</claim-ref>, wherein the step comprises a separate piece of material movably mounted in a groove in the upper electrode such that the thickness of the step can be adjusted, the method further comprising the step of moving the step to provide a desired step thickness.</div>
    </div>
    </div> <div class="claim"> <div num="18" id="US-6391787-B1-CLM-00018" class="claim">
      <div class="claim-text">18. A plasma chamber for use in manufacturing a semiconductor device, said plasma chamber including a top electrode and a bottom electrode having opposed surfaces facing each other and spaced apart from one another to define a gap therebetween, the bottom electrode comprising a substrate support, and the opposed surface of the top electrode being an exposed surface comprising a central portion and a step projecting from a peripheral portion thereof and extending at least partially around the central portion, the step controlling a localized density of the plasma formed adjacent the exposed surface of the top electrode and the top electrode comprising a showerhead electrode having a plurality of gas outlets through which process gas can be supplied into the plasma chamber.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6391787-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00018">claim 18</claim-ref>, wherein the central portion of the top electrode is substantially planar.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6391787-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00018">claim 18</claim-ref>, further comprising an edge ring mounted on the bottom electrode, the edge ring including a recessed portion underlying an outer periphery of a semiconductor substrate mounted on the lower electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6391787-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00019">claim 19</claim-ref>, wherein said step has an inner surface adjacent to the central portion of the top electrode, a bottom surface substantially parallel to the substantially planar central portion of the top electrode and an outer surface opposite the inner surface.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6391787-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00021">claim 21</claim-ref>, wherein both the inner surface of the step and the outer surface of the step form an angle of 90 degrees or more with respect to a plane parallel to the substantially planar central portion.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6391787-B1-CLM-00023" class="claim">
      <div class="claim-text">23. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00018">claim 18</claim-ref>, wherein the step comprises a separate piece movably mounted in a groove in the top electrode such that the thickness of the step can be adjusted.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6391787-B1-CLM-00024" class="claim">
      <div class="claim-text">24. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00018">claim 18</claim-ref>, wherein said step is formed as a separate piece and bonded to the exposed surface of the top electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6391787-B1-CLM-00025" class="claim">
      <div class="claim-text">25. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00020">claim 20</claim-ref>, wherein the plasma chamber is a semiconductor etching apparatus.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6391787-B1-CLM-00026" class="claim">
      <div class="claim-text">26. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00020">claim 20</claim-ref>, wherein the top electrode is made from a material selected from the group consisting of silicon, silicon carbide, graphite and aluminum and the edge ring is made from a material selected from the group consisting of quartz, silicon, silicon carbide, graphite and aluminum.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6391787-B1-CLM-00027" class="claim">
      <div class="claim-text">27. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00020">claim 20</claim-ref>, wherein the edge ring includes an inclined surface adjacent the recessed portion.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6391787-B1-CLM-00028" class="claim">
      <div class="claim-text">28. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00027">claim 27</claim-ref>, wherein the inclined surface forms an angle of 5 to 60 degrees with respect to a plane perpendicular to a surface of the bottom electrode on which the substrate is supported.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" id="US-6391787-B1-CLM-00029" class="claim">
      <div class="claim-text">29. The plasma chamber of <claim-ref idref="US-6391787-B1-CLM-00020">claim 20</claim-ref>, wherein the edge ring is made from a material selected from the group consisting of quartz, silicon, silicon carbide, graphite and aluminum.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53567271" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention generally relates to etching with high energy radiation or plasma, and more particularly, to a method and apparatus for controlling the etching rate at the edge of a wafer in an integrated semiconductor circuit manufacturing process.</p>
    <p>2. Description of the Related Art</p>
    <p>Since the mid-1960s, integrated semiconductor circuits have become the primary components of most electronics systems. These miniature electronic devices may contain thousands of the transistors and other circuits that make up the memory and logic subsystems of microcomputer central processing units. The low cost, high reliability, and speed of these computer chips has led them to become a ubiquitous feature of modem digital electronics.</p>
    <p>The fabrication of an integrated circuit chip typically begins with a thin, polished slice of high-purity, single-crystal semiconductor material substrate (such as silicon or germanium) called a “wafer.” Each wafer is subjected to a sequence of physical and chemical processing steps that form the various circuit structures on the wafer. During the fabrication process, various types of thin films may be deposited on the wafer using various techniques such as thermal oxidation to produce silicon dioxide films, chemical vapor deposition to produce silicon, silicon dioxide, and silicon nitride films, and sputtering or other techniques to produce other metal films.</p>
    <p>After depositing a film on the semiconductor wafer, the unique electrical properties of semiconductors are produced by substituting selected impurities into the semiconductor crystal lattice using a process called doping. The doped silicon wafer may then be uniformly coated with a thin layer of photosensitive, or radiation sensitive, material called a “resist.” Small geometric patterns defining the electron paths in the circuit may then be transferred onto the resist using a process known as lithography. During the lithographic process, the integrated circuit pattern may be drawn on a glass plate called a “mask” and then optically reduced, projected, and transferred onto the photosensitive coating covering the resist.</p>
    <p>The lithographed resist pattern is then transferred onto the underlying crystalline surface of the semiconductor material through a process known as etching. Traditional etching processes employed wet chemicals that proved to be limited in terms of the size and aspect ratio (i.e., the height to width ratio of the resulting notch) of the features that could be formed on the wafer. Consequently, the number of circuits that could be packed onto a single wet-etched wafer, and hence the ultimate size of the electronic device, were limited by traditional chemical etching processes.</p>
    <p>Dry plasma etching, reactive ion etching, and ion milling techniques were later developed in order to overcome the limitations associated with chemical etching. Plasma etching, in particular, allows the vertical etch rate to be made much greater than the horizontal etch rate so that the resulting aspect ratio of the etched features can be adequately controlled. In fact, plasma etching enables very fine features with high aspect ratios to be formed in films approaching 1 micrometer in thickness.</p>
    <p>During the plasma etching process, a plasma is formed above the masked surface of the wafer by adding large amounts of energy to a gas at low pressure. This is commonly accomplished by creating electrical discharges in gases at about 0.001 atmospheres. The resulting plasma may contain ions, free radicals, and neutral species with high kinetic energies. By adjusting the electrical potential of the substrate to be etched, the charged particles in the plasma can be directed to impinge upon the unmasked regions of the wafer and thereby remove atoms from the substrate.</p>
    <p>The etching process can often be made more effective by using gases that are chemically reactive with the material being etched. So called “reactive ion etching” combines the energetic etching effects of the plasma with the chemical etching effect of the gas. However, many chemically active agents have been found to cause excessive electrode wear.</p>
    <p>It is desirable to evenly distribute the plasma over the surface of the wafer in order to obtain uniform etching rates over the entire surface of the wafer. For example, U.S. Pat. Nos. 4,792,378 and 4,820,371 to Rose et al. disclose a shower head electrode for distributing gas through a number of holes in the electrode. These patents generally describe a gas dispersion disk having an arrangement of apertures which is tailored to the particular pressure gradients existing within a reactor chamber in order to provide a uniform flow of gas vapors to a semiconductor wafer. The gas dispersion disk is intended to function as a selective barrier to counteract gradient pressures below the disk and to provide a uniform flow through the shower head electrode for distribution over the entire surface of the wafer. Any discontinuities or irregularities in the plasma discharge system, such as pumping ports, may also affect the density of the plasma being generated below the showerhead.</p>
    <p>Since the integrated circuit fabrication process is quite sensitive to both particulate and impurity contamination, even airborne particulate matter as small as 1 micrometer must be prevented from contacting the surface of the wafer during the etching process. Consequently, it is often desirable to confine the plasma to the area which is immediately over and around the wafer substrate. For example, Sakata et al. (U.S. Pat. No. 4,610,774) discloses an annular wall around a sputtering target that can repulse, and return toward the center, those electrons which tend to escape from the plasma during the sputtering process. Similarly, Ishii et al. (U.S. Pat. No. 5,571,366) disclose a gas supplying means for a plasma processing apparatus having an annular projection around the perimeter thereof which operates to concentrate a gas to the target surface of the object to be processed. Maydan et al. (U.S. Pat. No.5,643,394) disclose a plasma chamber lid having an annular reflector designed to focus an injected gas toward the center of a wafer being processed.</p>
    <p>Plasma processing is typically conducted in a parallel plate reactor apparatus wherein the reactor volume is defined by a pair of closely spaced electrode plates. Examples of parallel plate plasma processing reactors for processing semiconductor substrates such as silicon wafers are disclosed in U.S. Pat. Nos. 4,960,488; 5,074,456; 5,569,356; and 6,073,577. The use of planar electrodes in a parallel plate plasma reactor, however, can result in a non-uniform plasma density across the surface of the substrate. Typically, the plasma density in the region near the edge of the substrate is less than that at the center. Thus, using a conventional parallel plate reactor in a plasma etching process can result in reduced etch rates near the edge of the substrate being processed.</p>
    <p>Shaped electrodes have been disclosed to improve uniformity in plasma processes. See, for example, Mundt et al. (U.S. Pat. No. 4,297,162), Kim et al. (U.S. Pat. No. 5,990,016), Mallon (U.S. Pat. No. 5,628,869), Donohue et al. (U.S. Pat. No. 6,010,636), Salimian (U.S. Pat. No. 5,716,485), Zajac (U.S. Pat. No. 4,230,515). See also two commonly owned patents issued to Mundt et al. (U.S. Pat. Nos. 5,472,565 and 5,714,031).</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The present invention provides an electrode for use in a plasma reaction chamber. The electrode has a central portion including plurality of gas outlets through which process gas can be delivered from an exposed surface of the electrode. A step is located in a peripheral portion of the electrode and extends at least partially around the central portion of the electrode. The step can enhance the density of the plasma formed adjacent the exposed surface of the electrode. The central portion of the electrode can be substantially planar. In a preferred embodiment, the step is located inwardly of an outer periphery of the electrode such that the electrode extends beyond the step.</p>
    <p>The present invention also provides a method of treating a semiconductor substrate in a plasma chamber. The method comprises: supporting a substrate on a bottom electrode; supplying a process gas to the chamber; forming a plasma adjacent an exposed surface of an upper electrode; and processing the semiconductor substrate with the plasma. The upper electrode has a central portion and a peripheral portion which includes a step projecting from an exposed surface thereof and extending at least partially around the central portion. The step provides a predetermined localized plasma density adjacent the exposed surface of the electrode. The upper electrode can be a showerhead electrode having a central portion with one or more gas outlets for discharging the process gas into the chamber.</p>
    <p>The present invention also provides a plasma chamber for use in manufacturing a semiconductor device. The plasma chamber includes a top electrode and a bottom electrode having respective surfaces facing each other and spaced apart from one another to define a gap therebetween. The bottom electrode comprises a substrate support. The top electrode includes a central portion and a step projecting from a peripheral portion thereof and extending at least partially around the central portion. The step affects the localized density of the plasma formed adjacent the exposed surface of the top electrode in the step region. The chamber can also include an edge ring mounted on the bottom electrode. The edge ring can act in conjunction with the step on the upper electrode to provide a predetermined localized plasma density adjacent the exposed surface of the electrode.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The invention will now be further described with reference to the following figures:</p>
    <p>FIG. 1A shows a stepped upper electrode according to an embodiment of the present invention wherein the electrode is mounted in a parallel plate plasma apparatus;</p>
    <p>FIG. 1B shows a detail of the wafer edge region of a parallel plate plasma apparatus with an integral step according to another embodiment of the invention;</p>
    <p>FIG. 1C shows a detail of the wafer edge region of a parallel plate plasma apparatus with a separate step having an adjustable thickness according to another embodiment of the invention;</p>
    <p>FIG. 2A shows a detail of the wafer edge region of a single wafer parallel plate plasma apparatus according to the invention;</p>
    <p>FIG. 2B is a graph showing the etch rate profile across a wafer for a blanket oxide etch using the arrangement of FIG. 2A with an 8.6 inch ID stepped upper electrode compared to an etch rate profile using a conventional flat upper electrode;</p>
    <p>FIG. 2C is a graph showing the effect of the step on the etch depth of etched contacts in BPSG having an etch width of 0.2 micron and an approximately 9:1 aspect ratio;</p>
    <p>FIG. 2D is a graph showing the effect on the etch rate profile of changing the amount of bevel on an edge ring surrounding the wafer on the lower electrode;</p>
    <p>FIG. 3A is a graph showing the etch rate profile across a wafer for a blanket oxide etch using a one-piece Si stepped upper electrode having an 8.7 inch ID step compared to an etch rate profile using a conventional flat Si upper electrode;</p>
    <p>FIG. 3B is a graph showing the etch depth of etched contacts in BPSG using the one-piece Si stepped upper electrode compared to a conventional flat Si upper electrode;</p>
    <p>FIG. 4A shows an electrode arrangement including an upper Si electrode with a narrow (small OD) Si step having an outer periphery spaced inwardly of the outer periphery of the electrode;</p>
    <p>FIG. 4B is a graph showing the effect of the inside diameter of the narrow Si step on the etch rate profile using the arrangement of FIG. 4A;</p>
    <p>FIG. 4C is a graph showing the effect on etch rate profile of the material of the hot edge ring (HER) using the arrangement of FIG. 4A;</p>
    <p>FIG. 5 is a graph showing the effect of step inside diameters on the etch rate profile compared to a flat silicon electrode;</p>
    <p>FIGS. 6A-D are micrographs of etched features wherein FIGS. 6A and 6B are micrographs showing features etched into the edge and center regions, respectively, of a wafer using a flat Si upper electrode and</p>
    <p>FIGS. 6C and 6D are micrographs showing features etched into the edge and center regions respectively of a wafer using a stepped Si upper electrode; and</p>
    <p>FIG. 7 is a graph showing the plasma dropout pressure versus the RF power ratio using stepped Si upper electrodes having various step geometries versus a flat Si upper electrode.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>The invention provides a novel arrangement for improving uniformity during plasma processing of semiconductor substrates such as silicon wafers, flat panel display substrates, and the like. The improved plasma processing is achieved by modifying the plasma density in a peripheral region of the substrate being processed. Improved uniformity can be achieved through use of a stepped electrode. Further improvements can be obtained by modifying the material, shape and/or powering of a hot edge ring (HER) surrounding the substrate being processed.</p>
    <p>The stepped electrode according to the present invention may be applied to plasma etching processes in order to enhance the density of a plasma near the edge of a wafer in a parallel plate plasma reaction chamber so as to produce a more uniform etch rate across the substrate. Although the present invention will be described in terms of its advantages for plasma etching, the present invention is also useful for other applications that may require plasmas with uniform densities such as plasma enhanced chemical vapor deposition and plasma cleaning.</p>
    <p>The present invention provides a showerhead electrode having a central portion and a peripheral portion having a step which can control a localized density of a plasma formed by the electrode. The peripheral portion includes at least one step in a surface of the electrode facing a semiconductor substrate such as a wafer. The step can be shaped to change the plasma density by varying the localized power coupling from the bottom electrode. Using a step on a top electrode in combination with an edge ring on the lower electrode allows for an even greater degree of control over the edge etch rate. By using different materials for the step and edge ring, the degree of coupling through the plasma in the edge region can be further adjusted. Additionally, various geometric features of the step and edge ring can also be modified to produce a desired etch rate profile. In a preferred embodiment, the step is located inwardly of an outer periphery of the electrode such that the electrode extends beyond the step. In another preferred embodiment, the central portion of the electrode and/or the portion of the electrode extending beyond the step are substantially planar.</p>
    <p>The present invention also relates to a method of treating a semiconductor substrate with a plasma including the steps of forming plasma between the substrate and an opposing electrode, the opposing electrode having a peripheral portion including at least one step. The step locally enhances the density of the plasma adjacent the peripheral portion of the electrode thus allowing for control of the edge etch rate of the wafer.</p>
    <p>The stepped electrode according to the present invention offers several advantages. First, it allows for the localized enhancement, or intensification, of the plasma density near the edge of a substrate such as a silicon wafer during plasma processing. The shape, dimensions, and location of the step by itself or in cooperation with an edge ring on a lower electrode supporting the substrate may be optimized to provide uniform etching for a variety of different process regimes. Furthermore, the etch uniformity may be optimized without significantly affecting other etch characteristics such as the etch rate at the center of the wafer. The stepped electrode is also suitable for many different electrode materials and process gases.</p>
    <p>In the present invention, the etch rate near the edge of the wafer is controlled by varying the localized power coupling through the plasma. Namely, by placing a step or projection on the upper electrode, more of the current is coupled through the plasma in the region near the edge of the wafer. The step on the upper electrode also causes the plasma sheath to conform to the profile of the step which helps maintain a more uniform plasma density while increasing the energy of the ions in the edge region.</p>
    <p>A shower head electrode is a preferred stepped electrode that may be used according to the present invention. The shower head electrode preferably includes a plurality of gas outlets extending between opposed front and rear surfaces of the electrode. The gas outlets can be located in a central portion of the front surface for discharging a process gas in an area near the front surface of the electrode. A peripheral portion of the front surface of the shower head electrode surrounds the central portion of the front surface. The step is located at the peripheral portion of the electrode and extends at least partially, preferably completely, around the central portion of the electrode. The step controls a localized density of the plasma formed adjacent the exposed surface of the electrode. A preferred plasma reaction chamber incorporating the stepped showerhead electrode is a semiconductor etching apparatus.</p>
    <p>The top electrode may be formed of any suitable material such as graphite, silicon, silicon carbide and aluminum. The step may be an integral part of a monolithic one-piece stepped electrode (e.g., machined or otherwise formed in a single piece of material) or may be made as a separate piece and bonded (e.g., metallurgically or adhesively) or otherwise secured to the electrode surface. The step may be made from the same material as the electrode or from a different material. As with the electrode, the step insert may also be made from materials such as graphite, silicon, silicon carbide or aluminum. However, the step may be made from dielectric materials such as quartz.</p>
    <p>In another preferred embodiment of the invention, the step on the upper electrode has an inner surface adjacent to the central portion of the electrode, a bottom surface substantially parallel to a substantially planar central portion of the electrode and an outer surface opposite the inner surface. The inner surface of the step is preferably inclined so as to form an obtuse angle with respect to the substantially planar central portion of the electrode. The step, for example, may be trapezoidal in transverse cross-section. In another preferred embodiment, the inner surface of the step forms an angle of 120 to 160 degrees with the substantially planar central portion of the top electrode and the outer surface of the step forms an angle of 80 to 90 degrees with respect to a plane parallel to the substantially planar central portion of the electrode.</p>
    <p>In another preferred embodiment of the invention, a method of treating a semiconductor substrate in a plasma chamber includes the steps of mounting a substrate on a lower electrode, discharging process gas into the chamber, forming a plasma adjacent an exposed surface of an upper electrode and processing the substrate with the plasma. The electrode has a central portion and a peripheral portion including a step projecting from an exposed surface thereof and extending at least partially around the central portion. The step geometry can be tailored to provide a predetermined localized density of the plasma formed adjacent the exposed surface of the electrode. In another preferred embodiment, the semiconductor substrate comprises a semiconductor wafer and the processing step comprises etching the semiconductor wafer with the plasma. The showerhead electrode is preferably electrically grounded and the bottom electrode is electrically powered during the processing step.</p>
    <p>In a further preferred embodiment, the plasma is formed in a gap between the showerhead electrode and a bottom electrode and the method further comprises the steps of transferring the semiconductor substrate out of the plasma chamber and transferring a further semiconductor substrate into the plasma chamber and onto the bottom electrode.</p>
    <p>In another preferred embodiment of the invention, a plasma chamber for use in manufacturing a semiconductor device includes a top electrode and a bottom electrode having respective surfaces facing each other and spaced apart from one another to define a gap. The bottom electrode comprises a substrate support. The top electrode comprises a central portion and a step located at a peripheral portion of the top electrode and extending at least partially around the central portion of the top electrode. The step controls a localized density of the plasma formed adjacent the exposed surface of the top electrode.</p>
    <p>In another preferred embodiment of the plasma chamber, the top electrode is grounded and the bottom electrode is powered during processing. However, both electrodes, may be powered or the bottom electrode can be grounded and the top electrode can be powered.</p>
    <p>In another preferred embodiment, the bottom electrode further includes a sacrificial edge ring surrounding an electrostatic chuck (ESC). The edge ring is a replaceable component which tends to become hot during processing of a substrate and thus is referred to as a hot edge ring (HER). The edge ring may be made from conductive electrode materials such as SiC and silicon or from dielectric materials such as quartz. By changing the edge ring material, the degree of coupling through the plasma can be tailored to provide a desired localized “edge” etch rate at the outer portion of a substrate being processed. SiC, having a lower capacitive impedance, will generally produce a faster edge etch rate than silicon. Quartz and other dielectrics will have a lesser effect on the edge etch rate.</p>
    <p>Several of the drawings discussed below show graphs of etch rate uniformity using stepped and conventional flat upper electrode arrangements.</p>
    <p>FIG. 1A shows a cross-sectional view of a parallel plate plasma apparatus according to the invention. The upper electrode <b>10</b> has a step <b>11</b> in a peripheral portion thereof. The step has an inside diameter (ID) and an outside diameter (OD). A substrate or wafer <b>15</b> is mounted on a substrate support <b>19</b> incorporating an electrostatic chuck <b>16</b> therein. The substrate support also includes an edge ring <b>17</b> and a coupling ring <b>18</b>. The step <b>11</b> includes an inclined inner surface facing the wafer <b>15</b>, a bottom surface parallel to the wafer <b>15</b> and an outer surface perpendicular to the wafer <b>15</b>, the outer surface being located inwardly from an outer periphery of the electrode <b>10</b>.</p>
    <p>FIG. 1B shows a detail of the wafer edge region of a parallel plate plasma apparatus according to a further embodiment of the present invention. The upper electrode <b>10</b> is a one-piece monolithic electrode with an integral step <b>11</b>. The step <b>11</b> has a thickness (t) and an inner surface <b>12</b> which forms an angle (α) with the central portion of the upper electrode. The step also has a bottom surface <b>13</b> and an outer surface <b>14</b> which forms an angle (γ) with a plane parallel to the substantially planar central portion of the electrode. As in the embodiment of FIG. 1A, the step <b>11</b> is located opposite the edge ring <b>17</b>.</p>
    <p>FIG. 1C shows a detail of the wafer edge region of a parallel plate plasma apparatus according to another embodiment of the present invention. The upper electrode <b>10</b> includes a step <b>30</b> formed by a separate piece of material. A groove <b>32</b> is shown extending into the exposed surface of the upper electrode. The separate step <b>30</b> fits into the groove <b>32</b> and projects from the surface of the electrode. The thickness of the step <b>30</b> relative to the exposed surface of the electrode can be adjusted by an actuator <b>31</b> connected to the step through an opening <b>33</b> in the upper electrode. The position of the actuator <b>31</b> and hence the step thickness can thus be adjusted to a suitable value such as by a mechanism controlled from outside of the process chamber. This arrangement allows for the effective step thickness to be adjusted without replacing either the step or the entire upper electrode such as, for example, when processing different substrates and/or using different process gas chemistries. Further, by using this arrangement, the thickness of the step can be changed between steps of a multi-step plasma process (e.g., dual damascene processing) without opening the plasma chamber.</p>
    <p>FIG. 2A shows a detail of the wafer edge region of a parallel plate plasma apparatus according to an embodiment of the invention wherein the step extends to the outer edge of the electrode. A semiconductor substrate in the form of a wafer <b>22</b> is mounted on a substrate support <b>26</b> using an electrostatic chuck <b>23</b>. In the embodiment shown, the wafer has a diameter of 8 inches (200 mm). It will be appreciated, however, that the invention is also applicable to wafers or substrates of other sizes. For an 8 inch wafer, the inside diameter (ID) of the step <b>21</b> can be set at 8.6 inches such that the step <b>21</b> begins approximately 0.3 inches beyond or outside of the edge of the wafer <b>22</b>. The step outside diameter is the same as that of the electrode (10.35 inches) and the step thus contacts a fixed guard <b>27</b>. The fixed guard acts in conjunction with a movable confinement ring <b>28</b> to focus the plasma on the wafer surface. The step <b>21</b> has an inclined surface forming an angle (α) of 150 degrees with the exposed surface of the electrode and the step thickness is 0.125 inches. A quartz coupling ring <b>25</b> and a silicon hot edge ring <b>24</b> surround the substrate support <b>26</b>. The inner surface of the edge ring is beveled to form an angle β with a plane perpendicular to the wafer surface. The upper electrode <b>20</b> is made of silicon and the step <b>21</b> is shown as a separate ring which is secured (via any suitable technique such as bonding or mechanical attachment) to the upper electrode.</p>
    <p>The data in the graphs discussed below was generated using a dual frequency parallel plate plasma etch reactor. In all cases, power (dual frequencies) was applied only to the lower electrode and the upper electrode was grounded with a gap between the electrodes of about 1.3 cm.</p>
    <p>FIG. 2B is a graph showing the etch rate profile in a blanket oxide etch using the arrangement of FIG. 2A (▪) compared to a blanket oxide etch using a conventional flat upper electrode (). In both cases, a silicon hot edge ring and quartz coupling ring were used and etching was carried out under the following conditions: 1500 Watts RF power at 27 MHz; 1100 Watts RF power at 2 MHz; 52 mTorr chamber pressure above the wafer; 135 sccm argon gas; 15 sccm C<sub>4</sub>F<sub>8 </sub>gas; 10 sccm O<sub>2 </sub>gas; −10° C. temperature of bottom electrode; and 60 second process time.</p>
    <p>The graph shows the etch rate in Angstroms/minute as a function of location on the wafer surface measured from the center of the wafer. As can be seen from the graph, the step produces a dramatic improvement in etch rate uniformity near the wafer edge. The numbers beside each plot are the average etch rate and the etch rate uniformity. Etch rate uniformity is calculated by the following equation:</p>
    <p>
      <maths> <formula-text>[(Max−Min)/2*Average]*100%</formula-text> </maths> </p>
    <p>where Max is the maximum value of etch rate and Min is the minimum value of etch rate. The etch rate was determined by measuring the thickness of the wafer before and after etching using an ellipsometer available from Rudolph Technologies. A 0.5 mm area near the edge of the wafer was excluded from the thickness measurement. Measurements were then taken every 0.5 mm in a 12 mm region adjacent the edge exclusion region. Measurements were taken less frequently in the central region of the wafer.</p>
    <p>FIG. 2C is a graph showing the effect of the step on the etch depth of contacts in BPSG. The contacts have an etch width of 0.2 micron and an approximately 9:1 aspect ratio. The following process conditions were used: 1500 Watts RF power at 27 MHz; 1100 Watts RF power at 2 MHz; 52 mTorr process pressure above the wafer; 135 sccm Argon gas; 15 sccm C<sub>4</sub>F<sub>8 </sub>gas; 8 sccm O<sub>2 </sub>gas; −10° C. temperature of bottom electrode; and 140 second process time.</p>
    <p>The upper plot (▪) shows etch depth using the electrode arrangement of FIG. <b>2</b>A. The lower plot () shows etch depth using a conventional flat upper electrode arrangement. Location is measured from the edge of the wafer. As can be seen from FIG. 2C, the step on the upper electrode increases the uniformity of the etch depth of the contacts by increasing the etch rate near the wafer perimeter. The numbers beside each plot are the average etch depth and the etch depth uniformity. Etch depth for the contacts in BPSG was determined by SEM.</p>
    <p>FIG. 2D is a graph showing the effect on the etch rate profile of changing the degree of bevel (β) of the edge ring for a blanket oxide etch using the conditions set forth in the description of FIG. 2B above. The upper plot (▪) shows etch rate for a SiC hot edge ring with a 60° bevel. The middle plot () shows the etch rate using a Si hot edge ring with a 15° bevel. In both the upper and middle plots, an 8.6″ ID stepped electrode was used. The lower plot (▴) shows the etch rate using a flat electrode and a Si hot edge ring having a 15° bevel. As can be seen from the figure, increasing the bevel of the edge ring from 15° to 60° causes an increase in the edge etch rate. The etch rate profile for the SiC hot edge ring with a 60° bevel is an “edge fast” profile with a higher etch rate observed at the edge than near the center of the wafer. It is believed that the bevel on the edge ring causes a perturbation of the plasma sheath which increases the edge etch rate. The use of SiC rather than Si for the hot edge ring material also has the effect of enhancing the etch rate near the edges of the wafer.</p>
    <p>FIG. 3A is a graph showing the etch rate profile in a blanket thermal oxide etch using an integral (one-piece) Si stepped upper electrode (▪) compared to a blanket oxide etch using a conventional flat Si upper electrode (). The step on the upper electrode was 0.125 inches thick and had a bevel (α) of 135 degrees. The etching process was carried out using the same process conditions as set forth in FIG. 2B. A Si hot edge ring and a quartz coupling ring were used. The etch rate in Angstroms/minute is plotted as a function of location on the wafer surface measured from the center of the wafer. As can be seen from the figure, the step produces a dramatic improvement in etch rate uniformity near the wafer edge. The numbers beside each plot are the average etch rate and the etch rate uniformity.</p>
    <p>FIG. 3B is a graph showing the effect of the step on the etch depth of contacts in BPSG using the same integral Si stepped upper electrode as described above. The contacts have an etch width of 0.2 micron and an approximately 9:1 aspect ratio. The process conditions set forth in the description of FIG. 2C were used. The upper plot (▪) shows etch depth as a function of location using the stepped electrode. The lower plot () shows etch depth as a function of location using a conventional flat Si upper electrode measured from the edge of the wafer. As can be seen from the figure, the integral step on the upper electrode increases the uniformity of the etch depth of the features. The numbers beside each plot are the average etch depth and the etch depth uniformity. The etch depth was determined by SEM.</p>
    <p>FIG. 4A shows an electrode arrangement comprising an upper electrode <b>40</b> having a narrow (small OD) Si step <b>41</b>. The step is 0.125 inches thick and has an inside diameter of 8.25 inches. An 8 inch wafer <b>42</b> is shown mounted on an electrostatic chuck <b>45</b>. The lower electrode <b>46</b> also includes a quartz coupling ring <b>44</b> and an edge ring <b>43</b>. The edge ring <b>43</b> has a 60° bevel (β). Due to the small outside diameter of the step, there is a space between the outside surface of the step <b>48</b> and an inner surface of the fixed guard <b>47</b>. A confinement ring <b>49</b> is also shown. Using a Si hot edge ring in this arrangement resulted in a stable plasma under the process conditions set forth in the description of FIG. <b>2</b>B.</p>
    <p>FIG. 4B is a graph showing the effect of step inside diameter on the etch rate profile using the arrangement of FIG. 4A. A blanket thermal oxide wafer was etched using the same process conditions as set forth in the description of FIG. <b>2</b>B. The edge ring material in both cases, however, was SiC rather than Si. The 8.0 inch ID step (▪) and the 8.25 inch ID step () both resulted in an edge fast profile. The 8.0 inch ID step, however, produced a lower overall etch rate.</p>
    <p>FIG. 4C is a graph showing the effect of changing the material of the edge ring from SiC to quartz. A blanket thermal oxide wafer was etched using the process conditions set forth above in the description of FIG. <b>2</b>B. The electrode arrangement of FIG. 4A was used. The lower plot (▪) shows the etch rate profile using a quartz hot edge ring. The upper plot () shows etch rate using a SiC hot edge ring. The dielectric quartz edge ring reduces coupling at the wafer edge and thus produces a significantly lower etch rate near the edge of the wafer. The edge-to-edge non-uniformity of the plots may be due to placement error or non-uniform contact of the step with the upper electrode.</p>
    <p>FIG. 5 is a graph showing the effect of step ID on the etch rate profile for a blanket thermal oxide etch using the processing conditions set forth above in the description of FIG. <b>2</b>B. In all cases, a Si edge ring with a standard 15 degree bevel and a quartz coupling ring were used. The step was made of Si and had a thickness of 0.1 inch. With an 8.25 inch inside diameter step on the upper electrode (▪), an edge fast profile is obtained. With an 8.6 inch inside diameter step (▴), a substantially flat etch rate profile is obtained. With a 9.0 inch inside diameter step (), the effect of the step is reduced significantly and the edge etch rate drops off sharply. For comparison purposes, the etch rate using a conventional flat Si upper electrode (▾) is also shown.</p>
    <p>FIGS. 6A-6D are micrographs showing features etched into a blanket thermal oxide wafer. In FIGS. 6A and 6B the features were etched using an electrode arrangement comprising a flat upper electrode. FIG. 6A shows the etched features near the edge of the wafer and FIG. 6B shows the etched features near the wafer center. As can be seen from FIGS. 6A and 6B, the edge features are not as deeply etched as the center features due to the lower etch rate near the edge of the wafer. In FIGS. 6C and 6D the features were etched using an upper electrode having an 0.1 inch thick step having a 8.6 inch inside diameter. FIG. 6C shows the etched features near the edge of the wafer using the stepped electrode and FIG. 6D shows the etched features near the wafer center using the stepped electrode. As can be seen from FIGS. 6C and 6D, the edge and center features have been etched to almost the same depth.</p>
    <p>FIG. 7 is a graph showing the dropout pressure versus the RF power ratio for various step geometries. Dropout pressure is the pressure below which the plasma can no longer be sustained. The RF power ratio is the ratio of the amount of power applied to the lower electrode at a frequency of 27 MHz over the amount of power applied at a frequency of 2 MHz. The tests were conducted using the upper electrode geometries set forth in Table I.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="1" colwidth="28pt" align="center"> </colspec> <colspec colname="2" colwidth="49pt" align="center"> </colspec> <colspec colname="3" colwidth="56pt" align="center"> </colspec> <colspec colname="4" colwidth="42pt" align="center"> </colspec> <colspec colname="5" colwidth="42pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="5" rowsep="1" class="description-td" colspan="5">TABLE I</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="5" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">Step Inside</td>
                <td class="description-td">Step Outside</td>
                <td class="description-td">Step</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Electrode</td>
                <td class="description-td">Diameter</td>
                <td class="description-td">Diameter</td>
                <td class="description-td">Thickness</td>
              </tr> <tr class="description-tr"> <td class="description-td">Graph</td>
                <td class="description-td">Type</td>
                <td class="description-td">(inches)</td>
                <td class="description-td">(inches)</td>
                <td class="description-td">(inches)</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="5" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
              </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="1" colwidth="28pt" align="center"> </colspec> <colspec colname="2" colwidth="49pt" align="center"> </colspec> <colspec colname="3" colwidth="56pt" align="center"> </colspec> <colspec colname="4" colwidth="42pt" align="char" char="."> </colspec> <colspec colname="5" colwidth="42pt" align="char" char="."> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">▴</td>
                <td class="description-td">Separate Step</td>
                <td class="description-td">8.6</td>
                <td class="description-td">10.35</td>
                <td class="description-td">.1</td>
              </tr> <tr class="description-tr"> <td class="description-td">♦</td>
                <td class="description-td">Integral Step</td>
                <td class="description-td">8.7</td>
                <td class="description-td">10.35</td>
                <td class="description-td">.125</td>
              </tr> <tr class="description-tr"> <td class="description-td">▪</td>
                <td class="description-td">Integral Step</td>
                <td class="description-td">8.8</td>
                <td class="description-td">10.35</td>
                <td class="description-td">.125</td>
              </tr> <tr class="description-tr"> <td class="description-td">•</td>
                <td class="description-td">Separate Step</td>
                <td class="description-td">8.6</td>
                <td class="description-td">9</td>
                <td class="description-td">.1</td>
              </tr> <tr class="description-tr"> <td class="description-td">X</td>
                <td class="description-td">Flat Electrode</td>
                <td class="description-td">N/A</td>
                <td class="description-td">N/A</td>
                <td class="description-td">N/A</td>
              </tr> <tr class="description-tr"> <td class="description-td"></td>
                <td class="description-td">Integral Step</td>
                <td class="description-td">8.8</td>
                <td class="description-td">9.5</td>
                <td class="description-td">.125</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="5" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>As can be seen from the plots in FIG. 7, the stepped upper electrodes with the smaller outside diameters (9 and 9.5 inches) allowed the plasma to be sustained at lower pressures than the large outside diameter (10.35 inch) stepped upper electrode. The space outside of the small OD step on the upper electrode provides additional volume for the plasma to occupy. It is believed that this additional volume allows the plasma to be sustained at lower pressures.</p>
    <p>Table II illustrates the improvement in etch rate uniformity that can be realized with a stepped upper electrode according to the present invention. Three different types of wafers were tested: blanket thermal oxide, patterned thermal oxide and BPSG contacts. Blanket thermal oxide wafer measurements were made using an ellipsometer with measurements taken along a diameter (edge to edge) of the wafer. BPSG contact depth measurements were made using SEM with measurements taken along a radius (center to edge). Patterned thermal oxide wafer measurements were made using a profilometer and were taken edge to edge. The stepped electrode was a Si electrode with a 0.1 inch Si step having a bevel (α) of 150 degrees.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="3"> <colspec colname="offset" colwidth="119pt" align="left"> </colspec> <colspec colname="1" colwidth="91pt" align="center"> </colspec> <colspec colname="2" colwidth="7pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="OFFSET" nameend="2" rowsep="1" class="description-td" colspan="3">TABLE II</td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="OFFSET" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Etch Rate Uniformity (%)</td>
                <td class="description-td"> </td>
              </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="4"> <colspec colname="1" colwidth="77pt" align="center"> </colspec> <colspec colname="2" colwidth="42pt" align="center"> </colspec> <colspec colname="3" colwidth="42pt" align="center"> </colspec> <colspec colname="4" colwidth="56pt" align="center"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"># of</td>
                <td class="description-td">Flat</td>
                <td class="description-td">8.6″ ID</td>
              </tr> <tr class="description-tr"> <td class="description-td">Wafer</td>
                <td class="description-td">points</td>
                <td class="description-td">Electrode</td>
                <td class="description-td">Step</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> <tr class="description-tr"> <td class="description-td">Blanket Thermal Oxide</td>
                <td class="description-td">18</td>
                <td class="description-td"> ±10%</td>
                <td class="description-td">±3.3%</td>
              </tr> <tr class="description-tr"> <td class="description-td">Patterned Thermal Oxide</td>
                <td class="description-td">17</td>
                <td class="description-td">±7.4%</td>
                <td class="description-td">±1.3%</td>
              </tr> <tr class="description-tr"> <td class="description-td">BPSG Contacts</td>
                <td class="description-td"> 9</td>
                <td class="description-td">±7.2%</td>
                <td class="description-td">±3.3%</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>The percentages given for etch rate uniformity are calculated using the following equation:</p>
    <p>
      <maths> <formula-text>[(Max−Min)/2*Average]*100%.</formula-text> </maths> </p>
    <p>As can be seen from Table II, the use of the stepped electrode significantly improves the etch rate uniformity.</p>
    <p>The inner and outer surfaces of the step will preferably be configured to provide a gradual transition between the electrode and the top of the step. In a preferred embodiment, the step has a trapezoidal cross-section with the inner and outer surfaces of the step forming an angle of 90 degrees or more with the substantially planar central portion of the electrode. However, the step may have other cross-sectional shapes. The inner and outer surfaces of the step do not have to be planar but may be concave or convex. The step may also have a non-planar upper surface. For example, the step could be triangular or hemispherical in cross section or may adopt some other configuration including complex curvatures.</p>
    <p>As noted above, the inside diameter or placement of the step relative to the edge of the wafer can be adjusted to achieve a desired etch rate profile. The inside diameter of the step may be less than, equal to or greater than the wafer diameter. Placement of the step can be adjusted in conjunction with other process parameters to provide the desired etch rate profile. Other parameters for determining etch rate profile include the geometric features of the step (such as step thickness and the angle or degree of curvature of the inner surface of the step) as well as the material of the step. The geometric features of the edge ring and the material from which the edge ring is made also affect the etch rate profile. Namely, by changing the dielectric value of the material of the step and the edge ring, the coupling to the bottom electrode can be varied in the wafer edge region. For example, if the edge ring is a dielectric material such as quartz, power can be focused more through the wafer than the edge ring. If, however, a more conductive material such as silicon or silicon carbide is used as the edge ring, the power can be coupled to a greater degree through the edge ring as well as the wafer.</p>
    <p>The distance between the electrodes in the parallel plate plasma apparatus has a significant effect on the etch rate profile in the step region. Generally, as the gap width increases, the step on the upper electrode becomes less effective in controlling edge etch rate. Using stepped electrodes at very small gap widths, however, may result in plasma instabilities in the edge region. Selection of the appropriate gap width depends in part upon the gas pressures employed during processing. At higher gas pressures (&gt;75 mTorr to 1 Torr), the gap width may, for example, be in the range of 1.0 to 1.5 cm. At lower pressures (10-75 mTorr), a gap width of 1.3 to 2.0 cm may be more appropriate. The gap width can also be adjusted in conjunction with the frequency of the power applied to the electrodes. Lower frequencies have been found to be effective with larger gap widths and higher frequencies can be used with smaller gap widths.</p>
    <p>Although the step as shown in the Figures extends completely around central portion of the front surface of the electrode, it is also possible to include one or more steps which extend only part way around the perimeter of the electrode.</p>
    <p>Suitable process gases will depend on the material being etched. For dielectric materials such as silicon oxide, the process gas can include Ar, O<sub>2</sub>, and fluorocarbons such as C<sub>4</sub>F<sub>8</sub>, C<sub>3</sub>F<sub>6 </sub>and CHF<sub>3</sub>. These materials are only exemplary, however. Further, the gas may be changed during the etching process.</p>
    <p>While the electrode has been referred to and depicted in the Figures as the “top” or “upper” electrode, the apparatus can also be constructed such that the substrate being etched is held with its processed side facing down rather than up as shown. Clamping devices are known in the art which can achieve this orientation. Further, substrates having shapes other than circular wafers can also be processed using the present invention. The step on the upper electrode would, however, generally conform to the shape of the object being processed.</p>
    <p>Although the present invention has been described in connection with preferred embodiments thereof, it will be appreciated by those skilled in the art that additions, deletions, modifications, and substitutions not specifically described may be made without departing from the spirit and scope of the invention as defined in the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5779803">US5779803</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 13, 1996</td><td class="patent-data-table-td patent-date-value">Jul 14, 1998</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Plasma processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6123775">US6123775</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 30, 1999</td><td class="patent-data-table-td patent-date-value">Sep 26, 2000</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Reaction chamber component having improved temperature uniformity</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6824627">US6824627</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 2002</td><td class="patent-data-table-td patent-date-value">Nov 30, 2004</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Stepped upper electrode for plasma processing uniformity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6838012">US6838012</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2002</td><td class="patent-data-table-td patent-date-value">Jan 4, 2005</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Methods for etching dielectric materials</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6846726">US6846726</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2002</td><td class="patent-data-table-td patent-date-value">Jan 25, 2005</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Silicon parts having reduced metallic impurity concentration for plasma reaction chambers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6846747">US6846747</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 2003</td><td class="patent-data-table-td patent-date-value">Jan 25, 2005</td><td class="patent-data-table-td ">Unaxis Usa Inc.</td><td class="patent-data-table-td ">Method for etching vias</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7244311">US7244311</a></td><td class="patent-data-table-td patent-date-value">Oct 13, 2004</td><td class="patent-data-table-td patent-date-value">Jul 17, 2007</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Heat transfer system for improved semiconductor processing uniformity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7244336">US7244336</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 2003</td><td class="patent-data-table-td patent-date-value">Jul 17, 2007</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Temperature controlled hot edge ring assembly for reducing plasma reactor etch rate drift</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7252738">US7252738</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2002</td><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Apparatus for reducing polymer deposition on a substrate and substrate support</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7267741">US7267741</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2003</td><td class="patent-data-table-td patent-date-value">Sep 11, 2007</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Silicon carbide components of semiconductor substrate processing apparatuses treated to remove free-carbon</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7430986">US7430986</a></td><td class="patent-data-table-td patent-date-value">Mar 18, 2005</td><td class="patent-data-table-td patent-date-value">Oct 7, 2008</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Plasma confinement ring assemblies having reduced polymer deposition characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7446048">US7446048</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 5, 2005</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Dry etching apparatus and dry etching method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7480974">US7480974</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 2005</td><td class="patent-data-table-td patent-date-value">Jan 27, 2009</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Methods of making gas distribution members for plasma processing apparatuses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7517803">US7517803</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2004</td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Silicon parts having reduced metallic impurity concentration for plasma reaction chambers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7601246">US7601246</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 29, 2004</td><td class="patent-data-table-td patent-date-value">Oct 13, 2009</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Methods of sputtering a protective coating on a semiconductor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7645341">US7645341</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2003</td><td class="patent-data-table-td patent-date-value">Jan 12, 2010</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Showerhead electrode assembly for plasma processing apparatuses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7691277">US7691277</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2008</td><td class="patent-data-table-td patent-date-value">Apr 6, 2010</td><td class="patent-data-table-td ">Kawasaki Microelectronics, Inc.</td><td class="patent-data-table-td ">Quartz component for plasma processing apparatus and restoring method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7713379">US7713379</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 2005</td><td class="patent-data-table-td patent-date-value">May 11, 2010</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Plasma confinement rings including RF absorbing material for reducing polymer deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7767055">US7767055</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 2, 2005</td><td class="patent-data-table-td patent-date-value">Aug 3, 2010</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Capacitive coupling plasma processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7850174">US7850174</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 7, 2004</td><td class="patent-data-table-td patent-date-value">Dec 14, 2010</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Plasma processing apparatus and focus ring</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7867356">US7867356</a></td><td class="patent-data-table-td patent-date-value">May 21, 2007</td><td class="patent-data-table-td patent-date-value">Jan 11, 2011</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Apparatus for reducing polymer deposition on a substrate and substrate support</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8080107">US8080107</a></td><td class="patent-data-table-td patent-date-value">Nov 24, 2009</td><td class="patent-data-table-td patent-date-value">Dec 20, 2011</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Showerhead electrode assembly for plasma processing apparatuses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8114247">US8114247</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 2010</td><td class="patent-data-table-td patent-date-value">Feb 14, 2012</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Plasma processing apparatus and focus ring</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8161906">US8161906</a></td><td class="patent-data-table-td patent-date-value">Jul 7, 2008</td><td class="patent-data-table-td patent-date-value">Apr 24, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Clamped showerhead electrode assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8187413">US8187413</a></td><td class="patent-data-table-td patent-date-value">Mar 18, 2008</td><td class="patent-data-table-td patent-date-value">May 29, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Electrode assembly and plasma processing chamber utilizing thermally conductive gasket</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8197636">US8197636</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 21, 2008</td><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Systems for plasma enhanced chemical vapor deposition and bevel edge etching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8206506">US8206506</a></td><td class="patent-data-table-td patent-date-value">Jul 7, 2008</td><td class="patent-data-table-td patent-date-value">Jun 26, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Showerhead electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8216418">US8216418</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 2008</td><td class="patent-data-table-td patent-date-value">Jul 10, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Electrode assembly and plasma processing chamber utilizing thermally conductive gasket and o-rings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8221582">US8221582</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 7, 2008</td><td class="patent-data-table-td patent-date-value">Jul 17, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Clamped monolithic showerhead electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8262922">US8262922</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Plasma confinement rings having reduced polymer deposition characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8272346">US8272346</a></td><td class="patent-data-table-td patent-date-value">Apr 10, 2009</td><td class="patent-data-table-td patent-date-value">Sep 25, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Gasket with positioning feature for clamped monolithic showerhead electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8313612">US8313612</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 2009</td><td class="patent-data-table-td patent-date-value">Nov 20, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Method and apparatus for reduction of voltage potential spike during dechucking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8313805">US8313805</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 2012</td><td class="patent-data-table-td patent-date-value">Nov 20, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Clamped showerhead electrode assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8337662">US8337662</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 2010</td><td class="patent-data-table-td patent-date-value">Dec 25, 2012</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Plasma confinement rings including RF absorbing material for reducing polymer deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8402918">US8402918</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2009</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Showerhead electrode with centering feature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8414719">US8414719</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2012</td><td class="patent-data-table-td patent-date-value">Apr 9, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Clamped monolithic showerhead electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8419959">US8419959</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 2010</td><td class="patent-data-table-td patent-date-value">Apr 16, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Clamped monolithic showerhead electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8454027">US8454027</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 2009</td><td class="patent-data-table-td patent-date-value">Jun 4, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Adjustable thermal contact between an electrostatic chuck and a hot edge ring by clocking a coupling ring</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8500952">US8500952</a></td><td class="patent-data-table-td patent-date-value">Aug 14, 2012</td><td class="patent-data-table-td patent-date-value">Aug 6, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Plasma confinement rings having reduced polymer deposition characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8500953">US8500953</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td patent-date-value">Aug 6, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Edge ring assembly with dielectric spacer ring</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8536071">US8536071</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td patent-date-value">Sep 17, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Gasket with positioning feature for clamped monolithic showerhead electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8573152">US8573152</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 2010</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Showerhead electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8573153">US8573153</a></td><td class="patent-data-table-td patent-date-value">Nov 24, 2010</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Multi-part electrode for a semiconductor processing plasma reactor and method of replacing a portion of a multi-part electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8628675">US8628675</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2012</td><td class="patent-data-table-td patent-date-value">Jan 14, 2014</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Method for reduction of voltage potential spike during dechucking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090014127">US20090014127</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 21, 2008</td><td class="patent-data-table-td patent-date-value">Jan 15, 2009</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Systems for plasma enhanced chemical vapor deposition and bevel edge etching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100078899">US20100078899</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 2009</td><td class="patent-data-table-td patent-date-value">Apr 1, 2010</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Adjustable thermal contact between an electrostatic chuck and a hot edge ring by clocking a coupling ring</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100159703">US20100159703</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 10, 2009</td><td class="patent-data-table-td patent-date-value">Jun 24, 2010</td><td class="patent-data-table-td ">Andreas Fischer</td><td class="patent-data-table-td ">Methods and apparatus for dual confinement and ultra-high pressure in an adjustable gap plasma chamber</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110162802">US20110162802</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 16, 2011</td><td class="patent-data-table-td patent-date-value">Jul 7, 2011</td><td class="patent-data-table-td ">Katsuya Okumura</td><td class="patent-data-table-td ">Plasma processing apparatus, electrode plate for plasma processing apparatus, and electrode plate manufacturing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN1814857B?cl=en">CN1814857B</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2005</td><td class="patent-data-table-td patent-date-value">Jul 7, 2010</td><td class="patent-data-table-td ">兰姆研究公司</td><td class="patent-data-table-td ">Method of sputtering protective coating on semiconductor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100399516C?cl=en">CN100399516C</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2003</td><td class="patent-data-table-td patent-date-value">Jul 2, 2008</td><td class="patent-data-table-td ">兰姆研究公司</td><td class="patent-data-table-td ">Method for etching medium material</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100481307C?cl=en">CN100481307C</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2003</td><td class="patent-data-table-td patent-date-value">Apr 22, 2009</td><td class="patent-data-table-td ">朗姆研究公司</td><td class="patent-data-table-td ">Method and apparatus for the compensation of edge ring wear in a plasma processing chamber</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101490306B?cl=en">CN101490306B</a></td><td class="patent-data-table-td patent-date-value">Jul 6, 2007</td><td class="patent-data-table-td patent-date-value">Dec 5, 2012</td><td class="patent-data-table-td ">朗姆研究公司</td><td class="patent-data-table-td ">Apparatus and method for controlling plasma potential</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN102037790B?cl=en">CN102037790B</a></td><td class="patent-data-table-td patent-date-value">Jul 6, 2009</td><td class="patent-data-table-td patent-date-value">Apr 16, 2014</td><td class="patent-data-table-td ">朗姆研究公司</td><td class="patent-data-table-td ">卡紧的整体喷头电极</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP2301308A2?cl=en">EP2301308A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 6, 2009</td><td class="patent-data-table-td patent-date-value">Mar 30, 2011</td><td class="patent-data-table-td ">Lam Research Corporation</td><td class="patent-data-table-td ">Clamped monolithic showerhead electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP2654070A1?cl=en">EP2654070A1</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 2012</td><td class="patent-data-table-td patent-date-value">Oct 23, 2013</td><td class="patent-data-table-td ">INDEOtec SA</td><td class="patent-data-table-td ">Capacitively coupled plasma reactor for thin film deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP2654071A1?cl=en">EP2654071A1</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 2013</td><td class="patent-data-table-td patent-date-value">Oct 23, 2013</td><td class="patent-data-table-td ">INDEOtec SA</td><td class="patent-data-table-td ">Capacitively coupled plasma reactor for thin film deposition</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S710000">438/710</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc118/defs118.htm&usg=AFQjCNH1HRvq8hmcI7SrNBTGzzsxYtsQnw#C118S72300R">118/723.00R</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01J0037320000">H01J37/32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021306500">H01L21/3065</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01J37/32009">H01J37/32009</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRBaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01J37/3244">H01J37/3244</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01J37/32M</span>, <span class="nested-value">H01J37/32O2</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 21, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 23, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 12, 2006</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 7, 8, 14 AND 24 ARE CANCELLED. CLAIMS 1, 3, 6, 9, 12, 15-18, 20, 21 AND 23 ARE DETERMINED TOBE PATENTABLE AS AMENDED. CLAIMS 2, 4, 5, 10, 11, 13, 19, 22 AND 25-29, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE. NEW CLAIMS 30-39 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 21, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 3, 2004</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20031218</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 26, 2002</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 30, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LAM RESEARCH CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DHINDSA, RAJINDER;SRINIVASAN, MUKUND;EPPLER, AARON;AND OTHERS;REEL/FRAME:011278/0889;SIGNING DATES FROM 20001023 TO 20001027</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LAM RESEARCH CORPORATION 4650 CUSHING PARKWAY FREM</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0wLrrN64wjglQ9TqRwyj3j8cZ52Q\u0026id=lRBaBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2CS8sMjUCLJO-4UcVVxKmXX8Zx4A\u0026id=lRBaBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2RhFPijqiGeuDyLDPORGI8NufrQg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Stepped_upper_electrode_for_plasma_proce.pdf?id=lRBaBAABERAJ\u0026output=pdf\u0026sig=ACfU3U1Xgr223e9YCIHdzWlR9fprHGVCnQ"},"sample_url":"http://www.google.com/patents/reader?id=lRBaBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>