============================= test session starts ==============================
platform darwin -- Python 3.12.4, pytest-7.1.2, pluggy-1.5.0
rootdir: /Users/fatimafarooq/Desktop/axi_LLM
plugins: cocotb-test-0.2.5, anyio-4.4.0
collected 9 items

tests/test_axil_register.py FFFFFFFFF                                    [100%]

=================================== FAILURES ===================================
___________________________ test_axil_register[8-0] ____________________________

request = <FixtureRequest for <Function test_axil_register[8-0]>>
data_width = 8, reg_type = 0

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-8-0/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=8 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=1 -Paxil_register.AW_REG_TYPE=0 -Paxil_register.W_REG_TYPE=0 -Paxil_register.B_REG_TYPE=0 -Paxil_register.AR_REG_TYPE=0 -Paxil_register.R_REG_TYPE=0 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
___________________________ test_axil_register[8-1] ____________________________

request = <FixtureRequest for <Function test_axil_register[8-1]>>
data_width = 8, reg_type = 1

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-8-1/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=8 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=1 -Paxil_register.AW_REG_TYPE=1 -Paxil_register.W_REG_TYPE=1 -Paxil_register.B_REG_TYPE=1 -Paxil_register.AR_REG_TYPE=1 -Paxil_register.R_REG_TYPE=1 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
___________________________ test_axil_register[8-2] ____________________________

request = <FixtureRequest for <Function test_axil_register[8-2]>>
data_width = 8, reg_type = 2

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-8-2/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=8 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=1 -Paxil_register.AW_REG_TYPE=2 -Paxil_register.W_REG_TYPE=2 -Paxil_register.B_REG_TYPE=2 -Paxil_register.AR_REG_TYPE=2 -Paxil_register.R_REG_TYPE=2 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
___________________________ test_axil_register[16-0] ___________________________

request = <FixtureRequest for <Function test_axil_register[16-0]>>
data_width = 16, reg_type = 0

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-16-0/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=16 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=2 -Paxil_register.AW_REG_TYPE=0 -Paxil_register.W_REG_TYPE=0 -Paxil_register.B_REG_TYPE=0 -Paxil_register.AR_REG_TYPE=0 -Paxil_register.R_REG_TYPE=0 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
___________________________ test_axil_register[16-1] ___________________________

request = <FixtureRequest for <Function test_axil_register[16-1]>>
data_width = 16, reg_type = 1

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-16-1/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=16 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=2 -Paxil_register.AW_REG_TYPE=1 -Paxil_register.W_REG_TYPE=1 -Paxil_register.B_REG_TYPE=1 -Paxil_register.AR_REG_TYPE=1 -Paxil_register.R_REG_TYPE=1 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
___________________________ test_axil_register[16-2] ___________________________

request = <FixtureRequest for <Function test_axil_register[16-2]>>
data_width = 16, reg_type = 2

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-16-2/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=16 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=2 -Paxil_register.AW_REG_TYPE=2 -Paxil_register.W_REG_TYPE=2 -Paxil_register.B_REG_TYPE=2 -Paxil_register.AR_REG_TYPE=2 -Paxil_register.R_REG_TYPE=2 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
___________________________ test_axil_register[32-0] ___________________________

request = <FixtureRequest for <Function test_axil_register[32-0]>>
data_width = 32, reg_type = 0

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-32-0/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=32 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=4 -Paxil_register.AW_REG_TYPE=0 -Paxil_register.W_REG_TYPE=0 -Paxil_register.B_REG_TYPE=0 -Paxil_register.AR_REG_TYPE=0 -Paxil_register.R_REG_TYPE=0 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
___________________________ test_axil_register[32-1] ___________________________

request = <FixtureRequest for <Function test_axil_register[32-1]>>
data_width = 32, reg_type = 1

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-32-1/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=32 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=4 -Paxil_register.AW_REG_TYPE=1 -Paxil_register.W_REG_TYPE=1 -Paxil_register.B_REG_TYPE=1 -Paxil_register.AR_REG_TYPE=1 -Paxil_register.R_REG_TYPE=1 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
___________________________ test_axil_register[32-2] ___________________________

request = <FixtureRequest for <Function test_axil_register[32-2]>>
data_width = 32, reg_type = 2

    @pytest.mark.parametrize("reg_type", [0, 1, 2])
    @pytest.mark.parametrize("data_width", [8, 16, 32])
    def test_axil_register(request, data_width, reg_type):
        dut = "axil_register"
        module = os.path.splitext(os.path.basename(__file__))[0]
        toplevel = dut
    
        verilog_sources = [
            os.path.join(rtl_dir, f"{dut}.v"),
            os.path.join(rtl_dir, f"{dut}_rd.v"),
            os.path.join(rtl_dir, f"{dut}_wr.v"),
        ]
    
        parameters = {}
    
        parameters['DATA_WIDTH'] = data_width
        parameters['ADDR_WIDTH'] = 32
        parameters['STRB_WIDTH'] = parameters['DATA_WIDTH'] // 8
        parameters['AW_REG_TYPE'] = reg_type
        parameters['W_REG_TYPE'] = reg_type
        parameters['B_REG_TYPE'] = reg_type
        parameters['AR_REG_TYPE'] = reg_type
        parameters['R_REG_TYPE'] = reg_type
    
        extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}
    
        sim_build = os.path.join(tests_dir, "sim_build",
            request.node.name.replace('[', '-').replace(']', ''))
    
>       cocotb_test.simulator.run(
            python_search=[tests_dir],
            verilog_sources=verilog_sources,
            toplevel=toplevel,
            module=module,
            parameters=parameters,
            sim_build=sim_build,
            extra_env=extra_env,
        )
E       SystemExit: Process iverilog terminated with error 1

tests/test_axil_register.py:227: SystemExit
------------------------------ Captured log call -------------------------------
INFO     cocotb:simulator.py:334 Running command: iverilog -o /Users/fatimafarooq/Desktop/axi_LLM/tests/sim_build/test_axil_register-32-2/axil_register.vvp -D COCOTB_SIM=1 -g2012 -s axil_register -Paxil_register.DATA_WIDTH=32 -Paxil_register.ADDR_WIDTH=32 -Paxil_register.STRB_WIDTH=4 -Paxil_register.AW_REG_TYPE=2 -Paxil_register.W_REG_TYPE=2 -Paxil_register.B_REG_TYPE=2 -Paxil_register.AR_REG_TYPE=2 -Paxil_register.R_REG_TYPE=2 /Users/fatimafarooq/Desktop/modules/axil_register.v /Users/fatimafarooq/Desktop/modules/axil_register_rd.v /Users/fatimafarooq/Desktop/modules/axil_register_wr.v
ERROR    cocotb:simulator.py:305 /Users/fatimafarooq/Desktop/modules/axil_register.v: No such file or directory
ERROR    cocotb:simulator.py:305 error: Unable to find the root module "axil_register" in the Verilog source.
ERROR    cocotb:simulator.py:305      : Perhaps ``-s axil_register'' is incorrect?
ERROR    cocotb:simulator.py:305 1 error(s) during elaboration.
=========================== short test summary info ============================
FAILED tests/test_axil_register.py::test_axil_register[8-0] - SystemExit: Pro...
FAILED tests/test_axil_register.py::test_axil_register[8-1] - SystemExit: Pro...
FAILED tests/test_axil_register.py::test_axil_register[8-2] - SystemExit: Pro...
FAILED tests/test_axil_register.py::test_axil_register[16-0] - SystemExit: Pr...
FAILED tests/test_axil_register.py::test_axil_register[16-1] - SystemExit: Pr...
FAILED tests/test_axil_register.py::test_axil_register[16-2] - SystemExit: Pr...
FAILED tests/test_axil_register.py::test_axil_register[32-0] - SystemExit: Pr...
FAILED tests/test_axil_register.py::test_axil_register[32-1] - SystemExit: Pr...
FAILED tests/test_axil_register.py::test_axil_register[32-2] - SystemExit: Pr...
============================== 9 failed in 0.51s ===============================
