INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sources_1/new/fix_num_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [C:/Users/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_tb
